Timing Analyzer report for NeonFox
Sun Mar 27 22:03:59 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'mem_clk'
 16. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 20. Slow 1200mV 85C Model Hold: 'mem_clk'
 21. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 31. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Setup: 'mem_clk'
 33. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 37. Slow 1200mV 0C Model Hold: 'mem_clk'
 38. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 47. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Setup: 'mem_clk'
 49. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 51. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 53. Fast 1200mV 0C Model Hold: 'mem_clk'
 54. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; NeonFox                                             ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU484C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.90        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;  12.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sun Mar 27 22:03:54 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                        ; { clk }                                                  ;
; mem_clk                                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]   ; { sdram_clk }                                            ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 4.000  ; 250.0 MHz ; 0.000 ; 2.000  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 57.67 MHz  ; 57.67 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 75.94 MHz  ; 75.94 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 432.53 MHz ; 402.09 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.688  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.977  ; 0.000         ;
; mem_clk                                              ; 13.654 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.216 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.417 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.449 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.455 ; 0.000         ;
; mem_clk                                              ; 2.325 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 13.547 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.743 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.513  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.624  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.812  ; 0.000         ;
; clk                                                  ; 9.856  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.649 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.688 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 2.228      ;
; 1.817 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 2.105      ;
; 1.841 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 2.081      ;
; 1.865 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 2.051      ;
; 1.866 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 2.050      ;
; 1.866 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 2.050      ;
; 1.868 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 2.048      ;
; 1.868 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 2.048      ;
; 1.869 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 2.047      ;
; 1.869 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.085     ; 2.047      ;
; 2.051 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.082     ; 1.868      ;
; 2.052 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.866      ;
; 2.052 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.866      ;
; 2.052 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.866      ;
; 2.052 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.866      ;
; 2.052 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.083     ; 1.866      ;
; 2.086 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.836      ;
; 2.145 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.776      ;
; 2.195 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.076     ; 1.730      ;
; 2.232 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.690      ;
; 2.245 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.193     ; 1.563      ;
; 2.329 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.480      ;
; 2.333 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.477      ;
; 2.333 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.476      ;
; 2.334 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.476      ;
; 2.336 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.474      ;
; 2.340 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.470      ;
; 2.357 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.565      ;
; 2.357 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.565      ;
; 2.359 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.563      ;
; 2.360 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.562      ;
; 2.360 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.562      ;
; 2.362 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.560      ;
; 2.362 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.560      ;
; 2.363 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.559      ;
; 2.364 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.558      ;
; 2.365 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.557      ;
; 2.397 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.413      ;
; 2.398 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.412      ;
; 2.414 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.396      ;
; 2.424 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.386      ;
; 2.424 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.082     ; 1.495      ;
; 2.425 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.082     ; 1.494      ;
; 2.425 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.082     ; 1.494      ;
; 2.425 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.082     ; 1.494      ;
; 2.426 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.082     ; 1.493      ;
; 2.426 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.082     ; 1.493      ;
; 2.428 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.382      ;
; 2.428 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.382      ;
; 2.430 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.380      ;
; 2.432 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.378      ;
; 2.433 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.377      ;
; 2.437 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.372      ;
; 2.438 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.371      ;
; 2.439 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.370      ;
; 2.459 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.351      ;
; 2.460 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.350      ;
; 2.460 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.350      ;
; 2.460 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.350      ;
; 2.461 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.349      ;
; 2.462 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.348      ;
; 2.466 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.344      ;
; 2.466 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.343      ;
; 2.472 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.192     ; 1.337      ;
; 2.513 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.409      ;
; 2.514 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.408      ;
; 2.546 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.264      ;
; 2.592 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.191     ; 1.218      ;
; 2.593 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.327      ;
; 2.597 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.081     ; 1.323      ;
; 2.616 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.306      ;
; 2.624 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.298      ;
; 2.632 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.290      ;
; 2.647 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.275      ;
; 2.649 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.273      ;
; 2.650 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.272      ;
; 2.650 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.272      ;
; 2.650 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.272      ;
; 2.650 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.272      ;
; 2.650 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.271      ;
; 2.651 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.271      ;
; 2.651 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.271      ;
; 2.658 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.263      ;
; 2.659 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.659 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.659 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.263      ;
; 2.660 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.262      ;
; 2.660 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.262      ;
; 2.661 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.261      ;
; 2.662 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.260      ;
; 2.706 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.216      ;
; 2.818 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.104      ;
; 2.821 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.101      ;
; 2.840 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.082      ;
; 2.855 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.067      ;
; 2.855 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.067      ;
; 2.855 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.080     ; 1.066      ;
; 2.855 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.067      ;
; 2.856 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.066      ;
; 2.856 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.066      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.977 ; sdram_dq[1]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.824      ;
; 6.016 ; sdram_dq[14]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.785      ;
; 6.136 ; sdram_dq[9]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.665      ;
; 6.176 ; sdram_dq[7]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.625      ;
; 6.185 ; sdram_dq[15]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.616      ;
; 6.187 ; sdram_dq[10]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.614      ;
; 6.196 ; sdram_dq[6]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.605      ;
; 6.210 ; sdram_dq[8]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.591      ;
; 6.212 ; sdram_dq[11]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.589      ;
; 6.221 ; sdram_dq[12]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.580      ;
; 6.272 ; sdram_dq[2]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.529      ;
; 6.295 ; sdram_dq[3]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.506      ;
; 6.297 ; sdram_dq[0]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.504      ;
; 6.302 ; sdram_dq[13]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.499      ;
; 6.312 ; sdram_dq[4]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.489      ;
; 6.322 ; sdram_dq[5]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.200     ; 4.479      ;
; 6.831 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.666     ;
; 6.831 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.666     ;
; 6.831 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.666     ;
; 6.831 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.666     ;
; 6.831 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.666     ;
; 6.831 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.666     ;
; 6.831 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.666     ;
; 6.831 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.666     ;
; 6.831 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.666     ;
; 6.831 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.666     ;
; 6.831 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.666     ;
; 6.831 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.666     ;
; 6.845 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.652     ;
; 6.845 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.652     ;
; 6.845 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.652     ;
; 6.845 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.652     ;
; 6.845 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.652     ;
; 6.845 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.652     ;
; 6.845 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.652     ;
; 6.845 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.652     ;
; 6.845 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.652     ;
; 6.845 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.652     ;
; 6.845 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.652     ;
; 6.845 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.652     ;
; 6.846 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.653     ;
; 6.846 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.653     ;
; 6.846 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.653     ;
; 6.846 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.653     ;
; 6.846 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.653     ;
; 6.846 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.653     ;
; 6.849 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.648     ;
; 6.849 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM179           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.648     ;
; 6.849 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]_OTERM187           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.648     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.642     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.642     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.642     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.642     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM189           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.642     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.642     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM181           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.642     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.642     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.642     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.642     ;
; 6.853 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.642     ;
; 6.860 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.639     ;
; 6.860 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.639     ;
; 6.860 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.639     ;
; 6.860 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.639     ;
; 6.860 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.639     ;
; 6.860 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 12.639     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM329 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM325 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM323 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM331  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM327 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM183           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM337  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM335  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.862 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM333  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.636     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]_OTERM187           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.634     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM179           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.634     ;
; 6.863 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.504     ; 12.634     ;
; 6.867 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.628     ;
; 6.867 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.628     ;
; 6.867 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM189           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.628     ;
; 6.867 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.628     ;
; 6.867 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.628     ;
; 6.867 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.628     ;
; 6.867 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.628     ;
; 6.867 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM181           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.628     ;
; 6.867 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.628     ;
; 6.867 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.628     ;
; 6.867 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.506     ; 12.628     ;
; 6.876 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM329 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.622     ;
; 6.876 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM183           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.622     ;
; 6.876 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM335  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.622     ;
; 6.876 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM333  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.622     ;
; 6.876 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.622     ;
; 6.876 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM337  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.622     ;
; 6.876 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM325 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.503     ; 12.622     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mem_clk'                                                                                                                                           ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.654 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.731      ; 7.557      ;
; 13.671 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.239      ; 7.048      ;
; 13.731 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.478      ;
; 13.750 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.720      ; 7.450      ;
; 13.756 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.453      ;
; 13.781 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.731      ; 7.430      ;
; 13.783 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.720      ; 7.417      ;
; 13.828 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.403      ;
; 13.828 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.403      ;
; 13.828 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.403      ;
; 13.842 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.389      ;
; 13.842 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.389      ;
; 13.862 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.369      ;
; 13.862 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.369      ;
; 13.862 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.369      ;
; 13.862 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.369      ;
; 13.890 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.239      ; 6.829      ;
; 13.912 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.297      ;
; 13.933 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.276      ;
; 13.941 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.720      ; 7.259      ;
; 13.974 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.732      ; 7.238      ;
; 13.978 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.732      ; 7.234      ;
; 13.983 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.732      ; 7.229      ;
; 13.986 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.720      ; 7.214      ;
; 13.989 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.220      ;
; 14.013 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.196      ;
; 14.022 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.732      ; 7.190      ;
; 14.024 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.720      ; 7.176      ;
; 14.025 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.184      ;
; 14.040 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.731      ; 7.171      ;
; 14.048 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.720      ; 7.152      ;
; 14.056 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.732      ; 7.156      ;
; 14.088 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.121      ;
; 14.107 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.102      ;
; 14.114 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.095      ;
; 14.121 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.110      ;
; 14.127 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.104      ;
; 14.127 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.104      ;
; 14.129 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.102      ;
; 14.129 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.102      ;
; 14.141 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.731      ; 7.070      ;
; 14.155 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.728      ; 7.053      ;
; 14.156 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.075      ;
; 14.156 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.751      ; 7.075      ;
; 14.162 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.730      ; 7.048      ;
; 14.178 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 7.031      ;
; 14.201 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.730      ; 7.009      ;
; 14.217 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 6.992      ;
; 14.224 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 6.985      ;
; 14.236 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.730      ; 6.974      ;
; 14.307 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.729      ; 6.902      ;
; 14.421 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.730      ; 6.789      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.216 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 5.197      ;
; 14.316 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 5.097      ;
; 14.363 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 5.050      ;
; 14.406 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 5.007      ;
; 14.468 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.949      ;
; 14.530 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.887      ;
; 14.532 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.878      ;
; 14.534 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.876      ;
; 14.557 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.853      ;
; 14.588 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.829      ;
; 14.630 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.787      ;
; 14.716 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.701      ;
; 14.724 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.693      ;
; 14.746 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.671      ;
; 14.754 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.663      ;
; 15.083 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.584     ; 4.334      ;
; 16.160 ; hex_indicators[0]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.692     ; 3.149      ;
; 16.284 ; hex_indicators[10]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.698     ; 3.019      ;
; 16.488 ; hex_indicators[8]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.698     ; 2.815      ;
; 16.554 ; hex_indicators[11]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.698     ; 2.749      ;
; 16.562 ; hex_indicators[9]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.698     ; 2.741      ;
; 16.865 ; hex_indicators[1]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.692     ; 2.444      ;
; 16.970 ; hex_indicators[12]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[0]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.702     ; 2.329      ;
; 16.990 ; hex_indicators[14]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[2]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.702     ; 2.309      ;
; 17.088 ; hex_indicators[5]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.694     ; 2.219      ;
; 17.258 ; hex_indicators[2]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.692     ; 2.051      ;
; 17.271 ; hex_indicators[4]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.694     ; 2.036      ;
; 17.272 ; hex_indicators[7]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.694     ; 2.035      ;
; 17.339 ; hex_indicators[3]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.692     ; 1.970      ;
; 17.575 ; hex_indicators[6]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.694     ; 1.732      ;
; 17.842 ; hex_indicators[13]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[1]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.700     ; 1.459      ;
; 18.138 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[3]                                                                                            ; XenonGecko:XG_inst|bg_shift7[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 1.671      ;
; 18.193 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[2]                                                                                            ; XenonGecko:XG_inst|bg_shift6[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 1.616      ;
; 18.367 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[0]                                                                                            ; XenonGecko:XG_inst|bg_shift4[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 1.442      ;
; 18.519 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                                                                                            ; XenonGecko:XG_inst|bg_shift5[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 1.290      ;
; 22.659 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.478     ; 16.864     ;
; 22.908 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.478     ; 16.615     ;
; 23.005 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.483     ; 16.513     ;
; 23.005 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.483     ; 16.513     ;
; 23.091 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 16.435     ;
; 23.119 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 16.407     ;
; 23.446 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.483     ; 16.072     ;
; 23.565 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.478     ; 15.958     ;
; 23.768 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 15.758     ;
; 23.843 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.473     ; 15.685     ;
; 24.068 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.483     ; 15.450     ;
; 24.096 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.473     ; 15.432     ;
; 24.131 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.473     ; 15.397     ;
; 24.452 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 15.073     ;
; 24.556 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.478     ; 14.967     ;
; 24.563 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.478     ; 14.960     ;
; 24.723 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.478     ; 14.800     ;
; 24.726 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 14.800     ;
; 24.753 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 14.773     ;
; 24.794 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 14.732     ;
; 24.803 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.476     ; 14.722     ;
; 24.819 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.710     ;
; 24.819 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.710     ;
; 24.819 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.710     ;
; 24.945 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.478     ; 14.578     ;
; 25.119 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.478     ; 14.404     ;
; 25.214 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.315     ;
; 25.256 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 14.270     ;
; 25.267 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.262     ;
; 25.267 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 14.262     ;
; 25.332 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 14.194     ;
; 25.380 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.478     ; 14.143     ;
; 25.396 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.474     ; 14.131     ;
; 25.396 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.474     ; 14.131     ;
; 25.396 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.474     ; 14.131     ;
; 25.426 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 14.100     ;
; 25.427 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.475     ; 14.099     ;
; 25.590 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.478     ; 13.933     ;
; 25.622 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.478     ; 13.901     ;
; 29.936 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.478     ; 9.587      ;
; 31.121 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.472     ; 8.408      ;
; 31.137 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.474     ; 8.390      ;
; 33.565 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.357      ;
; 33.574 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.348      ;
; 33.583 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.339      ;
; 33.592 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.330      ;
; 33.642 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.290      ;
; 33.642 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.290      ;
; 33.642 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.290      ;
; 33.642 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.290      ;
; 33.642 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.290      ;
; 33.642 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.290      ;
; 33.642 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.290      ;
; 33.656 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.276      ;
; 33.656 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.276      ;
; 33.656 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.276      ;
; 33.656 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.276      ;
; 33.656 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.276      ;
; 33.656 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.276      ;
; 33.656 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.276      ;
; 33.698 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.231      ;
; 33.712 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 6.217      ;
; 33.769 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.163      ;
; 33.769 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.163      ;
; 33.769 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.163      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.417 ; cache_8K_2S_16:d_cache_inst|data_hold[14]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.155      ;
; 0.424 ; cache_8K_2S_16:d_cache_inst|data_hold[2]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a2~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.160      ;
; 0.429 ; cache_8K_2S_16:d_cache_inst|data_hold[13]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.167      ;
; 0.432 ; cache_8K_2S_16:d_cache_inst|data_hold[3]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a2~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 1.181      ;
; 0.433 ; cache_8K_2S_16:d_cache_inst|data_hold[11]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.171      ;
; 0.434 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_WAIT                    ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_WAIT                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; cache_8K_2S_16:d_cache_inst|wren_hold                             ; cache_8K_2S_16:d_cache_inst|wren_hold                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren               ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]               ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; cache_8K_2S_16:d_cache_inst|data_hold[9]                          ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a2~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.172      ;
; 0.438 ; cache_8K_2S_16:d_cache_inst|data_hold[10]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a2~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.174      ;
; 0.440 ; cache_8K_2S_16:p_cache_inst|prev_address[7]                       ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a33~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.166      ;
; 0.449 ; cache_8K_2S_16:d_cache_inst|prev_address[8]                       ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.179      ;
; 0.453 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM197       ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM197                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                    ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]            ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]           ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]           ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]           ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]            ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]            ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|tx_active                                  ; keyboard:keyboard_inst|tx_active                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                          ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                          ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|write_addr[0] ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|write_addr[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|full          ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|full                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ  ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|UART:UART_inst|rx_active                       ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|init_req                            ; SDRAM_TP16_I:SDRAM_controller|init_req                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE  ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_req                         ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_req                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p3_req_flag                         ; SDRAM_TP16_I:SDRAM_controller|p3_req_flag                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                  ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|read_addr[1]  ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|read_addr[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|write_addr[1] ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|write_addr[1]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|read_addr[0]  ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|read_addr[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[16]                    ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[16]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[1]                     ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_attribute                ; XenonGecko:XG_inst|xgmm:xgmm_inst|active_attribute                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[0]                     ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER_OTERM211       ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER_OTERM211                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER_OTERM207   ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER_OTERM207                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_attribute_flag           ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_attribute_flag                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_PATTERN_WRITE    ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_PATTERN_WRITE                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_TP16_I:SDRAM_controller|p2_req_flag                         ; SDRAM_TP16_I:SDRAM_controller|p2_req_flag                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|tx_overwrite                               ; keyboard:keyboard_inst|tx_overwrite                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|prev_in[0]                       ; interrupt_controller:intcon_inst|prev_in[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|prev_in[1]                       ; interrupt_controller:intcon_inst|prev_in[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]     ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|tx_active                                      ; serial:serial_inst|tx_active                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MSC:MSC_inst|p2_active                                            ; MSC:MSC_inst|p2_active                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|prev_in[4]                       ; interrupt_controller:intcon_inst|prev_in[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|prev_in[5]                       ; interrupt_controller:intcon_inst|prev_in[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|prev_in[3]                       ; interrupt_controller:intcon_inst|prev_in[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|UART:UART_inst|tx_active                       ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; interrupt_controller:intcon_inst|prev_in[6]                       ; interrupt_controller:intcon_inst|prev_in[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MSC:MSC_inst|p2_flush_req                                         ; MSC:MSC_inst|p2_flush_req                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]               ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                       ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|full                        ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]               ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]               ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]         ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done             ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                    ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER            ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER                ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                      ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]               ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]               ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]               ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard             ; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_hazard                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                     ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:serial_inst|queue_8_8:rx_queue|full                        ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                      ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                      ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                     ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_flag                           ; SDRAM_TP16_I:SDRAM_controller|init_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]               ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]               ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]               ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                        ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET               ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2_OTERM213    ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2_OTERM213                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                   ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_pattern_flag             ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_pattern_flag                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3_OTERM227    ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3_OTERM227                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.449 ; XenonGecko:XG_inst|bg_shift1[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.180      ;
; 0.455 ; XenonGecko:XG_inst|active_render_rows                                                                            ; XenonGecko:XG_inst|active_render_rows                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|active_rows                                                                                   ; XenonGecko:XG_inst|active_rows                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|active_render_area                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; XenonGecko:XG_inst|next_row_base[4]                                                                              ; XenonGecko:XG_inst|next_row_base[4]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.502 ; XenonGecko:XG_inst|hsync_render_delay[1]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; XenonGecko:XG_inst|hsync_render_delay[7]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; XenonGecko:XG_inst|vsync_render_delay[5]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; XenonGecko:XG_inst|area_render_delay[6]                                                                          ; XenonGecko:XG_inst|area_render_delay[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; XenonGecko:XG_inst|area_render_delay[5]                                                                          ; XenonGecko:XG_inst|area_render_delay[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; XenonGecko:XG_inst|area_render_delay[3]                                                                          ; XenonGecko:XG_inst|area_render_delay[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; XenonGecko:XG_inst|area_render_delay[0]                                                                          ; XenonGecko:XG_inst|vde                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.234      ;
; 0.504 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.233      ;
; 0.504 ; XenonGecko:XG_inst|vsync_render_delay[7]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|vsync_render_delay[6]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; XenonGecko:XG_inst|area_render_delay[2]                                                                          ; XenonGecko:XG_inst|area_render_delay[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.546 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[0]                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.837      ;
; 0.640 ; XenonGecko:XG_inst|active_render_rows                                                                            ; XenonGecko:XG_inst|swap_pattern                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.931      ;
; 0.642 ; XenonGecko:XG_inst|bg_shift5[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.378      ;
; 0.643 ; XenonGecko:XG_inst|bg_shift2[6]                                                                                  ; XenonGecko:XG_inst|bg_shift2[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
; 0.643 ; XenonGecko:XG_inst|bg_shift3[7]                                                                                  ; XenonGecko:XG_inst|bg_shift3[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.934      ;
; 0.644 ; XenonGecko:XG_inst|bg_shift1[7]                                                                                  ; XenonGecko:XG_inst|bg_shift1[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.646 ; XenonGecko:XG_inst|bg_shift2[7]                                                                                  ; XenonGecko:XG_inst|bg_shift2[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.937      ;
; 0.648 ; XenonGecko:XG_inst|bg_shift6[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.384      ;
; 0.652 ; XenonGecko:XG_inst|bg_shift7[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.388      ;
; 0.696 ; XenonGecko:XG_inst|vesa_col[8]                                                                                   ; XenonGecko:XG_inst|hsync                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.987      ;
; 0.699 ; XenonGecko:XG_inst|area_render_delay[7]                                                                          ; XenonGecko:XG_inst|area_render_delay[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.990      ;
; 0.699 ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; XenonGecko:XG_inst|vsync_render_delay[3]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.991      ;
; 0.700 ; XenonGecko:XG_inst|area_render_delay[4]                                                                          ; XenonGecko:XG_inst|area_render_delay[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; XenonGecko:XG_inst|area_render_delay[1]                                                                          ; XenonGecko:XG_inst|area_render_delay[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.704 ; XenonGecko:XG_inst|vesa_col[9]                                                                                   ; XenonGecko:XG_inst|vesa_col[9]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.995      ;
; 0.710 ; XenonGecko:XG_inst|vesa_col[9]                                                                                   ; XenonGecko:XG_inst|hsync                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.001      ;
; 0.716 ; XenonGecko:XG_inst|bg_shift2[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.450      ;
; 0.735 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.027      ;
; 0.736 ; XenonGecko:XG_inst|bg_shift4[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.472      ;
; 0.739 ; XenonGecko:XG_inst|bg_shift0[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.473      ;
; 0.744 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|bg_shift1[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.034      ;
; 0.746 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|bg_shift2[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.036      ;
; 0.746 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|bg_shift0[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.036      ;
; 0.747 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.043      ;
; 0.758 ; XenonGecko:XG_inst|vesa_line[7]                                                                                  ; XenonGecko:XG_inst|vesa_line[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.049      ;
; 0.759 ; XenonGecko:XG_inst|vesa_line[8]                                                                                  ; XenonGecko:XG_inst|vesa_line[8]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.759 ; XenonGecko:XG_inst|vesa_line[6]                                                                                  ; XenonGecko:XG_inst|vesa_line[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.761 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.052      ;
; 0.762 ; XenonGecko:XG_inst|bg_shift0[7]                                                                                  ; XenonGecko:XG_inst|bg_shift0[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.053      ;
; 0.763 ; XenonGecko:XG_inst|bg_shift1[6]                                                                                  ; XenonGecko:XG_inst|bg_shift1[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; XenonGecko:XG_inst|bg_shift3[6]                                                                                  ; XenonGecko:XG_inst|bg_shift3[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.770 ; XenonGecko:XG_inst|active_rows                                                                                   ; XenonGecko:XG_inst|active_render_rows                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.061      ;
; 0.772 ; XenonGecko:XG_inst|vesa_col[1]                                                                                   ; XenonGecko:XG_inst|vesa_col[1]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.063      ;
; 0.773 ; XenonGecko:XG_inst|vesa_line[1]                                                                                  ; XenonGecko:XG_inst|vesa_line[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773 ; XenonGecko:XG_inst|vesa_line[5]                                                                                  ; XenonGecko:XG_inst|vesa_line[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773 ; XenonGecko:XG_inst|vesa_col[3]                                                                                   ; XenonGecko:XG_inst|vesa_col[3]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773 ; XenonGecko:XG_inst|vesa_line[3]                                                                                  ; XenonGecko:XG_inst|vesa_line[3]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; XenonGecko:XG_inst|vesa_line[2]                                                                                  ; XenonGecko:XG_inst|vesa_line[2]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; XenonGecko:XG_inst|vesa_line[4]                                                                                  ; XenonGecko:XG_inst|vesa_line[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.775 ; XenonGecko:XG_inst|vesa_col[6]                                                                                   ; XenonGecko:XG_inst|vesa_col[6]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.066      ;
; 0.776 ; XenonGecko:XG_inst|vesa_col[2]                                                                                   ; XenonGecko:XG_inst|vesa_col[2]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.776 ; XenonGecko:XG_inst|vesa_col[4]                                                                                   ; XenonGecko:XG_inst|vesa_col[4]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.776 ; XenonGecko:XG_inst|vesa_line[9]                                                                                  ; XenonGecko:XG_inst|vesa_line[9]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.777 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.068      ;
; 0.781 ; XenonGecko:XG_inst|vesa_col[7]                                                                                   ; XenonGecko:XG_inst|vesa_col[7]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.072      ;
; 0.783 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[1]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.074      ;
; 0.788 ; XenonGecko:XG_inst|vesa_col[8]                                                                                   ; XenonGecko:XG_inst|vesa_col[8]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.079      ;
; 0.790 ; XenonGecko:XG_inst|vesa_col[5]                                                                                   ; XenonGecko:XG_inst|vesa_col[5]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.081      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.758      ;
; 0.495 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.786      ;
; 0.503 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.794      ;
; 0.512 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.803      ;
; 0.516 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.807      ;
; 0.519 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.810      ;
; 0.519 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.810      ;
; 0.645 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.937      ;
; 0.646 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.937      ;
; 0.647 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.939      ;
; 0.647 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.938      ;
; 0.648 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.939      ;
; 0.648 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.939      ;
; 0.648 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.939      ;
; 0.648 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.939      ;
; 0.649 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.940      ;
; 0.670 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.961      ;
; 0.698 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.989      ;
; 0.699 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.990      ;
; 0.700 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.123      ;
; 0.716 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.007      ;
; 0.716 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.007      ;
; 0.718 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.009      ;
; 0.741 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.035      ;
; 0.760 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.184      ;
; 0.776 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.067      ;
; 0.777 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.068      ;
; 0.783 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.074      ;
; 0.789 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.081      ;
; 0.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.081      ;
; 0.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.081      ;
; 0.791 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.082      ;
; 0.791 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.082      ;
; 0.792 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.084      ;
; 0.792 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.083      ;
; 0.792 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.083      ;
; 0.792 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.083      ;
; 0.794 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.085      ;
; 0.798 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.221      ;
; 0.804 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.227      ;
; 0.809 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.190      ; 1.231      ;
; 0.812 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.235      ;
; 0.812 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.235      ;
; 0.812 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.236      ;
; 0.816 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.239      ;
; 0.826 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.249      ;
; 0.831 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.254      ;
; 0.845 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.190      ; 1.267      ;
; 0.846 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.269      ;
; 0.846 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.269      ;
; 0.846 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.190      ; 1.268      ;
; 0.848 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.271      ;
; 0.848 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.271      ;
; 0.852 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.275      ;
; 0.855 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.278      ;
; 0.856 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.279      ;
; 0.865 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.156      ;
; 0.869 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.293      ;
; 0.872 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.295      ;
; 0.872 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.295      ;
; 0.932 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.222      ;
; 0.954 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.377      ;
; 0.958 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.382      ;
; 0.959 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 1.249      ;
; 0.960 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.383      ;
; 0.964 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.387      ;
; 0.965 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.191      ; 1.388      ;
; 0.970 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.192      ; 1.394      ;
; 0.973 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.264      ;
; 1.010 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.301      ;
; 1.058 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.190      ; 1.480      ;
; 1.104 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.392      ;
; 1.105 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.393      ;
; 1.105 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.393      ;
; 1.105 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.393      ;
; 1.105 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.393      ;
; 1.106 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.394      ;
; 1.174 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.465      ;
; 1.175 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.466      ;
; 1.176 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.467      ;
; 1.176 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.467      ;
; 1.177 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.468      ;
; 1.178 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.469      ;
; 1.179 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.470      ;
; 1.180 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.471      ;
; 1.181 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.472      ;
; 1.182 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.473      ;
; 1.264 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.558      ;
; 1.340 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.631      ;
; 1.364 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.655      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mem_clk'                                                                                                                                           ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.325 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.185      ; 6.330      ;
; 2.447 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.471      ;
; 2.447 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.471      ;
; 2.456 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.459      ;
; 2.500 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.184      ; 6.504      ;
; 2.510 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.185      ; 6.515      ;
; 2.512 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.185      ; 6.517      ;
; 2.533 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.557      ;
; 2.534 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.558      ;
; 2.537 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.561      ;
; 2.537 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.561      ;
; 2.540 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.185      ; 6.545      ;
; 2.543 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.567      ;
; 2.544 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.547      ;
; 2.551 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.185      ; 6.556      ;
; 2.568 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.571      ;
; 2.572 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.575      ;
; 2.573 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.174      ; 6.567      ;
; 2.607 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.186      ; 6.613      ;
; 2.626 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.186      ; 6.632      ;
; 2.638 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.184      ; 6.642      ;
; 2.646 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.186      ; 6.652      ;
; 2.650 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.186      ; 6.656      ;
; 2.661 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.664      ;
; 2.664 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.186      ; 6.670      ;
; 2.669 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.174      ; 6.663      ;
; 2.673 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.697      ;
; 2.673 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.697      ;
; 2.673 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.697      ;
; 2.673 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.697      ;
; 2.690 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.693      ;
; 2.722 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.746      ;
; 2.722 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.746      ;
; 2.724 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.185      ; 6.729      ;
; 2.731 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.734      ;
; 2.806 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.830      ;
; 2.806 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.830      ;
; 2.806 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.204      ; 6.830      ;
; 2.815 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.174      ; 6.809      ;
; 2.817 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.174      ; 6.811      ;
; 2.817 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.174      ; 6.811      ;
; 2.829 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.832      ;
; 2.835 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.184      ; 6.839      ;
; 2.858 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.174      ; 6.852      ;
; 2.878 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.881      ;
; 2.921 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.924      ;
; 2.929 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 6.932      ;
; 2.991 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.185      ; 6.996      ;
; 3.051 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.713      ; 6.584      ;
; 3.076 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.185      ; 7.081      ;
; 3.134 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.183      ; 7.137      ;
; 3.164 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.713      ; 6.697      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.547 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 6.253      ;
; 13.547 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[19]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.254      ;
; 13.547 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[31]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 6.253      ;
; 13.547 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[27]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.254      ;
; 13.547 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[26]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 6.253      ;
; 13.547 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.254      ;
; 13.547 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[25]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.254      ;
; 13.547 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.254      ;
; 13.547 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 6.253      ;
; 13.547 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[23]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.254      ;
; 13.547 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 6.253      ;
; 13.548 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[21]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.253      ;
; 13.548 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.253      ;
; 13.548 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[30]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.253      ;
; 13.548 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[29]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.253      ;
; 13.548 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.253      ;
; 13.548 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.253      ;
; 13.548 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.253      ;
; 13.548 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.253      ;
; 13.548 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.253      ;
; 13.548 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.253      ;
; 13.548 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[22]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.253      ;
; 13.548 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 6.253      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[31]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; MSC:MSC_inst|p2_prefetch_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.262      ;
; 13.549 ; rst       ; MSC:MSC_inst|p2_prefetch_reg                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.262      ;
; 13.549 ; rst       ; MSC:MSC_inst|p2_control_enable                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.262      ;
; 13.549 ; rst       ; MSC:MSC_inst|p2_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.262      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; MSC:MSC_inst|p2_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.262      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[31]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; MSC:MSC_inst|prev_p2_prefetch_reg                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.262      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; MSC:MSC_inst|prev_p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.262      ;
; 13.549 ; rst       ; MSC:MSC_inst|p2_flush_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.262      ;
; 13.549 ; rst       ; MSC:MSC_inst|p2_flush_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.262      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[10]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.260      ;
; 13.549 ; rst       ; MSC:MSC_inst|p2_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.262      ;
; 13.549 ; rst       ; MSC:MSC_inst|prev_p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.262      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.258      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.258      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.258      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.259      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.258      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.258      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.258      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.258      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM181            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.258      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.260      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[12]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.260      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.258      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.260      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[25]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.260      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.260      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[13]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.260      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM189            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.258      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.258      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.260      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.260      ;
; 13.550 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.259      ;
; 13.551 ; rst       ; NeonFox:CPU_inst|regf_wren1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 6.254      ;
; 13.551 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 6.253      ;
; 13.551 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 6.253      ;
; 13.551 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 6.253      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM175            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.257      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.257      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM283   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.256      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM179            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.257      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM21_OTERM251   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.256      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM259   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.256      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|data_wren1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 6.259      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM243    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.256      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM247   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.256      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|alu_op1[3]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.258      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM75_OTERM287   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.256      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM263   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.256      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.257      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM285   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.257      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|IO_wren1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 6.259      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]_OTERM187            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.257      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM177            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.256      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|decoder_prev_hazard           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.258      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM265   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.257      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM269   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.257      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM45_OTERM267   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.256      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM99_OTERM303   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.257      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 6.258      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM271   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.256      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM51_OTERM273   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.257      ;
; 13.553 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM99_OTERM305   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 6.257      ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.743 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 5.662      ;
; 4.743 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 5.662      ;
; 4.743 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM17            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 5.662      ;
; 4.743 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM35            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 5.662      ;
; 4.745 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[17]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.676      ; 5.653      ;
; 4.746 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM67            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 5.662      ;
; 4.746 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM55            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 5.662      ;
; 4.746 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM13            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 5.662      ;
; 4.746 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM249   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 5.662      ;
; 4.746 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM79            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 5.662      ;
; 4.746 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM3             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.683      ; 5.661      ;
; 4.746 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM11            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.683      ; 5.661      ;
; 4.746 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM43            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 5.662      ;
; 4.746 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM49            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 5.662      ;
; 4.748 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.674      ; 5.654      ;
; 4.748 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.674      ; 5.654      ;
; 4.748 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.674      ; 5.654      ;
; 4.748 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.674      ; 5.654      ;
; 4.752 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM101           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.681      ; 5.665      ;
; 4.752 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM173            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.681      ; 5.665      ;
; 4.752 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM107           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.681      ; 5.665      ;
; 4.752 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]_OTERM185            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.681      ; 5.665      ;
; 4.752 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM113           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.681      ; 5.665      ;
; 4.756 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.677      ; 5.665      ;
; 4.756 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.677      ; 5.665      ;
; 4.756 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.677      ; 5.665      ;
; 4.797 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[26]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.637      ; 5.666      ;
; 5.205 ; rst       ; MSC:MSC_inst|prev_p2_ready                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 5.644      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[10]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|prev_a_empty            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[3]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[10]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|prev_p_empty            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[7]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[12]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[12]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[4]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.220 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[6]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.670      ;
; 5.221 ; rst       ; serial:serial_inst|rx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 5.655      ;
; 5.221 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 5.666      ;
; 5.221 ; rst       ; serial:serial_inst|to_CPU[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 5.666      ;
; 5.221 ; rst       ; keyboard:keyboard_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 5.666      ;
; 5.222 ; rst       ; serial:serial_inst|to_CPU[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 5.655      ;
; 5.222 ; rst       ; serial:serial_inst|to_CPU[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.657      ;
; 5.222 ; rst       ; serial:serial_inst|tx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.657      ;
; 5.222 ; rst       ; serial:serial_inst|to_CPU[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.657      ;
; 5.222 ; rst       ; keyboard:keyboard_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 5.655      ;
; 5.222 ; rst       ; keyboard:keyboard_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 5.655      ;
; 5.222 ; rst       ; serial:serial_inst|to_CPU[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 5.655      ;
; 5.222 ; rst       ; keyboard:keyboard_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 5.655      ;
; 5.222 ; rst       ; serial:serial_inst|tx_active                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.657      ;
; 5.222 ; rst       ; keyboard:keyboard_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 5.655      ;
; 5.222 ; rst       ; serial:serial_inst|to_CPU[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 5.655      ;
; 5.222 ; rst       ; serial:serial_inst|to_CPU[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 5.654      ;
; 5.222 ; rst       ; keyboard:keyboard_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 5.654      ;
; 5.222 ; rst       ; keyboard:keyboard_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 5.654      ;
; 5.222 ; rst       ; serial:serial_inst|to_CPU[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 5.654      ;
; 5.223 ; rst       ; NeonFox:CPU_inst|IO_select1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.658      ;
; 5.223 ; rst       ; NeonFox:CPU_inst|IO_wren2                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.658      ;
; 5.223 ; rst       ; NeonFox:CPU_inst|IO_select2                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.658      ;
; 5.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 5.647      ;
; 5.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 5.647      ;
; 5.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.648      ;
; 5.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 5.647      ;
; 5.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.648      ;
; 5.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.648      ;
; 5.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 5.647      ;
; 5.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 5.647      ;
; 5.225 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 5.647      ;
; 5.226 ; rst       ; NeonFox:CPU_inst|data_select2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 5.675      ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                    ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 62.85 MHz  ; 62.85 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 81.04 MHz  ; 81.04 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 457.04 MHz ; 402.09 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.812  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.910  ; 0.000         ;
; mem_clk                                              ; 13.879 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.684 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.384 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.403 ; 0.000         ;
; mem_clk                                              ; 1.952 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.001 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.220 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.513  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.610  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.807  ; 0.000         ;
; clk                                                  ; 9.846  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.656 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.812 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 2.111      ;
; 1.980 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.943      ;
; 1.981 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.942      ;
; 1.981 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.942      ;
; 1.983 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.940      ;
; 1.984 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.939      ;
; 1.984 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.939      ;
; 1.984 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.079     ; 1.939      ;
; 2.036 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.895      ;
; 2.052 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.879      ;
; 2.161 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.077     ; 1.764      ;
; 2.161 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.077     ; 1.764      ;
; 2.161 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.077     ; 1.764      ;
; 2.161 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.077     ; 1.764      ;
; 2.161 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.077     ; 1.764      ;
; 2.186 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.741      ;
; 2.236 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.695      ;
; 2.276 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.652      ;
; 2.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.067     ; 1.636      ;
; 2.351 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.172     ; 1.479      ;
; 2.407 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.524      ;
; 2.432 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.401      ;
; 2.432 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.400      ;
; 2.436 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.396      ;
; 2.437 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.395      ;
; 2.437 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.396      ;
; 2.440 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.393      ;
; 2.446 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.482      ;
; 2.446 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.482      ;
; 2.447 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.481      ;
; 2.448 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.480      ;
; 2.449 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.479      ;
; 2.450 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.478      ;
; 2.451 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.477      ;
; 2.451 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.477      ;
; 2.452 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.476      ;
; 2.453 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.074     ; 1.475      ;
; 2.481 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.351      ;
; 2.482 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.351      ;
; 2.511 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.322      ;
; 2.512 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.321      ;
; 2.515 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.318      ;
; 2.515 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.318      ;
; 2.519 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.408      ;
; 2.520 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.407      ;
; 2.520 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.407      ;
; 2.520 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.313      ;
; 2.520 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.407      ;
; 2.520 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.407      ;
; 2.521 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.075     ; 1.406      ;
; 2.537 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.296      ;
; 2.539 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.293      ;
; 2.539 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.294      ;
; 2.540 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.292      ;
; 2.540 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.292      ;
; 2.545 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.288      ;
; 2.545 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.288      ;
; 2.588 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.245      ;
; 2.588 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.245      ;
; 2.588 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.245      ;
; 2.589 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.244      ;
; 2.593 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.239      ;
; 2.596 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.170     ; 1.236      ;
; 2.601 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.232      ;
; 2.634 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.297      ;
; 2.647 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.284      ;
; 2.660 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.173      ;
; 2.668 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.073     ; 1.261      ;
; 2.679 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.073     ; 1.250      ;
; 2.722 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.169     ; 1.111      ;
; 2.754 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.177      ;
; 2.762 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.169      ;
; 2.768 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.163      ;
; 2.779 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.152      ;
; 2.780 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.150      ;
; 2.781 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 1.149      ;
; 2.781 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.150      ;
; 2.782 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.149      ;
; 2.782 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.149      ;
; 2.783 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.148      ;
; 2.783 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.148      ;
; 2.786 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.145      ;
; 2.789 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.142      ;
; 2.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.141      ;
; 2.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.141      ;
; 2.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.141      ;
; 2.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.141      ;
; 2.790 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.141      ;
; 2.791 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.140      ;
; 2.792 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.139      ;
; 2.839 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.092      ;
; 2.913 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.018      ;
; 2.915 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.016      ;
; 2.923 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 1.008      ;
; 2.935 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.996      ;
; 2.945 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.986      ;
; 2.948 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.983      ;
; 2.964 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 0.966      ;
; 2.964 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.072     ; 0.966      ;
; 2.964 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.071     ; 0.967      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.910 ; sdram_dq[14]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 4.245      ;
; 6.919 ; sdram_dq[1]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 4.236      ;
; 7.050 ; sdram_dq[7]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 4.105      ;
; 7.062 ; sdram_dq[9]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 4.093      ;
; 7.065 ; sdram_dq[15]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 4.090      ;
; 7.075 ; sdram_dq[6]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 4.080      ;
; 7.091 ; sdram_dq[12]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 4.064      ;
; 7.103 ; sdram_dq[11]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 4.052      ;
; 7.109 ; sdram_dq[10]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 4.046      ;
; 7.125 ; sdram_dq[8]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 4.030      ;
; 7.159 ; sdram_dq[2]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 3.996      ;
; 7.168 ; sdram_dq[13]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 3.987      ;
; 7.169 ; sdram_dq[4]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 3.986      ;
; 7.178 ; sdram_dq[3]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 3.977      ;
; 7.179 ; sdram_dq[5]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 3.976      ;
; 7.183 ; sdram_dq[0]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.847     ; 3.972      ;
; 7.660 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.897     ;
; 7.660 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.897     ;
; 7.660 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.897     ;
; 7.660 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.897     ;
; 7.660 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.897     ;
; 7.660 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.897     ;
; 7.660 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.897     ;
; 7.660 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.897     ;
; 7.660 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.897     ;
; 7.660 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.897     ;
; 7.660 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.897     ;
; 7.660 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.897     ;
; 7.662 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.895     ;
; 7.662 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.895     ;
; 7.662 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.895     ;
; 7.662 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.895     ;
; 7.662 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.895     ;
; 7.662 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.895     ;
; 7.662 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.895     ;
; 7.662 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.895     ;
; 7.662 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.895     ;
; 7.662 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.895     ;
; 7.662 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.895     ;
; 7.662 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.895     ;
; 7.665 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 11.894     ;
; 7.665 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 11.894     ;
; 7.665 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 11.894     ;
; 7.665 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 11.894     ;
; 7.665 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 11.894     ;
; 7.665 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 11.894     ;
; 7.667 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 11.892     ;
; 7.667 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 11.892     ;
; 7.667 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 11.892     ;
; 7.667 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 11.892     ;
; 7.667 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 11.892     ;
; 7.667 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.443     ; 11.892     ;
; 7.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.877     ;
; 7.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.877     ;
; 7.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.877     ;
; 7.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.877     ;
; 7.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.877     ;
; 7.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.877     ;
; 7.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM181           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.877     ;
; 7.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.877     ;
; 7.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.877     ;
; 7.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.877     ;
; 7.678 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM189           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.877     ;
; 7.679 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 11.877     ;
; 7.679 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM179           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 11.877     ;
; 7.679 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]_OTERM187           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 11.877     ;
; 7.680 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.875     ;
; 7.680 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.875     ;
; 7.680 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.875     ;
; 7.680 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM181           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.875     ;
; 7.680 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.875     ;
; 7.680 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM189           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.875     ;
; 7.680 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.875     ;
; 7.680 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.875     ;
; 7.680 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.875     ;
; 7.680 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.875     ;
; 7.680 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.447     ; 11.875     ;
; 7.681 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 11.875     ;
; 7.681 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM179           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 11.875     ;
; 7.681 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]_OTERM187           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 11.875     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM333  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM335  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM325 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM323 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM329 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM327 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM183           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM337  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.693 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM331  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.864     ;
; 7.695 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM329 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.862     ;
; 7.695 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM327 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.862     ;
; 7.695 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.862     ;
; 7.695 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM183           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.862     ;
; 7.695 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.862     ;
; 7.695 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM337  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.862     ;
; 7.695 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM331  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 11.862     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.879 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 7.010      ;
; 13.934 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.948      ; 6.494      ;
; 13.973 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.916      ;
; 13.996 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.398      ; 6.882      ;
; 14.023 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.866      ;
; 14.026 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.863      ;
; 14.030 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.398      ; 6.848      ;
; 14.078 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.829      ;
; 14.078 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.829      ;
; 14.078 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.829      ;
; 14.083 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.824      ;
; 14.083 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.824      ;
; 14.118 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.789      ;
; 14.118 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.789      ;
; 14.118 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.789      ;
; 14.118 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.789      ;
; 14.152 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.398      ; 6.726      ;
; 14.169 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.720      ;
; 14.181 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.948      ; 6.247      ;
; 14.193 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.695      ;
; 14.194 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.695      ;
; 14.198 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.690      ;
; 14.204 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.685      ;
; 14.207 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.682      ;
; 14.210 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.398      ; 6.668      ;
; 14.215 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.674      ;
; 14.220 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.668      ;
; 14.244 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.398      ; 6.634      ;
; 14.249 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.398      ; 6.629      ;
; 14.256 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.633      ;
; 14.256 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.632      ;
; 14.280 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.608      ;
; 14.282 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.607      ;
; 14.316 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.573      ;
; 14.354 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.535      ;
; 14.359 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.529      ;
; 14.367 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.522      ;
; 14.368 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.521      ;
; 14.370 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.537      ;
; 14.375 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.532      ;
; 14.375 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.532      ;
; 14.377 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.530      ;
; 14.378 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.529      ;
; 14.384 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.505      ;
; 14.399 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.508      ;
; 14.399 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.427      ; 6.508      ;
; 14.424 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.465      ;
; 14.425 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.464      ;
; 14.426 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.462      ;
; 14.446 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.442      ;
; 14.536 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.409      ; 6.353      ;
; 14.629 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.408      ; 6.259      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.684 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.516     ; 4.802      ;
; 14.774 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.516     ; 4.712      ;
; 14.816 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.516     ; 4.670      ;
; 14.863 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.516     ; 4.623      ;
; 14.927 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 4.562      ;
; 14.986 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 4.503      ;
; 14.989 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.518     ; 4.495      ;
; 14.991 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.518     ; 4.493      ;
; 15.016 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.518     ; 4.468      ;
; 15.035 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 4.454      ;
; 15.079 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 4.410      ;
; 15.153 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 4.336      ;
; 15.160 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 4.329      ;
; 15.183 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 4.306      ;
; 15.188 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 4.301      ;
; 15.512 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 3.977      ;
; 16.343 ; hex_indicators[0]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.644     ; 3.015      ;
; 16.492 ; hex_indicators[10]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.640     ; 2.870      ;
; 16.684 ; hex_indicators[8]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.640     ; 2.678      ;
; 16.756 ; hex_indicators[11]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.640     ; 2.606      ;
; 16.758 ; hex_indicators[9]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.640     ; 2.604      ;
; 17.030 ; hex_indicators[1]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.644     ; 2.328      ;
; 17.149 ; hex_indicators[12]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[0]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.641     ; 2.212      ;
; 17.167 ; hex_indicators[14]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[2]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.641     ; 2.194      ;
; 17.245 ; hex_indicators[5]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.646     ; 2.111      ;
; 17.396 ; hex_indicators[2]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.644     ; 1.962      ;
; 17.413 ; hex_indicators[7]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.646     ; 1.943      ;
; 17.414 ; hex_indicators[4]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.646     ; 1.942      ;
; 17.474 ; hex_indicators[3]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.644     ; 1.884      ;
; 17.709 ; hex_indicators[6]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.646     ; 1.647      ;
; 17.968 ; hex_indicators[13]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[1]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.643     ; 1.391      ;
; 18.249 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[3]                                                                                            ; XenonGecko:XG_inst|bg_shift7[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 1.583      ;
; 18.310 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[2]                                                                                            ; XenonGecko:XG_inst|bg_shift6[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 1.522      ;
; 18.462 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[0]                                                                                            ; XenonGecko:XG_inst|bg_shift4[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 1.370      ;
; 18.630 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                                                                                            ; XenonGecko:XG_inst|bg_shift5[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 1.202      ;
; 24.090 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 15.490     ;
; 24.221 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 15.362     ;
; 24.249 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 15.334     ;
; 24.309 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 15.271     ;
; 24.337 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.426     ; 15.239     ;
; 24.356 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.426     ; 15.220     ;
; 24.761 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.426     ; 14.815     ;
; 24.801 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 14.782     ;
; 24.894 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 14.686     ;
; 25.036 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 14.549     ;
; 25.253 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.426     ; 14.323     ;
; 25.276 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 14.309     ;
; 25.308 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 14.277     ;
; 25.385 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 14.197     ;
; 25.646 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.423     ; 13.933     ;
; 25.652 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.423     ; 13.927     ;
; 25.668 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.418     ; 13.916     ;
; 25.712 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 13.870     ;
; 25.718 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.419     ; 13.865     ;
; 25.874 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.418     ; 13.710     ;
; 25.970 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 13.610     ;
; 25.988 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.597     ;
; 25.988 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.597     ;
; 25.989 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.596     ;
; 26.009 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.423     ; 13.570     ;
; 26.157 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.418     ; 13.427     ;
; 26.173 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.423     ; 13.406     ;
; 26.296 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.289     ;
; 26.297 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.288     ;
; 26.297 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.288     ;
; 26.315 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 13.267     ;
; 26.316 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.420     ; 13.266     ;
; 26.345 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.418     ; 13.239     ;
; 26.349 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.236     ;
; 26.392 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.423     ; 13.187     ;
; 26.403 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.182     ;
; 26.403 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 13.182     ;
; 26.646 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.423     ; 12.933     ;
; 26.714 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.423     ; 12.865     ;
; 30.738 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.423     ; 8.841      ;
; 31.864 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 7.721      ;
; 31.919 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.417     ; 7.666      ;
; 34.042 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.889      ;
; 34.058 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.873      ;
; 34.091 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.848      ;
; 34.091 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.848      ;
; 34.091 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.848      ;
; 34.091 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.848      ;
; 34.091 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.848      ;
; 34.091 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.848      ;
; 34.091 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.848      ;
; 34.094 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.837      ;
; 34.095 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.844      ;
; 34.095 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.844      ;
; 34.095 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.844      ;
; 34.095 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.844      ;
; 34.095 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.844      ;
; 34.095 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.844      ;
; 34.095 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.844      ;
; 34.110 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.821      ;
; 34.159 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.778      ;
; 34.163 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.774      ;
; 34.191 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.748      ;
; 34.191 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.748      ;
; 34.191 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 5.748      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.384 ; cache_8K_2S_16:d_cache_inst|wren_hold                             ; cache_8K_2S_16:d_cache_inst|wren_hold                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_WAIT                    ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_WAIT                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren               ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]               ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.401 ; cache_8K_2S_16:d_cache_inst|data_hold[14]                         ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.058      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM197       ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM197                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[12]                      ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[12]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]            ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]            ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]            ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                          ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                          ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|write_addr[0] ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|write_addr[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|full          ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|full                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ  ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|rx_active                       ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ           ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1        ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|init_req                            ; SDRAM_TP16_I:SDRAM_controller|init_req                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET               ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE  ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_req                         ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_req                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p3_req_flag                         ; SDRAM_TP16_I:SDRAM_controller|p3_req_flag                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                  ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                     ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P1                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|read_addr[1]  ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|read_addr[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|write_addr[1] ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|write_addr[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|read_addr[0]  ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|read_addr[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[16]                    ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[16]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[1]                     ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                     ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[0]                     ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_addr[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                     ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                     ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                     ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER_OTERM211       ; cache_8K_2S_16:d_cache_inst|state.S_FETCH_TRANSFER_OTERM211                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER_OTERM207   ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_TRANSFER_OTERM207                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_attribute_flag           ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_attribute_flag                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_PATTERN_WRITE    ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_PATTERN_WRITE                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_TP16_I:SDRAM_controller|p2_req_flag                         ; SDRAM_TP16_I:SDRAM_controller|p2_req_flag                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:serial_inst|rx_overwrite                                   ; serial:serial_inst|rx_overwrite                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; interrupt_controller:intcon_inst|prev_in[0]                       ; interrupt_controller:intcon_inst|prev_in[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; interrupt_controller:intcon_inst|prev_in[1]                       ; interrupt_controller:intcon_inst|prev_in[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; interrupt_controller:intcon_inst|prev_in[5]                       ; interrupt_controller:intcon_inst|prev_in[5]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MSC:MSC_inst|p2_flush_req                                         ; MSC:MSC_inst|p2_flush_req                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|tx_active                                      ; serial:serial_inst|tx_active                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                      ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; interrupt_controller:intcon_inst|prev_in[3]                       ; interrupt_controller:intcon_inst|prev_in[3]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|UART:UART_inst|tx_active                       ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                    ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]               ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MSC:MSC_inst|p2_active                                            ; MSC:MSC_inst|p2_active                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; interrupt_controller:intcon_inst|prev_in[4]                       ; interrupt_controller:intcon_inst|prev_in[4]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                       ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                  ; NeonFox:CPU_inst|decode_unit:decoder_inst|pc_brx                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cache_8K_2S_16:p_cache_inst|state.S_INIT                          ; cache_8K_2S_16:p_cache_inst|state.S_INIT                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]     ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|full                        ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]               ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; interrupt_controller:intcon_inst|prev_in[6]                       ; interrupt_controller:intcon_inst|prev_in[6]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]           ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]           ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]           ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|tx_active                                  ; keyboard:keyboard_inst|tx_active                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done             ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit          ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                    ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER            ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_TRANSFER                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER                ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_TRANSFER                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                      ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                        ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                        ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                        ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]               ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]               ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]               ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                     ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:rx_queue|full                        ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                      ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                      ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                     ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|init_flag                           ; SDRAM_TP16_I:SDRAM_controller|init_flag                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]               ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]               ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]               ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                        ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]               ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2_OTERM213    ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2_OTERM213                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_pattern_flag             ; XenonGecko:XG_inst|xgmm:xgmm_inst|update_pattern_flag                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.403 ; XenonGecko:XG_inst|active_render_rows                                                                            ; XenonGecko:XG_inst|active_render_rows                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko:XG_inst|active_rows                                                                                   ; XenonGecko:XG_inst|active_rows                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|active_render_area                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; XenonGecko:XG_inst|next_row_base[4]                                                                              ; XenonGecko:XG_inst|next_row_base[4]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.427 ; XenonGecko:XG_inst|bg_shift1[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.077      ;
; 0.471 ; XenonGecko:XG_inst|area_render_delay[6]                                                                          ; XenonGecko:XG_inst|area_render_delay[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; XenonGecko:XG_inst|hsync_render_delay[1]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|vsync_render_delay[6]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|vsync_render_delay[5]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|area_render_delay[5]                                                                          ; XenonGecko:XG_inst|area_render_delay[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|hsync_render_delay[7]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|area_render_delay[3]                                                                          ; XenonGecko:XG_inst|area_render_delay[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; XenonGecko:XG_inst|area_render_delay[2]                                                                          ; XenonGecko:XG_inst|area_render_delay[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; XenonGecko:XG_inst|area_render_delay[0]                                                                          ; XenonGecko:XG_inst|vde                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; XenonGecko:XG_inst|vsync_render_delay[7]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.739      ;
; 0.478 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.127      ;
; 0.478 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.127      ;
; 0.508 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[0]                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.774      ;
; 0.597 ; XenonGecko:XG_inst|active_render_rows                                                                            ; XenonGecko:XG_inst|swap_pattern                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.863      ;
; 0.598 ; XenonGecko:XG_inst|bg_shift5[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.253      ;
; 0.599 ; XenonGecko:XG_inst|bg_shift2[6]                                                                                  ; XenonGecko:XG_inst|bg_shift2[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.865      ;
; 0.600 ; XenonGecko:XG_inst|bg_shift3[7]                                                                                  ; XenonGecko:XG_inst|bg_shift3[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.866      ;
; 0.601 ; XenonGecko:XG_inst|bg_shift1[7]                                                                                  ; XenonGecko:XG_inst|bg_shift1[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.867      ;
; 0.602 ; XenonGecko:XG_inst|bg_shift2[7]                                                                                  ; XenonGecko:XG_inst|bg_shift2[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.868      ;
; 0.603 ; XenonGecko:XG_inst|bg_shift6[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.258      ;
; 0.611 ; XenonGecko:XG_inst|bg_shift7[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.266      ;
; 0.639 ; XenonGecko:XG_inst|vesa_col[9]                                                                                   ; XenonGecko:XG_inst|vesa_col[9]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.905      ;
; 0.646 ; XenonGecko:XG_inst|area_render_delay[7]                                                                          ; XenonGecko:XG_inst|area_render_delay[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; XenonGecko:XG_inst|area_render_delay[1]                                                                          ; XenonGecko:XG_inst|area_render_delay[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; XenonGecko:XG_inst|vsync_render_delay[3]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; XenonGecko:XG_inst|area_render_delay[4]                                                                          ; XenonGecko:XG_inst|area_render_delay[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.653 ; XenonGecko:XG_inst|vesa_col[8]                                                                                   ; XenonGecko:XG_inst|hsync                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.919      ;
; 0.657 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|bg_shift1[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.923      ;
; 0.659 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|bg_shift2[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.925      ;
; 0.659 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|bg_shift0[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.925      ;
; 0.666 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.933      ;
; 0.668 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.669 ; XenonGecko:XG_inst|bg_shift2[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.321      ;
; 0.672 ; XenonGecko:XG_inst|vesa_col[9]                                                                                   ; XenonGecko:XG_inst|hsync                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.938      ;
; 0.688 ; XenonGecko:XG_inst|bg_shift0[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.340      ;
; 0.691 ; XenonGecko:XG_inst|bg_shift4[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.346      ;
; 0.694 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.698 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.701 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.967      ;
; 0.705 ; XenonGecko:XG_inst|vesa_line[7]                                                                                  ; XenonGecko:XG_inst|vesa_line[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.971      ;
; 0.707 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; XenonGecko:XG_inst|vesa_line[8]                                                                                  ; XenonGecko:XG_inst|vesa_line[8]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; XenonGecko:XG_inst|vesa_line[6]                                                                                  ; XenonGecko:XG_inst|vesa_line[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; XenonGecko:XG_inst|bg_shift0[7]                                                                                  ; XenonGecko:XG_inst|bg_shift0[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; XenonGecko:XG_inst|vesa_col[1]                                                                                   ; XenonGecko:XG_inst|vesa_col[1]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; XenonGecko:XG_inst|bg_shift1[6]                                                                                  ; XenonGecko:XG_inst|bg_shift1[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; XenonGecko:XG_inst|bg_shift3[6]                                                                                  ; XenonGecko:XG_inst|bg_shift3[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.715 ; XenonGecko:XG_inst|vesa_line[5]                                                                                  ; XenonGecko:XG_inst|vesa_line[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.717 ; XenonGecko:XG_inst|vesa_line[3]                                                                                  ; XenonGecko:XG_inst|vesa_line[3]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.718 ; XenonGecko:XG_inst|vesa_col[6]                                                                                   ; XenonGecko:XG_inst|vesa_col[6]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; XenonGecko:XG_inst|vesa_line[1]                                                                                  ; XenonGecko:XG_inst|vesa_line[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; XenonGecko:XG_inst|vesa_line[4]                                                                                  ; XenonGecko:XG_inst|vesa_line[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; XenonGecko:XG_inst|vesa_line[2]                                                                                  ; XenonGecko:XG_inst|vesa_line[2]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.719 ; XenonGecko:XG_inst|vesa_col[3]                                                                                   ; XenonGecko:XG_inst|vesa_col[3]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.720 ; XenonGecko:XG_inst|vesa_col[4]                                                                                   ; XenonGecko:XG_inst|vesa_col[4]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.986      ;
; 0.721 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.721 ; XenonGecko:XG_inst|vesa_col[2]                                                                                   ; XenonGecko:XG_inst|vesa_col[2]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.987      ;
; 0.721 ; XenonGecko:XG_inst|vesa_line[9]                                                                                  ; XenonGecko:XG_inst|vesa_line[9]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.987      ;
; 0.722 ; XenonGecko:XG_inst|active_rows                                                                                   ; XenonGecko:XG_inst|active_render_rows                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.726 ; XenonGecko:XG_inst|vesa_col[7]                                                                                   ; XenonGecko:XG_inst|vesa_col[7]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.992      ;
; 0.730 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[1]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.996      ;
; 0.733 ; XenonGecko:XG_inst|vesa_col[8]                                                                                   ; XenonGecko:XG_inst|vesa_col[8]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.999      ;
; 0.734 ; XenonGecko:XG_inst|vesa_col[5]                                                                                   ; XenonGecko:XG_inst|vesa_col[5]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.000      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.403 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.684      ;
; 0.456 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.723      ;
; 0.464 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.730      ;
; 0.478 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.745      ;
; 0.480 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.746      ;
; 0.486 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.752      ;
; 0.490 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.756      ;
; 0.601 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.868      ;
; 0.602 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.868      ;
; 0.603 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.870      ;
; 0.603 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.869      ;
; 0.603 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.870      ;
; 0.603 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.869      ;
; 0.603 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.869      ;
; 0.604 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.870      ;
; 0.619 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.885      ;
; 0.621 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.887      ;
; 0.637 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.903      ;
; 0.646 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.912      ;
; 0.655 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.037      ;
; 0.656 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.922      ;
; 0.658 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.924      ;
; 0.689 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.958      ;
; 0.696 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.078      ;
; 0.724 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.990      ;
; 0.724 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.106      ;
; 0.726 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.992      ;
; 0.726 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.992      ;
; 0.729 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.111      ;
; 0.729 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.111      ;
; 0.729 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.112      ;
; 0.732 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.999      ;
; 0.733 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.000      ;
; 0.733 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.999      ;
; 0.733 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.115      ;
; 0.733 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.116      ;
; 0.734 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.000      ;
; 0.736 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.002      ;
; 0.736 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.118      ;
; 0.736 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.118      ;
; 0.737 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.003      ;
; 0.737 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.003      ;
; 0.737 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.003      ;
; 0.740 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.122      ;
; 0.745 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.011      ;
; 0.745 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.128      ;
; 0.748 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.130      ;
; 0.748 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.130      ;
; 0.750 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.132      ;
; 0.750 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.133      ;
; 0.751 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.134      ;
; 0.753 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.136      ;
; 0.755 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.137      ;
; 0.758 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.140      ;
; 0.770 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.153      ;
; 0.770 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.153      ;
; 0.776 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.158      ;
; 0.802 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.068      ;
; 0.827 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.091      ;
; 0.853 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.236      ;
; 0.856 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.120      ;
; 0.860 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.243      ;
; 0.860 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.242      ;
; 0.863 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.246      ;
; 0.864 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.168      ; 1.247      ;
; 0.869 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.167      ; 1.251      ;
; 0.901 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.167      ;
; 0.940 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.206      ;
; 0.955 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.164      ; 1.334      ;
; 0.984 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.247      ;
; 0.984 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.247      ;
; 0.984 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.247      ;
; 0.985 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.248      ;
; 0.985 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.248      ;
; 0.986 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.249      ;
; 1.048 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.311      ;
; 1.049 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.312      ;
; 1.049 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.312      ;
; 1.050 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.313      ;
; 1.051 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.314      ;
; 1.052 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.315      ;
; 1.053 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.316      ;
; 1.054 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.317      ;
; 1.055 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.318      ;
; 1.055 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.318      ;
; 1.127 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.398      ;
; 1.201 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.465      ;
; 1.218 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 1.481      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.952 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.604      ;
; 2.077 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.729      ;
; 2.082 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.752      ;
; 2.082 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.752      ;
; 2.128 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.780      ;
; 2.143 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.833      ; 5.796      ;
; 2.155 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.825      ;
; 2.155 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.807      ;
; 2.158 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.810      ;
; 2.159 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.829      ;
; 2.161 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.831      ;
; 2.161 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.831      ;
; 2.163 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.833      ; 5.816      ;
; 2.167 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.837      ;
; 2.198 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.850      ;
; 2.201 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.853      ;
; 2.203 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.822      ; 5.845      ;
; 2.207 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.859      ;
; 2.241 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.893      ;
; 2.253 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.905      ;
; 2.255 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.907      ;
; 2.262 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.833      ; 5.915      ;
; 2.271 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.941      ;
; 2.271 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.941      ;
; 2.271 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.941      ;
; 2.271 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.923      ;
; 2.271 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.941      ;
; 2.279 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.931      ;
; 2.283 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.935      ;
; 2.301 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.953      ;
; 2.308 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.822      ; 5.950      ;
; 2.312 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 5.964      ;
; 2.327 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.997      ;
; 2.327 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 5.997      ;
; 2.351 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.003      ;
; 2.391 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.043      ;
; 2.398 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 6.068      ;
; 2.398 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 6.068      ;
; 2.398 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.850      ; 6.068      ;
; 2.437 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.822      ; 6.079      ;
; 2.437 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.822      ; 6.079      ;
; 2.439 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.822      ; 6.081      ;
; 2.445 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.833      ; 6.098      ;
; 2.461 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.822      ; 6.103      ;
; 2.504 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.156      ;
; 2.540 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.192      ;
; 2.542 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.194      ;
; 2.601 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.253      ;
; 2.640 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.390      ; 5.850      ;
; 2.667 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.319      ;
; 2.716 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.832      ; 6.368      ;
; 2.726 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.390      ; 5.936      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.831      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.831      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.831      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.831      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.826      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|regf_wren1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 5.828      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 5.825      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.831      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[19]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.826      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.831      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[31]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 5.825      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[31]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[31]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.831      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.826      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM181            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.831      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.826      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[27]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.826      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[10]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.832      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[26]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 5.825      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.826      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.833      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[12]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.833      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.831      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[25]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.826      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.833      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[25]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.833      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.833      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[13]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.833      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.826      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM189            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.831      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 5.825      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.831      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.833      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.833      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[23]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.826      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.831      ;
; 14.001 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 5.825      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.832      ;
; 14.002 ; rst       ; MSC:MSC_inst|p2_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 5.834      ;
; 14.002 ; rst       ; MSC:MSC_inst|p2_prefetch_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 5.834      ;
; 14.002 ; rst       ; MSC:MSC_inst|p2_control_enable                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 5.834      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[29]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.825      ;
; 14.002 ; rst       ; MSC:MSC_inst|prev_p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 5.834      ;
; 14.002 ; rst       ; MSC:MSC_inst|p2_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 5.834      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.825      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.825      ;
; 14.002 ; rst       ; MSC:MSC_inst|prev_p2_prefetch_reg                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 5.834      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.825      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[30]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.825      ;
; 14.002 ; rst       ; MSC:MSC_inst|p2_flush_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 5.834      ;
; 14.002 ; rst       ; MSC:MSC_inst|p2_flush_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 5.834      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[21]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.825      ;
; 14.002 ; rst       ; MSC:MSC_inst|p2_prefetch_reg                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 5.834      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.825      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.825      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.825      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.825      ;
; 14.002 ; rst       ; MSC:MSC_inst|p2_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 5.834      ;
; 14.002 ; rst       ; MSC:MSC_inst|prev_p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.166     ; 5.834      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[22]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.825      ;
; 14.002 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 5.825      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM307  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.827      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]_OTERM187            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.828      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM69_OTERM285   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.828      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|IO_wren1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 5.830      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM325  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM337   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM331   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM183            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|alu_op1[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.828      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM111_OTERM311  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.827      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM333   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM335   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|data_wren1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 5.830      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.828      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM327  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM323  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM329  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.168     ; 5.829      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM175            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.828      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM309  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 5.827      ;
; 14.005 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 5.828      ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.220 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM3             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.636      ; 5.071      ;
; 4.220 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM11            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.636      ; 5.071      ;
; 4.221 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.634      ; 5.070      ;
; 4.221 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM67            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.636      ; 5.072      ;
; 4.221 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM55            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.636      ; 5.072      ;
; 4.221 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM13            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.636      ; 5.072      ;
; 4.221 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM249   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.636      ; 5.072      ;
; 4.221 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.634      ; 5.070      ;
; 4.221 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM79            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.636      ; 5.072      ;
; 4.221 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM17            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.634      ; 5.070      ;
; 4.221 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM35            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.634      ; 5.070      ;
; 4.221 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM43            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.636      ; 5.072      ;
; 4.221 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM49            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.636      ; 5.072      ;
; 4.226 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[17]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.625      ; 5.066      ;
; 4.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.624      ; 5.066      ;
; 4.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.624      ; 5.066      ;
; 4.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.624      ; 5.066      ;
; 4.227 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.624      ; 5.066      ;
; 4.234 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM101           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.625      ; 5.074      ;
; 4.234 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM173            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.625      ; 5.074      ;
; 4.234 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM107           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.625      ; 5.074      ;
; 4.234 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]_OTERM185            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.625      ; 5.074      ;
; 4.234 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM113           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.625      ; 5.074      ;
; 4.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.618      ; 5.075      ;
; 4.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.618      ; 5.075      ;
; 4.242 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.618      ; 5.075      ;
; 4.273 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[26]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 5.076      ;
; 4.657 ; rst       ; MSC:MSC_inst|prev_p2_ready                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 5.055      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[10]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|prev_p_empty            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[3]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|prev_a_empty            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[10]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[7]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[12]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[12]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[4]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.669 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[6]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 5.077      ;
; 4.670 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 5.073      ;
; 4.670 ; rst       ; serial:serial_inst|to_CPU[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 5.073      ;
; 4.670 ; rst       ; keyboard:keyboard_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 5.073      ;
; 4.671 ; rst       ; serial:serial_inst|to_CPU[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 5.062      ;
; 4.671 ; rst       ; keyboard:keyboard_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 5.062      ;
; 4.671 ; rst       ; serial:serial_inst|to_CPU[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 5.062      ;
; 4.671 ; rst       ; keyboard:keyboard_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 5.062      ;
; 4.671 ; rst       ; serial:serial_inst|rx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 5.063      ;
; 4.671 ; rst       ; serial:serial_inst|to_CPU[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 5.062      ;
; 4.671 ; rst       ; keyboard:keyboard_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 5.062      ;
; 4.671 ; rst       ; keyboard:keyboard_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 5.062      ;
; 4.672 ; rst       ; serial:serial_inst|to_CPU[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 5.065      ;
; 4.672 ; rst       ; serial:serial_inst|tx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 5.065      ;
; 4.672 ; rst       ; serial:serial_inst|to_CPU[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 5.065      ;
; 4.672 ; rst       ; serial:serial_inst|to_CPU[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 5.062      ;
; 4.672 ; rst       ; keyboard:keyboard_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 5.062      ;
; 4.672 ; rst       ; serial:serial_inst|tx_active                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 5.065      ;
; 4.672 ; rst       ; keyboard:keyboard_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 5.062      ;
; 4.672 ; rst       ; serial:serial_inst|to_CPU[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 5.062      ;
; 4.675 ; rst       ; NeonFox:CPU_inst|IO_wren2                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 5.070      ;
; 4.675 ; rst       ; NeonFox:CPU_inst|IO_select1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 5.070      ;
; 4.675 ; rst       ; NeonFox:CPU_inst|IO_select2                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 5.070      ;
; 4.676 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 5.060      ;
; 4.676 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[12]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 5.060      ;
; 4.676 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 5.061      ;
; 4.676 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 5.060      ;
; 4.676 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 5.061      ;
; 4.676 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 5.061      ;
; 4.676 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[11]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 5.060      ;
; 4.676 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[27]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 5.060      ;
; 4.676 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 5.060      ;
; 4.677 ; rst       ; NeonFox:CPU_inst|data_select2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 5.084      ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 2.907  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.559  ; 0.000         ;
; mem_clk                                              ; 16.053 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.667 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.142 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.157 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.188 ; 0.000         ;
; mem_clk                                              ; 0.694 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.981 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.170 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.764  ; 0.000         ;
; clk                                                  ; 9.412  ; 0.000         ;
; mem_clk                                              ; 9.543  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.719  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.968  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.720 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.907 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 1.036      ;
; 2.989 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 0.954      ;
; 2.990 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 0.953      ;
; 2.990 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 0.953      ;
; 2.992 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 0.951      ;
; 2.992 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 0.951      ;
; 2.993 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 0.950      ;
; 2.993 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.044     ; 0.950      ;
; 3.041 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.911      ;
; 3.058 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.894      ;
; 3.099 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.041     ; 0.847      ;
; 3.099 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.041     ; 0.847      ;
; 3.099 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.041     ; 0.847      ;
; 3.099 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.041     ; 0.847      ;
; 3.099 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.041     ; 0.847      ;
; 3.109 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.839      ;
; 3.147 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.802      ;
; 3.176 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.031     ; 0.780      ;
; 3.191 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.094     ; 0.702      ;
; 3.192 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.760      ;
; 3.227 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.725      ;
; 3.237 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.712      ;
; 3.237 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.712      ;
; 3.238 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.711      ;
; 3.239 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.710      ;
; 3.240 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.709      ;
; 3.241 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.708      ;
; 3.242 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.707      ;
; 3.243 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.706      ;
; 3.243 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.706      ;
; 3.244 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.038     ; 0.705      ;
; 3.255 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.642      ;
; 3.258 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.638      ;
; 3.258 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.638      ;
; 3.259 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.637      ;
; 3.262 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.090     ; 0.635      ;
; 3.263 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.633      ;
; 3.271 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.677      ;
; 3.271 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.677      ;
; 3.272 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.676      ;
; 3.272 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.676      ;
; 3.272 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.676      ;
; 3.273 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.039     ; 0.675      ;
; 3.285 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.611      ;
; 3.293 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.603      ;
; 3.293 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.603      ;
; 3.295 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.092     ; 0.600      ;
; 3.295 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.601      ;
; 3.295 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.092     ; 0.600      ;
; 3.295 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.601      ;
; 3.297 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.599      ;
; 3.304 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.592      ;
; 3.304 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.592      ;
; 3.304 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.592      ;
; 3.304 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.592      ;
; 3.306 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.092     ; 0.589      ;
; 3.308 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.588      ;
; 3.308 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.588      ;
; 3.309 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.587      ;
; 3.309 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.587      ;
; 3.311 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.585      ;
; 3.311 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.585      ;
; 3.314 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.582      ;
; 3.316 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.580      ;
; 3.336 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.616      ;
; 3.338 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.614      ;
; 3.352 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.544      ;
; 3.375 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.091     ; 0.521      ;
; 3.377 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.574      ;
; 3.379 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.572      ;
; 3.390 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.562      ;
; 3.393 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.559      ;
; 3.402 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.550      ;
; 3.406 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.545      ;
; 3.408 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.543      ;
; 3.408 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.543      ;
; 3.409 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.409 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.409 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.409 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.542      ;
; 3.410 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.410 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.542      ;
; 3.410 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.410 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.410 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.410 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.541      ;
; 3.411 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.541      ;
; 3.411 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.540      ;
; 3.411 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.541      ;
; 3.411 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.540      ;
; 3.434 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.518      ;
; 3.476 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.476      ;
; 3.479 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.473      ;
; 3.489 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.035     ; 0.463      ;
; 3.496 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.455      ;
; 3.500 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.451      ;
; 3.502 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.449      ;
; 3.502 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.449      ;
; 3.503 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.448      ;
; 3.503 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.000        ; -0.036     ; 0.448      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.559  ; sdram_dq[1]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[1]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.763      ;
; 9.584  ; sdram_dq[14]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[14]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.738      ;
; 9.639  ; sdram_dq[9]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[9]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.683      ;
; 9.656  ; sdram_dq[7]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[7]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.666      ;
; 9.669  ; sdram_dq[15]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[15]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.653      ;
; 9.670  ; sdram_dq[11]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[11]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.652      ;
; 9.670  ; sdram_dq[10]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[10]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.652      ;
; 9.675  ; sdram_dq[6]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[6]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.647      ;
; 9.679  ; sdram_dq[8]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[8]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.643      ;
; 9.681  ; sdram_dq[12]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[12]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.641      ;
; 9.706  ; sdram_dq[2]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[2]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.616      ;
; 9.714  ; sdram_dq[4]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[4]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.608      ;
; 9.714  ; sdram_dq[3]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[3]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.608      ;
; 9.719  ; sdram_dq[0]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[0]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.603      ;
; 9.721  ; sdram_dq[5]                                                                                                                                  ; SDRAM_TP16_I:SDRAM_controller|from_mem[5]                ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.601      ;
; 9.723  ; sdram_dq[13]                                                                                                                                 ; SDRAM_TP16_I:SDRAM_controller|from_mem[13]               ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.665     ; 2.599      ;
; 14.389 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.356      ;
; 14.389 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.356      ;
; 14.389 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.356      ;
; 14.389 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.356      ;
; 14.389 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.356      ;
; 14.389 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.356      ;
; 14.411 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.330      ;
; 14.411 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[27]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.330      ;
; 14.411 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[19]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.330      ;
; 14.411 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[23]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.330      ;
; 14.411 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.330      ;
; 14.411 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[25]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.330      ;
; 14.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.333      ;
; 14.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.333      ;
; 14.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.333      ;
; 14.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[14]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.333      ;
; 14.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.333      ;
; 14.412 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.242     ; 5.333      ;
; 14.422 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[16]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.324      ;
; 14.422 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.324      ;
; 14.422 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[18]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.324      ;
; 14.422 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[13]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.324      ;
; 14.434 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[27]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.307      ;
; 14.434 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[25]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.307      ;
; 14.434 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[19]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.307      ;
; 14.434 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[23]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.307      ;
; 14.434 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.307      ;
; 14.434 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.246     ; 5.307      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM325 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM175           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM127          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[22]_OTERM59           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.300      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM29           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.300      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM329 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM135_OTERM327 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM133          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.300      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM23           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.300      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM183           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM179           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM83           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.300      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM9            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.300      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]_OTERM187           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM145           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM139           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM323 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM331  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM337  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM335  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM333  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.303      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.300      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.300      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.300      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.300      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.300      ;
; 14.444 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.300      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[16]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.301      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.301      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[18]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.301      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[13]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 5.301      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.297      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.297      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.297      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.297      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM189           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.297      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.297      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM181           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.297      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.297      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.297      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.297      ;
; 14.445 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a0~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.297      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM335  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.280      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM95           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.277      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM65           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.277      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM333  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.280      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM53           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.277      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM41           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.277      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM47           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.277      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM71           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.277      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM89           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.277      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]_OTERM187           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.280      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM129_OTERM323 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.280      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM141_OTERM331  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.280      ;
; 14.467 ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~portb_address_reg0 ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM147_OTERM337  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.280      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 16.053 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.870      ;
; 16.098 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.248      ; 3.630      ;
; 16.110 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.445      ; 3.815      ;
; 16.134 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.445      ; 3.791      ;
; 16.147 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.776      ;
; 16.147 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.776      ;
; 16.150 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.248      ; 3.578      ;
; 16.166 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.757      ;
; 16.209 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.729      ;
; 16.209 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.729      ;
; 16.209 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.729      ;
; 16.221 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.702      ;
; 16.231 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.689      ;
; 16.235 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.689      ;
; 16.237 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.683      ;
; 16.239 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.699      ;
; 16.239 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.699      ;
; 16.246 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.442      ; 3.676      ;
; 16.247 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.673      ;
; 16.250 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.670      ;
; 16.294 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.445      ; 3.631      ;
; 16.300 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.638      ;
; 16.300 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.638      ;
; 16.300 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.638      ;
; 16.300 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.638      ;
; 16.308 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.615      ;
; 16.312 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.611      ;
; 16.314 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.606      ;
; 16.326 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.598      ;
; 16.327 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.597      ;
; 16.328 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.596      ;
; 16.334 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.604      ;
; 16.339 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.585      ;
; 16.340 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.598      ;
; 16.340 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.598      ;
; 16.340 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.598      ;
; 16.353 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.585      ;
; 16.366 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.558      ;
; 16.367 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.445      ; 3.558      ;
; 16.367 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.557      ;
; 16.368 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.555      ;
; 16.376 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.547      ;
; 16.381 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.542      ;
; 16.382 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.443      ; 3.541      ;
; 16.383 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.555      ;
; 16.383 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.458      ; 3.555      ;
; 16.391 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.533      ;
; 16.394 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.446      ; 3.532      ;
; 16.397 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.440      ; 3.523      ;
; 16.401 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.523      ;
; 16.423 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.501      ;
; 16.474 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.444      ; 3.450      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.667 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 2.042      ;
; 17.718 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 1.991      ;
; 17.749 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 1.960      ;
; 17.759 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 1.950      ;
; 17.785 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.927      ;
; 17.810 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.902      ;
; 17.830 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 1.876      ;
; 17.831 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 1.875      ;
; 17.832 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a4~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.281     ; 1.874      ;
; 17.853 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift0[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.859      ;
; 17.868 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.844      ;
; 17.915 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift1[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.797      ;
; 17.919 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[6]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.793      ;
; 17.924 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[7]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.788      ;
; 17.928 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift2[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.784      ;
; 18.090 ; XenonGecko:XG_inst|xgmm:xgmm_inst|XG_ram:XG_ram_inst|altsyncram:altsyncram_component|altsyncram_12i2:auto_generated|ram_block1a0~portb_address_reg0 ; XenonGecko:XG_inst|bg_shift3[5]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.622      ;
; 18.288 ; hex_indicators[0]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.294     ; 1.405      ;
; 18.349 ; hex_indicators[10]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.293     ; 1.345      ;
; 18.423 ; hex_indicators[8]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.293     ; 1.271      ;
; 18.448 ; hex_indicators[11]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.293     ; 1.246      ;
; 18.453 ; hex_indicators[9]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG2_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.293     ; 1.241      ;
; 18.613 ; hex_indicators[1]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.294     ; 1.080      ;
; 18.661 ; hex_indicators[12]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[0]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.296     ; 1.030      ;
; 18.681 ; hex_indicators[14]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[2]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.296     ; 1.010      ;
; 18.728 ; hex_indicators[5]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.295     ; 0.964      ;
; 18.777 ; hex_indicators[2]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.294     ; 0.916      ;
; 18.785 ; hex_indicators[4]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.295     ; 0.907      ;
; 18.787 ; hex_indicators[7]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.295     ; 0.905      ;
; 18.811 ; hex_indicators[3]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG0_s[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.294     ; 0.882      ;
; 18.906 ; hex_indicators[6]                                                                                                                                   ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|SEG1_s[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.295     ; 0.786      ;
; 19.042 ; hex_indicators[13]                                                                                                                                  ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|LED_s[1]                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.297     ; 0.648      ;
; 19.176 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[3]                                                                                            ; XenonGecko:XG_inst|bg_shift7[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 0.718      ;
; 19.198 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[2]                                                                                            ; XenonGecko:XG_inst|bg_shift6[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 0.696      ;
; 19.254 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[0]                                                                                            ; XenonGecko:XG_inst|bg_shift4[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 0.640      ;
; 19.357 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                                                                                            ; XenonGecko:XG_inst|bg_shift5[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 0.537      ;
; 32.691 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 7.073      ;
; 32.812 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.227     ; 6.948      ;
; 32.855 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 6.912      ;
; 32.865 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 6.899      ;
; 32.888 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.227     ; 6.872      ;
; 32.941 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 6.826      ;
; 33.002 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.227     ; 6.758      ;
; 33.090 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 6.674      ;
; 33.168 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 6.601      ;
; 33.187 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 6.580      ;
; 33.275 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 6.494      ;
; 33.285 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 6.484      ;
; 33.287 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.227     ; 6.473      ;
; 33.422 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 6.344      ;
; 33.452 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.224     ; 6.311      ;
; 33.457 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.224     ; 6.306      ;
; 33.548 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.220      ;
; 33.551 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.220     ; 6.216      ;
; 33.557 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.211      ;
; 33.560 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.223     ; 6.204      ;
; 33.572 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 6.197      ;
; 33.573 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 6.196      ;
; 33.573 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 6.196      ;
; 33.581 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 6.185      ;
; 33.625 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.224     ; 6.138      ;
; 33.698 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.224     ; 6.065      ;
; 33.742 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 6.027      ;
; 33.765 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.003      ;
; 33.768 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.219     ; 6.000      ;
; 33.774 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 5.995      ;
; 33.774 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 5.995      ;
; 33.794 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.224     ; 5.969      ;
; 33.814 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 5.955      ;
; 33.814 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 5.955      ;
; 33.814 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 5.955      ;
; 33.825 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 5.941      ;
; 33.826 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 5.940      ;
; 33.891 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.224     ; 5.872      ;
; 33.942 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.224     ; 5.821      ;
; 35.831 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.224     ; 3.932      ;
; 36.342 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 3.427      ;
; 36.372 ; XenonGecko:XG_inst|XG_palette:palette|altsyncram:altsyncram_component|altsyncram_32b1:auto_generated|ram_block1a0~porta_address_reg0                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.218     ; 3.397      ;
; 37.242 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.718      ;
; 37.242 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.718      ;
; 37.242 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.718      ;
; 37.242 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.718      ;
; 37.242 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.718      ;
; 37.242 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.718      ;
; 37.242 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.718      ;
; 37.244 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[5]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.716      ;
; 37.244 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.716      ;
; 37.244 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.716      ;
; 37.244 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.716      ;
; 37.244 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.716      ;
; 37.244 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.716      ;
; 37.244 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.716      ;
; 37.274 ; XenonGecko:XG_inst|vesa_col[0]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.684      ;
; 37.276 ; XenonGecko:XG_inst|vesa_col[3]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[12]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.682      ;
; 37.281 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.670      ;
; 37.293 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                                ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.658      ;
; 37.307 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[11]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.653      ;
; 37.307 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.653      ;
; 37.307 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[7]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.653      ;
; 37.307 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[6]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.653      ;
; 37.307 ; XenonGecko:XG_inst|vesa_col[2]                                                                                                                      ; XenonGecko:XG_inst|next_row_base[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 2.653      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.142 ; cache_8K_2S_16:d_cache_inst|data_hold[14]                           ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.469      ;
; 0.144 ; cache_8K_2S_16:d_cache_inst|data_hold[2]                            ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a2~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.471      ;
; 0.147 ; cache_8K_2S_16:d_cache_inst|data_hold[13]                           ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; cache_8K_2S_16:d_cache_inst|data_hold[3]                            ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_1|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a2~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.479      ;
; 0.150 ; cache_8K_2S_16:d_cache_inst|data_hold[9]                            ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a2~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.477      ;
; 0.152 ; cache_8K_2S_16:d_cache_inst|data_hold[10]                           ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a2~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; cache_8K_2S_16:d_cache_inst|data_hold[11]                           ; cache_8K_2S_16:d_cache_inst|C_2K_16:cache_2|altsyncram:altsyncram_component|altsyncram_sgh2:auto_generated|ram_block1a11~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.480      ;
; 0.158 ; cache_8K_2S_16:p_cache_inst|prev_address[7]                         ; cache_8K_2S_16:p_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a33~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.480      ;
; 0.159 ; cache_8K_2S_16:d_cache_inst|prev_address[8]                         ; cache_8K_2S_16:d_cache_inst|T_512_54:tag_inst|altsyncram:altsyncram_component|altsyncram_07q1:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.484      ;
; 0.172 ; SDRAM_TP16_I:SDRAM_controller|init_base[0]                          ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_qna1:auto_generated|ram_block1a8~porta_address_reg0                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.494      ;
; 0.174 ; SDRAM_TP16_I:SDRAM_controller|init_base[8]                          ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_qna1:auto_generated|ram_block1a8~porta_address_reg0                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.496      ;
; 0.179 ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_WAIT                      ; cache_8K_2S_16:p_cache_inst|state.S_FETCH_WAIT                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cache_8K_2S_16:d_cache_inst|wren_hold                               ; cache_8K_2S_16:d_cache_inst|wren_hold                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                 ; NeonFox:CPU_inst|decode_unit:decoder_inst|regf_wren                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                  ; cache_8K_2S_16:p_cache_inst|state.S_WRITEBACK_WAIT                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                 ; NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.184 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                        ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_qna1:auto_generated|ram_block1a6~porta_address_reg0                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.506      ;
; 0.186 ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[12]                        ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[12]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|write_addr[0]   ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|write_addr[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|full            ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|full                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ    ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_RI_ATTRIBUTE_WRITE_REQ                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_req                           ; XenonGecko:XG_inst|xgmm:xgmm_inst|mem_req                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|read_addr[1]    ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|read_addr[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|write_addr[1]   ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|write_addr[1]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|read_addr[0]    ; XenonGecko:XG_inst|xgri:xgri_inst|queue_16_4:a_fifo|read_addr[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_PATTERN_WRITE      ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_PATTERN_WRITE                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[3]                         ; interrupt_controller:intcon_inst|prev_in[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|status[6]                          ; interrupt_controller:intcon_inst|status[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]              ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]              ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[2]                         ; interrupt_controller:intcon_inst|prev_in[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[6]                         ; interrupt_controller:intcon_inst|prev_in[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                        ; cache_8K_2S_16:p_cache_inst|state.S_PREFETCH                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[5]                         ; interrupt_controller:intcon_inst|prev_in[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_active                                              ; MSC:MSC_inst|p2_active                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]              ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]             ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[4]                         ; interrupt_controller:intcon_inst|prev_in[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|full                          ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                      ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM197         ; cache_8K_2S_16:d_cache_inst|state.S_WRITEBACK_WAIT_OTERM197                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_flush_req                                           ; MSC:MSC_inst|p2_flush_req                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cache_8K_2S_16:p_cache_inst|state.S_INIT                            ; cache_8K_2S_16:p_cache_inst|state.S_INIT                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|tx_active                                        ; serial:serial_inst|tx_active                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]             ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_active                         ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]           ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]             ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]              ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]             ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; interrupt_controller:intcon_inst|prev_in[0]                         ; interrupt_controller:intcon_inst|prev_in[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                  ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                  ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]              ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]              ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|tx_active                                    ; keyboard:keyboard_inst|tx_active                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]             ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]             ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                      ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                            ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                            ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                  ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                        ; SDRAM_TP16_I:SDRAM_controller|start_delay[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                          ; SDRAM_TP16_I:SDRAM_controller|p1_offset[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                          ; SDRAM_TP16_I:SDRAM_controller|p1_offset[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                          ; SDRAM_TP16_I:SDRAM_controller|p1_ready_reg                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                  ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                  ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                  ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                       ; SDRAM_TP16_I:SDRAM_controller|burst_offset[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|queue_8_8:rx_queue|full                          ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE            ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_WRITE                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                        ; SDRAM_TP16_I:SDRAM_controller|init_offset[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                        ; SDRAM_TP16_I:SDRAM_controller|init_offset[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ             ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INIT_READ                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                       ; SDRAM_TP16_I:SDRAM_controller|burst_offset[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                   ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_INC                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_flag                             ; SDRAM_TP16_I:SDRAM_controller|init_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                 ; SDRAM_TP16_I:SDRAM_controller|init_refresh_count[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                          ; SDRAM_TP16_I:SDRAM_controller|refresh_flag                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1          ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH_NOP1                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|init_req                              ; SDRAM_TP16_I:SDRAM_controller|init_req                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_RESET                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH               ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_REFRESH                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2_OTERM213      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P2_OTERM213                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE    ; XenonGecko:XG_inst|xgmm:xgmm_inst|state.S_UPDATE_ATTRIBUTE_WRITE                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                       ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|p3_req_flag                           ; SDRAM_TP16_I:SDRAM_controller|p3_req_flag                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3_OTERM227      ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_READ_P3_OTERM227                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                    ; SDRAM_TP16_I:SDRAM_controller|io_state.S_IO_IDLE                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P3_NOP_OTERM221 ; SDRAM_TP16_I:SDRAM_controller|cmd_state.S_CMD_WRITE_P3_NOP_OTERM221                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MSC:MSC_inst|p2_control_enable                                      ; MSC:MSC_inst|p2_control_enable                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.157 ; XenonGecko:XG_inst|bg_shift1[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.479      ;
; 0.178 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.505      ;
; 0.179 ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|cntr_tof:cntr1|counter_reg_bit[0] ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.504      ;
; 0.187 ; XenonGecko:XG_inst|active_render_rows                                                                            ; XenonGecko:XG_inst|active_render_rows                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|active_rows                                                                                   ; XenonGecko:XG_inst|active_rows                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|active_render_area                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; XenonGecko:XG_inst|hsync_render_delay[1]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|next_row_base[4]                                                                              ; XenonGecko:XG_inst|next_row_base[4]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|vsync_render_delay[6]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|vsync_render_delay[5]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|vsync_render_delay[4]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|area_render_delay[6]                                                                          ; XenonGecko:XG_inst|area_render_delay[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|area_render_delay[5]                                                                          ; XenonGecko:XG_inst|area_render_delay[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|hsync_render_delay[7]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|area_render_delay[3]                                                                          ; XenonGecko:XG_inst|area_render_delay[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|hsync_render_delay[6]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; XenonGecko:XG_inst|area_render_delay[2]                                                                          ; XenonGecko:XG_inst|area_render_delay[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; XenonGecko:XG_inst|area_render_delay[0]                                                                          ; XenonGecko:XG_inst|vde                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; XenonGecko:XG_inst|vsync_render_delay[7]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.216 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[0]                                        ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|seg_count[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.335      ;
; 0.242 ; XenonGecko:XG_inst|bg_shift5[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.569      ;
; 0.246 ; XenonGecko:XG_inst|bg_shift6[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.573      ;
; 0.248 ; XenonGecko:XG_inst|bg_shift7[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.575      ;
; 0.252 ; XenonGecko:XG_inst|bg_shift2[6]                                                                                  ; XenonGecko:XG_inst|bg_shift2[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; XenonGecko:XG_inst|active_render_rows                                                                            ; XenonGecko:XG_inst|swap_pattern                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; XenonGecko:XG_inst|bg_shift3[7]                                                                                  ; XenonGecko:XG_inst|bg_shift3[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; XenonGecko:XG_inst|bg_shift1[7]                                                                                  ; XenonGecko:XG_inst|bg_shift1[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; XenonGecko:XG_inst|bg_shift2[7]                                                                                  ; XenonGecko:XG_inst|bg_shift2[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.266 ; XenonGecko:XG_inst|area_render_delay[7]                                                                          ; XenonGecko:XG_inst|area_render_delay[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; XenonGecko:XG_inst|area_render_delay[1]                                                                          ; XenonGecko:XG_inst|area_render_delay[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; XenonGecko:XG_inst|vsync_render_delay[3]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; XenonGecko:XG_inst|area_render_delay[4]                                                                          ; XenonGecko:XG_inst|area_render_delay[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; XenonGecko:XG_inst|hsync_render_delay[5]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; XenonGecko:XG_inst|vsync_render_delay[2]                                                                         ; XenonGecko:XG_inst|vsync_render_delay[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; XenonGecko:XG_inst|hsync_render_delay[4]                                                                         ; XenonGecko:XG_inst|hsync_render_delay[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.272 ; XenonGecko:XG_inst|vesa_col[9]                                                                                   ; XenonGecko:XG_inst|vesa_col[9]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.391      ;
; 0.277 ; XenonGecko:XG_inst|bg_shift2[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.602      ;
; 0.278 ; XenonGecko:XG_inst|xgmm:xgmm_inst|attribute_data_hold[1]                                                         ; XenonGecko:XG_inst|bg_shift5[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.470      ;
; 0.281 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|bg_shift1[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|bg_shift2[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; XenonGecko:XG_inst|vesa_col[9]                                                                                   ; XenonGecko:XG_inst|hsync                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.401      ;
; 0.283 ; XenonGecko:XG_inst|active_render_area                                                                            ; XenonGecko:XG_inst|bg_shift0[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; XenonGecko:XG_inst|vesa_col[8]                                                                                   ; XenonGecko:XG_inst|hsync                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.285 ; XenonGecko:XG_inst|hsync_render_delay[0]                                                                         ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.286 ; XenonGecko:XG_inst|bg_shift0[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.611      ;
; 0.292 ; XenonGecko:XG_inst|bg_shift4[4]                                                                                  ; XenonGecko:XG_inst|altshift_taps:bg_shift0_rtl_0|shift_taps_4mm:auto_generated|altsyncram_pa81:altsyncram2|ram_block3a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.619      ;
; 0.298 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; XenonGecko:XG_inst|bg_shift1[6]                                                                                  ; XenonGecko:XG_inst|bg_shift1[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; XenonGecko:XG_inst|bg_shift0[7]                                                                                  ; XenonGecko:XG_inst|bg_shift0[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; XenonGecko:XG_inst|bg_shift3[6]                                                                                  ; XenonGecko:XG_inst|bg_shift3[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; XenonGecko:XG_inst|vesa_line[7]                                                                                  ; XenonGecko:XG_inst|vesa_line[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; XenonGecko:XG_inst|vesa_line[8]                                                                                  ; XenonGecko:XG_inst|vesa_line[8]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; XenonGecko:XG_inst|vesa_line[6]                                                                                  ; XenonGecko:XG_inst|vesa_line[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; XenonGecko:XG_inst|active_rows                                                                                   ; XenonGecko:XG_inst|active_render_rows                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                           ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; XenonGecko:XG_inst|vesa_line[5]                                                                                  ; XenonGecko:XG_inst|vesa_line[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; XenonGecko:XG_inst|vesa_col[1]                                                                                   ; XenonGecko:XG_inst|vesa_col[1]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[1]                                            ; MULTIPLEXED_HEX_DRIVER_3D:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; XenonGecko:XG_inst|vesa_line[1]                                                                                  ; XenonGecko:XG_inst|vesa_line[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; XenonGecko:XG_inst|vesa_col[3]                                                                                   ; XenonGecko:XG_inst|vesa_col[3]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; XenonGecko:XG_inst|vesa_line[4]                                                                                  ; XenonGecko:XG_inst|vesa_line[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; XenonGecko:XG_inst|vesa_line[3]                                                                                  ; XenonGecko:XG_inst|vesa_line[3]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; XenonGecko:XG_inst|vesa_col[4]                                                                                   ; XenonGecko:XG_inst|vesa_col[4]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; XenonGecko:XG_inst|vesa_line[9]                                                                                  ; XenonGecko:XG_inst|vesa_line[9]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|balance_acc[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; XenonGecko:XG_inst|vesa_line[2]                                                                                  ; XenonGecko:XG_inst|vesa_line[2]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; XenonGecko:XG_inst|vesa_col[6]                                                                                   ; XenonGecko:XG_inst|vesa_col[6]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; XenonGecko:XG_inst|vesa_col[2]                                                                                   ; XenonGecko:XG_inst|vesa_col[2]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.317 ; XenonGecko:XG_inst|bg_shift1[5]                                                                                  ; XenonGecko:XG_inst|bg_shift1[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; XenonGecko:XG_inst|bg_shift0[6]                                                                                  ; XenonGecko:XG_inst|bg_shift0[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.188 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.314      ;
; 0.198 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_b_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_p          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.323      ;
; 0.207 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk                      ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_clk_n          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.326      ;
; 0.211 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.330      ;
; 0.242 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.437      ;
; 0.253 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.374      ;
; 0.259 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.454      ;
; 0.266 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.386      ;
; 0.270 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_g_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.390      ;
; 0.275 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.396      ;
; 0.279 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_clk            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.398      ;
; 0.283 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.478      ;
; 0.286 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.480      ;
; 0.287 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.482      ;
; 0.287 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.482      ;
; 0.287 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.482      ;
; 0.289 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.483      ;
; 0.289 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.484      ;
; 0.294 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.493      ;
; 0.299 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.494      ;
; 0.300 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.495      ;
; 0.301 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[8] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.495      ;
; 0.301 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.496      ;
; 0.301 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.495      ;
; 0.302 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.496      ;
; 0.303 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.498      ;
; 0.305 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[5] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.500      ;
; 0.305 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.500      ;
; 0.307 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[3] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.502      ;
; 0.307 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_G|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.502      ;
; 0.313 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[7] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.508      ;
; 0.313 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[1] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.508      ;
; 0.316 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[3]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.437      ;
; 0.318 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3]           ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[1]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.437      ;
; 0.321 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[0]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.440      ;
; 0.345 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.540      ;
; 0.348 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_B|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.543      ;
; 0.348 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[4] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.542      ;
; 0.349 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[9] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.544      ;
; 0.350 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[6] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.545      ;
; 0.353 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[2] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.547      ;
; 0.356 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[3]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.475      ;
; 0.370 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_p            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.488      ;
; 0.376 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|tmds_r_n            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.034      ; 0.494      ;
; 0.381 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.500      ;
; 0.401 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_mod10[1]                 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.520      ;
; 0.401 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_encoder:encode_R|TMDS[0] ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.592      ;
; 0.457 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.032      ; 0.573      ;
; 0.458 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.032      ; 0.574      ;
; 0.458 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.032      ; 0.574      ;
; 0.458 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.032      ; 0.574      ;
; 0.458 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.032      ; 0.574      ;
; 0.459 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.032      ; 0.575      ;
; 0.471 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.588      ;
; 0.472 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.589      ;
; 0.472 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.589      ;
; 0.473 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.590      ;
; 0.473 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.590      ;
; 0.475 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.592      ;
; 0.475 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.592      ;
; 0.476 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.593      ;
; 0.477 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.594      ;
; 0.478 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_green[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.595      ;
; 0.511 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[2]            ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.636      ;
; 0.539 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[5]             ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_red[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.033      ; 0.656      ;
; 0.566 ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_load               ; XenonGecko:XG_inst|vga_to_hdmi:vga_to_hdmi_inst|TMDS_shift_blue[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.032      ; 0.682      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.694 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.182      ;
; 0.694 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.182      ;
; 0.696 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.170      ;
; 0.705 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.193      ;
; 0.715 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.188      ;
; 0.717 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.205      ;
; 0.717 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.205      ;
; 0.717 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.205      ;
; 0.721 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.209      ;
; 0.743 ; SDRAM_TP16_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.217      ;
; 0.746 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.220      ;
; 0.759 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.232      ;
; 0.760 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.248      ;
; 0.760 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.248      ;
; 0.760 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.248      ;
; 0.760 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.248      ;
; 0.762 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.236      ;
; 0.770 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.656      ; 3.246      ;
; 0.770 ; SDRAM_TP16_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.240      ;
; 0.774 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.248      ;
; 0.779 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.252      ;
; 0.781 ; SDRAM_TP16_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.254      ;
; 0.781 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.655      ; 3.256      ;
; 0.783 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.652      ; 3.255      ;
; 0.783 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.256      ;
; 0.789 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.263      ;
; 0.792 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.265      ;
; 0.794 ; SDRAM_TP16_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.268      ;
; 0.807 ; SDRAM_TP16_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.281      ;
; 0.808 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.296      ;
; 0.808 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.296      ;
; 0.812 ; SDRAM_TP16_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.655      ; 3.287      ;
; 0.812 ; SDRAM_TP16_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.286      ;
; 0.816 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.289      ;
; 0.819 ; SDRAM_TP16_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.289      ;
; 0.820 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.308      ;
; 0.820 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.308      ;
; 0.820 ; SDRAM_TP16_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.668      ; 3.308      ;
; 0.831 ; SDRAM_TP16_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.305      ;
; 0.865 ; SDRAM_TP16_I:SDRAM_controller|sdram_a[12]  ; sdram_a[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.654      ; 3.339      ;
; 0.865 ; SDRAM_TP16_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.335      ;
; 0.877 ; SDRAM_TP16_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.347      ;
; 0.898 ; SDRAM_TP16_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.368      ;
; 0.900 ; SDRAM_TP16_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.650      ; 3.370      ;
; 0.919 ; SDRAM_TP16_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.392      ;
; 0.925 ; SDRAM_TP16_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.398      ;
; 0.935 ; SDRAM_TP16_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.408      ;
; 0.945 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.655      ; 3.420      ;
; 0.949 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.234      ;
; 0.967 ; SDRAM_TP16_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.655      ; 3.442      ;
; 1.009 ; SDRAM_TP16_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.465      ; 3.294      ;
; 1.013 ; SDRAM_TP16_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.653      ; 3.486      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[31]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[31]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[30]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[30]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[29]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.981 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[10]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.912      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[11]_OTERM125           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.910      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[7]_OTERM149            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.910      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[4]_OTERM167            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.910      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.909      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[9]_OTERM137            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.910      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|regf_wren1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.910      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM161            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.910      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[8]_OTERM143            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.910      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[10]_OTERM131           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.910      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.909      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[2]_OTERM181            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.910      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.909      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.912      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[12]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.912      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[12]_OTERM119           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.910      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[25]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.912      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[25]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.912      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.912      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[13]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.912      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM189            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.910      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[6]_OTERM155            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 2.910      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I[24]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.912      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[24]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 2.912      ;
; 16.982 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_pipe0[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 2.911      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.915      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[19]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[30]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.907      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[21]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[29]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[31]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.907      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[28]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[27]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[26]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.907      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[20]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[25]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[24]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.907      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[22]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[23]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 2.908      ;
; 16.983 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 2.907      ;
; 16.984 ; rst       ; MSC:MSC_inst|p2_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.917      ;
; 16.984 ; rst       ; MSC:MSC_inst|prev_p2_prefetch_reg                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.917      ;
; 16.984 ; rst       ; MSC:MSC_inst|p2_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.917      ;
; 16.984 ; rst       ; MSC:MSC_inst|p2_prefetch_reg                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.917      ;
; 16.984 ; rst       ; MSC:MSC_inst|p2_flush_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.917      ;
; 16.984 ; rst       ; MSC:MSC_inst|p2_prefetch_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.917      ;
; 16.984 ; rst       ; MSC:MSC_inst|p2_control_enable                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.917      ;
; 16.984 ; rst       ; MSC:MSC_inst|p2_flush_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.917      ;
; 16.984 ; rst       ; MSC:MSC_inst|prev_p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.917      ;
; 16.984 ; rst       ; MSC:MSC_inst|p2_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.917      ;
; 16.984 ; rst       ; MSC:MSC_inst|prev_p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 2.917      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[28]_OTERM27_OTERM257   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 2.912      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[19]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.913      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM295   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.913      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM293   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.913      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM21_OTERM253   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 2.912      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM7_OTERM245    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 2.912      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM5             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 2.912      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[18]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.913      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM81_OTERM291   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.913      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM33_OTERM261   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 2.912      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM85            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.913      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[18]_OTERM87_OTERM297   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.913      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[27]_OTERM31            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 2.912      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[17]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.913      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM299   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.913      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[17]_OTERM93_OTERM301   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.913      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[16]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.913      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[16]_OTERM97            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 2.913      ;
; 16.985 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[0]_OTERM191            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 2.912      ;
; 16.986 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM105_OTERM309  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.909      ;
; 16.986 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.909      ;
; 16.986 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[5]_OTERM165_OTERM347   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 2.910      ;
; 16.986 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[20]_OTERM73            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 2.911      ;
; 16.986 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss_next[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 2.909      ;
; 16.986 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM39_OTERM265   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 2.910      ;
; 16.986 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|p_miss_override               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 2.911      ;
+--------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.170 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM1             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 2.560      ;
; 2.170 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM77            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 2.560      ;
; 2.170 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[29]_OTERM17            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 2.560      ;
; 2.170 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]_OTERM35            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 2.560      ;
; 2.172 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[21]_OTERM67            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.287      ; 2.563      ;
; 2.172 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[23]_OTERM55            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.287      ; 2.563      ;
; 2.172 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM13            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.287      ; 2.563      ;
; 2.172 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM15_OTERM249   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.287      ; 2.563      ;
; 2.172 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[19]_OTERM79            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.287      ; 2.563      ;
; 2.172 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[25]_OTERM43            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.287      ; 2.563      ;
; 2.172 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[24]_OTERM49            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.287      ; 2.563      ;
; 2.173 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[31]_OTERM3             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 2.563      ;
; 2.173 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[30]_OTERM11            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 2.563      ;
; 2.177 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]_OTERM173            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 2.563      ;
; 2.177 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[15]_OTERM101           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 2.563      ;
; 2.177 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 2.566      ;
; 2.177 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[17]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 2.566      ;
; 2.177 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[23]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 2.566      ;
; 2.177 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[14]_OTERM107           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 2.563      ;
; 2.177 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[1]_OTERM185            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 2.563      ;
; 2.177 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[17]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 2.562      ;
; 2.177 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|PC_reg[13]_OTERM113           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 2.563      ;
; 2.178 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 2.563      ;
; 2.178 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 2.563      ;
; 2.178 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 2.563      ;
; 2.178 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 2.563      ;
; 2.189 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[26]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 2.567      ;
; 2.352 ; rst       ; MSC:MSC_inst|prev_p2_ready                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 2.558      ;
; 2.358 ; rst       ; serial:serial_inst|to_CPU[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 2.560      ;
; 2.358 ; rst       ; keyboard:keyboard_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 2.560      ;
; 2.358 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|prev_p_empty            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.570      ;
; 2.358 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|prev_a_empty            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.570      ;
; 2.358 ; rst       ; serial:serial_inst|to_CPU[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 2.560      ;
; 2.358 ; rst       ; keyboard:keyboard_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 2.560      ;
; 2.358 ; rst       ; keyboard:keyboard_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 2.560      ;
; 2.358 ; rst       ; serial:serial_inst|to_CPU[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 2.560      ;
; 2.358 ; rst       ; keyboard:keyboard_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 2.560      ;
; 2.358 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 2.565      ;
; 2.358 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[12]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.570      ;
; 2.358 ; rst       ; serial:serial_inst|to_CPU[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 2.565      ;
; 2.358 ; rst       ; keyboard:keyboard_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 2.565      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[10]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[10]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[3]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; serial:serial_inst|tx_active                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.563      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|par[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; serial:serial_inst|rx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 2.561      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; serial:serial_inst|tx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.563      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; serial:serial_inst|to_CPU[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.563      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; serial:serial_inst|to_CPU[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 2.563      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[7]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|aar[12]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[4]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.359 ; rst       ; XenonGecko:XG_inst|xgri:xgri_inst|to_cpu[6]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 2.570      ;
; 2.360 ; rst       ; serial:serial_inst|to_CPU[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 2.560      ;
; 2.360 ; rst       ; keyboard:keyboard_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 2.560      ;
; 2.360 ; rst       ; keyboard:keyboard_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 2.560      ;
; 2.360 ; rst       ; serial:serial_inst|to_CPU[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 2.560      ;
; 2.362 ; rst       ; NeonFox:CPU_inst|data_select2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 2.572      ;
; 2.362 ; rst       ; NeonFox:CPU_inst|data_wren2                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 2.572      ;
; 2.362 ; rst       ; NeonFox:CPU_inst|data_select1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 2.572      ;
; 2.363 ; rst       ; NeonFox:CPU_inst|IO_select1                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.564      ;
; 2.363 ; rst       ; NeonFox:CPU_inst|IO_wren2                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.564      ;
; 2.363 ; rst       ; NeonFox:CPU_inst|IO_select2                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 2.564      ;
; 2.363 ; rst       ; keyboard:keyboard_inst|tx_active                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 2.562      ;
; 2.363 ; rst       ; keyboard:keyboard_inst|tx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 2.562      ;
; 2.363 ; rst       ; keyboard:keyboard_inst|to_CPU[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 2.562      ;
; 2.365 ; rst       ; MSC:MSC_inst|prev_p1_ready                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 2.563      ;
; 2.365 ; rst       ; MSC:MSC_inst|p1_prefetch_req                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 2.564      ;
; 2.365 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|A_miss[25]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.559      ;
; 2.365 ; rst       ; NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.560      ;
+-------+-----------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 1.688  ; 0.142 ; 13.547   ; 2.170   ; 1.513               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.216 ; 0.157 ; N/A      ; N/A     ; 19.649              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.977  ; 0.142 ; 13.547   ; 2.170   ; 9.610               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 9.807               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1.688  ; 0.188 ; N/A      ; N/A     ; 1.513               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.412               ;
;  mem_clk                                              ; 13.654 ; 0.694 ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.63e-08 V                   ; 3.09 V              ; -0.0286 V           ; 0.144 V                              ; 0.185 V                              ; 1.29e-09 s                  ; 8.39e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.63e-08 V                  ; 3.09 V             ; -0.0286 V          ; 0.144 V                             ; 0.185 V                             ; 1.29e-09 s                 ; 8.39e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.18e-08 V                   ; 3.08 V              ; -0.0203 V           ; 0.158 V                              ; 0.248 V                              ; 2.35e-09 s                  ; 1.54e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.18e-08 V                  ; 3.08 V             ; -0.0203 V          ; 0.158 V                             ; 0.248 V                             ; 2.35e-09 s                 ; 1.54e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.09 V              ; -0.013 V            ; 0.047 V                              ; 0.112 V                              ; 1.56e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.09 V             ; -0.013 V           ; 0.047 V                             ; 0.112 V                             ; 1.56e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.99e-07 V                   ; 3.08 V              ; -0.00869 V          ; 0.087 V                              ; 0.15 V                               ; 2.87e-09 s                  ; 1.94e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.99e-07 V                  ; 3.08 V             ; -0.00869 V         ; 0.087 V                             ; 0.15 V                              ; 2.87e-09 s                 ; 1.94e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_a[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; tmds_r_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_r_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_g_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_p      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_b_n      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.48 V              ; -0.048 V            ; 0.127 V                              ; 0.285 V                              ; 1.03e-09 s                  ; 6.71e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.48 V             ; -0.048 V           ; 0.127 V                             ; 0.285 V                             ; 1.03e-09 s                 ; 6.71e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.48 V              ; -0.0372 V           ; 0.242 V                              ; 0.288 V                              ; 1.84e-09 s                  ; 1.33e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.48 V             ; -0.0372 V          ; 0.242 V                             ; 0.288 V                             ; 1.84e-09 s                 ; 1.33e-09 s                 ; Yes                       ; No                        ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; hex_out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hex_out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; hex_out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; hex_out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hex_out[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hex_out[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; hex_out[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; hex_out[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 52       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 359385   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35       ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1770     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 335124   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 30       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 87       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 52       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 359385   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35       ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1770     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 335124   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 30       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 87       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 399      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 399      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; sdram_clk                                            ; mem_clk                                              ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Mar 27 22:03:51 2022
Info: Command: quartus_sta NeonFox_SDRAM -c NeonFox
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.688               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     5.977               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.654               0.000 mem_clk 
    Info (332119):    14.216               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.417               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.449               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.455               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.325               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 13.547
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.547               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 4.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.743               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.624               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.812               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.856               0.000 clk 
    Info (332119):    19.649               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.812
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.812               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.910               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.879               0.000 mem_clk 
    Info (332119):    14.684               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.952               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 14.001
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.001               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 4.220
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.220               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.610               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.807               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.846               0.000 clk 
    Info (332119):    19.656               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.907               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.559               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    16.053               0.000 mem_clk 
    Info (332119):    17.667               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.142               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.157               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.188               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.694               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 16.981
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.981               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.170               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.764               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.412               0.000 clk 
    Info (332119):     9.543               0.000 mem_clk 
    Info (332119):     9.719               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.968               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.720               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 739 megabytes
    Info: Processing ended: Sun Mar 27 22:03:59 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:12


