0.6
2019.2
Nov  6 2019
21:57:16
D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sim_1/new/auto_tb.vhd,1596922108,vhdl,,,,auto_tb,,,,,,,,
D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sim_1/new/in_first_wz.vhd,1596923423,vhdl,,,,in_first_wz,,,,,,,,
D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sim_1/new/in_last_wz.vhd,1596961498,vhdl,,,,in_last_wz,,,,,,,,
D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sim_1/new/no_Wz.vhd,1596882924,vhdl,,,,no_wz,,,,,,,,
D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sim_1/new/tb_project.vhd,1596807747,vhdl,,,,project_tb,,,,,,,,
D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sources_1/new/clock_controller.vhd,1597156014,vhdl,,,,clock_controller,,,,,,,,
D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sources_1/new/compare_and_codify.vhd,1596964538,vhdl,,,,compare_and_codify,,,,,,,,
D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sources_1/new/ffd_variable.vhd,1596965135,vhdl,,,,flipflop_variable,,,,,,,,
D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sources_1/new/flipflop_td.vhd,1596925877,vhdl,,,,flipflop_td,,,,,,,,
D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sources_1/new/fsm_counter.vhd,1597157356,vhdl,,,,fsm_counter,,,,,,,,
D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sources_1/new/project_reti_logiche.vhd,1597044683,vhdl,,,,project_reti_logiche,,,,,,,,
