------- FILE src/bomber.asm LEVEL 1 PASS 2
      1  fffe					      processor	6502
------- FILE test/macros/macro.h LEVEL 2 PASS 2
      0  10000 ????				       include	"test/macros/macro.h"
      1  10000 ????						; MACRO.H
      2  10000 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  10000 ????
      4  10000 ????		00 6a	    VERSION_MACRO =	106
      5  10000 ????
      6  10000 ????						;
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  10000 ????						; It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  10000 ????						; contents, or would like to add something, please write to me
     17  10000 ????						; (atari2600@taswegian.com) with your contribution.
     18  10000 ????						;
     19  10000 ????						; Latest Revisions...
     20  10000 ????						;
     21  10000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  10000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  10000 ????						;			   This will allow conditional code to verify MACRO.H being
     24  10000 ????						;			   used for code assembly.
     25  10000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  10000 ????						;
     27  10000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  10000 ????						;
     29  10000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  10000 ????						;			   (standardised macro for vertical synch code)
     31  10000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     32  10000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  10000 ????						; 1.0	22/MAR/2003		Initial release
     34  10000 ????
     35  10000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     36  10000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  10000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     38  10000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  10000 ????						;   registers and require them to be defined first).
     40  10000 ????
     41  10000 ????						; Available macros...
     42  10000 ????						;   SLEEP n		 - sleep for n cycles
     43  10000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  10000 ????						;   CLEAN_START	 - set machine to known state on startup
     45  10000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  10000 ????
     47  10000 ????						;-------------------------------------------------------------------------------
     48  10000 ????						; SLEEP duration
     49  10000 ????						; Original author: Thomas Jentzsch
     50  10000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  10000 ????						; useful for code where precise timing is required.
     52  10000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  10000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  10000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  10000 ????
     56  10000 ????				       MAC	sleep
     57  10000 ????			    .CYCLES    SET	{1}
     58  10000 ????
     59  10000 ????				       IF	.CYCLES < 2
     60  10000 ????				       ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  10000 ????				       ERR
     62  10000 ????				       ENDIF
     63  10000 ????
     64  10000 ????				       IF	.CYCLES & 1
     65  10000 ????				       IFNCONST	NO_ILLEGAL_OPCODES
     66  10000 ????				       nop	0
     67  10000 ????				       ELSE
     68  10000 ????				       bit	VSYNC
     69  10000 ????				       ENDIF
     70  10000 ????			    .CYCLES    SET	.CYCLES - 3
     71  10000 ????				       ENDIF
     72  10000 ????
     73  10000 ????				       REPEAT	.CYCLES / 2
     74  10000 ????				       nop
     75  10000 ????				       REPEND
     76  10000 ????				       ENDM		;usage: SLEEP n (n>1)
     77  10000 ????
     78  10000 ????						;-------------------------------------------------------------------------------
     79  10000 ????						; VERTICAL_SYNC
     80  10000 ????						; revised version by Edwin Blink -- saves bytes!
     81  10000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  10000 ????						; Note: Alters the accumulator
     83  10000 ????
     84  10000 ????						; OUT: A = 0
     85  10000 ????
     86  10000 ????				       MAC	vertical_sync
     87  10000 ????				       lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  10000 ????			    .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  10000 ????				       sta	VSYNC
     90  10000 ????				       lsr
     91  10000 ????				       bne	.VSLP1	; branch until VYSNC has been reset
     92  10000 ????				       ENDM
     93  10000 ????
     94  10000 ????						;-------------------------------------------------------------------------------
     95  10000 ????						; CLEAN_START
     96  10000 ????						; Original author: Andrew Davie
     97  10000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  10000 ????						; Sets stack pointer to $FF, and all registers to 0
     99  10000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  10000 ????						; Use as very first section of code on boot (ie: at reset)
    101  10000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  10000 ????
    103  10000 ????				       MAC	clean_start
    104  10000 ????				       sei
    105  10000 ????				       cld
    106  10000 ????
    107  10000 ????				       ldx	#0
    108  10000 ????				       txa
    109  10000 ????				       tay
    110  10000 ????			    .CLEAR_STACK dex
    111  10000 ????				       txs
    112  10000 ????				       pha
    113  10000 ????				       bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  10000 ????
    115  10000 ????				       ENDM
    116  10000 ????
    117  10000 ????						;-------------------------------------------------------
    118  10000 ????						; SET_POINTER
    119  10000 ????						; Original author: Manuel Rotschkar
    120  10000 ????						;
    121  10000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  10000 ????						;
    123  10000 ????						; Usage: SET_POINTER pointer, address
    124  10000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  10000 ????						;
    126  10000 ????						; Note: Alters the accumulator, NZ flags
    127  10000 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  10000 ????						; IN 2: absolute address
    129  10000 ????
    130  10000 ????				       MAC	set_pointer
    131  10000 ????			    .POINTER   SET	{1}
    132  10000 ????			    .ADDRESS   SET	{2}
    133  10000 ????
    134  10000 ????				       LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  10000 ????				       STA	.POINTER	; Store in pointer
    136  10000 ????				       LDA	#>.ADDRESS	; Get Hibyte of Address
    137  10000 ????				       STA	.POINTER+1	; Store in pointer+1
    138  10000 ????
    139  10000 ????				       ENDM
    140  10000 ????
    141  10000 ????						;-------------------------------------------------------
    142  10000 ????						; BOUNDARY byte#
    143  10000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  10000 ????						;
    145  10000 ????						; Push data to a certain position inside a page and keep count of how
    146  10000 ????						; many free bytes the programmer will have.
    147  10000 ????						;
    148  10000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  10000 ????
    150  10000 ????			    .FREE_BYTES SET	0
    151  10000 ????				       MAC	boundary
    152  10000 ????				       REPEAT	256
    153  10000 ????				       IF	<. % {1} = 0
    154  10000 ????				       MEXIT
    155  10000 ????				       ELSE
    156  10000 ????			    .FREE_BYTES SET	.FREE_BYTES + 1
    157  10000 ????				       .byte	$00
    158  10000 ????				       ENDIF
    159  10000 ????				       REPEND
    160  10000 ????				       ENDM
    161  10000 ????
    162  10000 ????
    163  10000 ????						; EOF
------- FILE src/bomber.asm
------- FILE test/macros/vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"test/macros/vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE src/bomber.asm
      4 U008d ????				      seg.u	var
      5 U0080					      org	$80
      6 U0080		       00	   p0x	      byte.b		;player0 x pos
      7 U0081		       00	   p0y	      byte.b		;player0 y pos
      8 U0082		       00 00	   p0s	      word.w		;player0 sprite ptr
      9 U0084		       00 00	   p0c	      word.w		;player0 colour ptr
     10 U0086		       00	   p0ao       byte.b		;p0 animation offset
     11 U0086		       00 09	   p0h	      =	9	;player 0 height = current location -location of p0spr
     12 U0087		       00	   p1x	      byte.b		;player1 x pos
     13 U0088		       00	   p1y	      byte.b		;player1 y pos
     14 U0089		       00 00	   p1s	      word.w		;player1 sprite ptr
     15 U008b		       00 00	   p1c	      word.w		;player1 colour ptr
     16 U008b		       00 09	   p1h	      =	9
     17  10000 ????				       seg	code
     18  f000					      org	$F000
     19  f000				   res			;reset
      0  f000					      CLEAN_START
      1  f000		       78		      sei
      2  f001		       d8		      cld
      3  f002
      4  f002		       a2 00		      ldx	#0
      5  f004		       8a		      txa
      6  f005		       a8		      tay
      7  f006		       ca	   .CLEAR_STACK dex
      8  f007		       9a		      txs
      9  f008		       48		      pha
     10  f009		       d0 fb		      bne	.CLEAR_STACK
     11  f00b
     21  f00b		       a9 0a		      lda	#10
     22  f00d		       85 81		      sta	p0y	;p0y=10
     23  f00f		       a9 00		      lda	#0
     24  f011		       85 80		      sta	p0x	;p0x=60
     25  f013		       a9 53		      lda	#83
     26  f015		       85 88		      sta	p1y
     27  f017		       a9 36		      lda	#54
     28  f019		       85 87		      sta	p1x
     29  f01b							;p0
     30  f01b		       a9 27		      lda	#<p0_spr	;set lookup table for p0 sprite
     31  f01d		       85 82		      sta	p0s
     32  f01f		       a9 f1		      lda	#>p0_spr
     33  f021		       85 83		      sta	p0s+1
     34  f023		       a9 42		      lda	#<p0_clr	;set lookup table for p0 colour
     35  f025		       85 84		      sta	p0c
     36  f027		       a9 f1		      lda	#>p0_clr
     37  f029		       85 85		      sta	p0c+1
     38  f02b							;p1
     39  f02b		       a9 39		      lda	#<p1_spr	;set lookup table for p0 sprite
     40  f02d		       85 89		      sta	p1s
     41  f02f		       a9 f1		      lda	#>p1_spr
     42  f031		       85 8a		      sta	p1s+1
     43  f033		       a9 54		      lda	#<p1_clr	;set lookup table for p0 colour
     44  f035		       85 8b		      sta	p1c
     45  f037		       a9 f1		      lda	#>p1_clr
     46  f039		       85 8c		      sta	p1c+1
     47  f03b				   dk			;draw kernel
     48  f03b							;calculations and tasks performed in pre vblank
     49  f03b		       a5 80		      lda	p0x
     50  f03d		       a0 00		      ldy	#0
     51  f03f		       20 13 f1 	      jsr	setx	;set player0 horizontal position
     52  f042		       a5 87		      lda	p1x
     53  f044		       a0 01		      ldy	#1
     54  f046		       20 13 f1 	      jsr	setx	;set player1 horizontal position
     55  f049		       85 02		      sta	WSYNC
     56  f04b		       85 2a		      sta	HMOVE	;apply horizontal movements set by subroutine
     57  f04d
     58  f04d		       a9 02		      lda	#2
     59  f04f		       85 00		      sta	VSYNC
     60  f051		       85 01		      sta	VBLANK
     61  f053					      repeat	3
     62  f053		       85 02		      sta	WSYNC	;start a new frame by renderin 3 vsync scanline
     61  f053					      repend
     62  f055		       85 02		      sta	WSYNC	;start a new frame by renderin 3 vsync scanline
     61  f055					      repend
     62  f057		       85 02		      sta	WSYNC	;start a new frame by renderin 3 vsync scanline
     63  f059					      repend
     64  f059		       a9 00		      lda	#0
     65  f05b		       85 00		      sta	VSYNC
     66  f05d		       a2 25		      ldx	#37	;37 vblank lines
     67  f05f		       38		      sec
     68  f060				   vbl			;vblank loop
     69  f060		       85 02		      sta	WSYNC
     70  f062		       ca		      dex		;x--
     71  f063		       d0 fb		      bne	vbl
     72  f065		       a9 00		      lda	#0
     73  f067		       85 01		      sta	VBLANK	;disable blank scanlines
     74  f069				   vl			;visible lines
     75  f069							;colour palette -> https://en.wikipedia.org/wiki/List_of_video_game_console_palettes
     76  f069		       a9 84		      lda	#$84	;blue
     77  f06b		       85 09		      sta	COLUBK
     78  f06d		       a9 c2		      lda	#$C2	;green
     79  f06f		       85 08		      sta	COLUPF
     80  f071		       a9 01		      lda	#%00000001	;enable reflection of playfield
     81  f073		       85 0a		      sta	CTRLPF	;control playfield register (left most bit decides on reflection or repetition)
     82  f075		       a9 f0		      lda	#$F0
     83  f077		       85 0d		      sta	PF0
     84  f079		       a9 fc		      lda	#$FC
     85  f07b		       85 0e		      sta	PF1
     86  f07d		       a9 00		      lda	#0
     87  f07f		       85 0f		      sta	PF2
     88  f081		       a2 60		      ldx	#96	;half of visible lines because of 2-line kernel usag
     89  f083				   .vll 		;visible line loop
     90  f083				   .check_p0		;check if p0 is ready to render
     91  f083		       8a		      txa		;transfer x to a register
     92  f084		       38		      sec		;set the carry flag for subtraction
     93  f085		       e5 81		      sbc	p0y	;subtract p0 y from current line
     94  f087		       c5 09		      cmp	p0h	;check if sprite is in render position
     95  f089		       90 02		      bcc	.dp0	;if rs < p0h, draw p0
     96  f08b		       a9 00		      lda	#0	;else set a register to 0 in order to prepare for next iter
     97  f08d				   .dp0 		;draw player0 sprite
     98  f08d		       18		      clc		;clear carry flag before addition
     99  f08e		       65 86		      adc	p0ao
    100  f090		       a8		      tay		;transfer a to y
    101  f091		       b1 82		      lda	(p0s),Y
    102  f093		       85 02		      sta	WSYNC
    103  f095		       85 1b		      sta	GRP0
    104  f097		       b1 84		      lda	(p0c),Y
    105  f099		       85 06		      sta	COLUP0
    106  f09b				   .check_p1		;check if p1 is ready to render
    107  f09b		       8a		      txa		;transfer x to a register
    108  f09c		       38		      sec		;set the carry flag for subtraction
    109  f09d		       e5 88		      sbc	p1y	;subtract p0 y from current line
    110  f09f		       c5 09		      cmp	p1h	;check if sprite is in render position
    111  f0a1		       90 04		      bcc	.dp1	;if rs < p0h, draw p0
    112  f0a3		       a9 00		      lda	#0	;else set a register to 0 in order to prepare for next iter
    113  f0a5		       85 86		      sta	p0ao
    114  f0a7				   .dp1 		;draw player1 sprite
    115  f0a7		       a8		      tay		;transfer a to y
    116  f0a8		       a9 05		      lda	#%00000101
    117  f0aa		       85 05		      sta	NUSIZ1
    118  f0ac		       b1 89		      lda	(p1s),Y
    119  f0ae		       85 02		      sta	WSYNC
    120  f0b0		       85 1c		      sta	GRP1
    121  f0b2		       b1 8b		      lda	(p1c),Y
    122  f0b4		       85 07		      sta	COLUP1
    123  f0b6		       ca		      dex
    124  f0b7		       d0 ca		      bne	.vll
    125  f0b9		       a9 00		      lda	#0
    126  f0bb		       85 86		      sta	p0ao
    127  f0bd							;overcan
    128  f0bd		       a9 02		      lda	#2
    129  f0bf		       85 01		      sta	VBLANK
    130  f0c1		       a2 1e		      ldx	#30	;30 ovescan scanlines
    131  f0c3				   ovs
    132  f0c3		       85 02		      sta	WSYNC
    133  f0c5		       ca		      dex		;x--
    134  f0c6		       d0 fb		      bne	ovs	;jump to ovs if x!=0
    135  f0c8		       a9 00		      lda	#0
    136  f0ca		       85 01		      sta	VBLANK	;disable blank scanlines
    137  f0cc							;process input for p0 (up-down-left-right)
    138  f0cc				   p0up 		;check if p0 is pressed up arrow
    139  f0cc		       a9 10		      lda	#%00010000	;p0 up
    140  f0ce		       2c 80 02 	      bit	SWCHA
    141  f0d1		       d0 06		      bne	p0dw
    142  f0d3		       e6 81		      inc	p0y	;p0 y pos++
    143  f0d5		       a9 00		      lda	#0
    144  f0d7		       85 86		      sta	p0ao
    145  f0d9				   p0dw 		;p0 down
    146  f0d9		       a9 20		      lda	#%00100000
    147  f0db		       2c 80 02 	      bit	SWCHA
    148  f0de		       d0 06		      bne	p0le
    149  f0e0		       c6 81		      dec	p0y	;p0 y pos--
    150  f0e2		       a9 00		      lda	#0
    151  f0e4		       85 86		      sta	p0ao
    152  f0e6				   p0le 		;p0 left
    153  f0e6		       a9 40		      lda	#%01000000
    154  f0e8		       2c 80 02 	      bit	SWCHA
    155  f0eb		       d0 06		      bne	p0ri
    156  f0ed		       c6 80		      dec	p0x	;p0 x pos--
    157  f0ef		       a9 09		      lda	#9
    158  f0f1		       85 86		      sta	p0ao
    159  f0f3				   p0ri 		;p0 right
    160  f0f3		       a9 80		      lda	#%10000000
    161  f0f5		       2c 80 02 	      bit	SWCHA
    162  f0f8		       d0 06		      bne	df
    163  f0fa		       e6 80		      inc	p0x	;p0 x pos++
    164  f0fc		       a9 09		      lda	#9
    165  f0fe		       85 86		      sta	p0ao
    166  f100				   df			;if none action taken by p0
    167  f100				   up0pos		;update p1 y position
    168  f100		       a5 88		      lda	p1y
    169  f102		       18		      clc
    170  f103		       c9 00		      cmp	#0
    171  f105		       30 05		      bmi	.resp1pos
    172  f107		       c6 88		      dec	p1y
    173  f109		       4c 10 f1 	      jmp	endpos
    174  f10c				   .resp1pos		;reset p1 position
    175  f10c		       a9 60		      lda	#96
    176  f10e		       85 88		      sta	p1y
    177  f110				   endpos
    178  f110		       4c 3b f0 	      jmp	dk
    179  f113				   setx       subroutine		;set object's x positon subroutine
    180  f113		       85 02		      sta	WSYNC
    181  f115		       38		      sec		;set carry flag
    182  f116				   .div 		;division loop -since 6502 opcode doesnt include any division, division is achieved via series of subtractions
    183  f116		       e9 0f		      sbc	#15	;subtraction takes 2 clock cycles and branching takes 3 clock cycle thus making a total of 5 clock cycle in each
    184  f118							;subtraction. each CPU clock cycle is equivelent of 3 TIA clock cycles so each division is 15 pixel. to determine
    185  f118							;p0_x location calculate rough position by dividing by 15 and use remainder to fine tune the exact position
    186  f118		       b0 fc		      bcs	.div	;jump to div if a<0
    187  f11a		       49 07		      eor	#7	;exclusive or with %00000111 to fine tune the x position
    188  f11c					      repeat	4	;HMP0 uses 4 bits %xxxx0000
    189  f11c		       0a		      asl
    188  f11c					      repend
    189  f11d		       0a		      asl
    188  f11d					      repend
    189  f11e		       0a		      asl
    188  f11e					      repend
    189  f11f		       0a		      asl
    190  f120					      repend
    191  f120		       99 20 00 	      sta	HMP0,Y
    192  f123		       99 10 00 	      sta	RESP0,Y
    193  f126		       60		      rts
    194  f127				   p0_spr		;p0 sprite
    195  f127		       00		      .byte.b	#%00000000	;
    196  f128		       14		      .byte.b	#%00010100	;   # #
    197  f129		       7f		      .byte.b	#%01111111	; #######
    198  f12a		       3e		      .byte.b	#%00111110	;  #####
    199  f12b		       1c		      .byte.b	#%00011100	;   ###
    200  f12c		       1c		      .byte.b	#%00011100	;   ###
    201  f12d		       08		      .byte.b	#%00001000	;    #
    202  f12e		       08		      .byte.b	#%00001000	;    #
    203  f12f		       08		      .byte.b	#%00001000	;    #
    204  f130				   p0_trn		;p0 turn sprite
    205  f130		       00		      .byte.b	#%00000000	;
    206  f131		       08		      .byte.b	#%00001000	;    #
    207  f132		       3e		      .byte.b	#%00111110	;  #####
    208  f133		       1c		      .byte.b	#%00011100	;   ###
    209  f134		       1c		      .byte.b	#%00011100	;   ###
    210  f135		       1c		      .byte.b	#%00011100	;   ###
    211  f136		       08		      .byte.b	#%00001000	;    #
    212  f137		       08		      .byte.b	#%00001000	;    #
    213  f138		       08		      .byte.b	#%00001000	;    #
    214  f139				   p1_spr		;p1 sprite
    215  f139		       00		      .byte.b	#%00000000	;
    216  f13a		       08		      .byte.b	#%00001000	;    #
    217  f13b		       08		      .byte.b	#%00001000	;    #
    218  f13c		       2a		      .byte.b	#%00101010	;  # # #
    219  f13d		       3e		      .byte.b	#%00111110	;  #####
    220  f13e		       7f		      .byte.b	#%01111111	; #######
    221  f13f		       2a		      .byte.b	#%00101010	;  # # #
    222  f140		       08		      .byte.b	#%00001000	;    #
    223  f141		       1c		      .byte.b	#%00011100	;   ###
    224  f142				   p0_clr		;p0 colour
    225  f142		       00		      .byte.b	#$00
    226  f143		       fe		      .byte.b	#$FE
    227  f144		       0c		      .byte.b	#$0C
    228  f145		       0e		      .byte.b	#$0E
    229  f146		       0e		      .byte.b	#$0E
    230  f147		       04		      .byte.b	#$04
    231  f148		       ba		      .byte.b	#$BA
    232  f149		       0e		      .byte.b	#$0E
    233  f14a		       08		      .byte.b	#$08
    234  f14b				   p0_tclr		;p0 turn colour
    235  f14b		       00		      .byte.b	#$00
    236  f14c		       fe		      .byte.b	#$FE
    237  f14d		       0c		      .byte.b	#$0C
    238  f14e		       0e		      .byte.b	#$0E
    239  f14f		       0e		      .byte.b	#$0E
    240  f150		       04		      .byte.b	#$04
    241  f151		       0e		      .byte.b	#$0E
    242  f152		       0e		      .byte.b	#$0E
    243  f153		       08		      .byte.b	#$08
    244  f154				   p1_clr		;p1 colour
    245  f154		       00		      .byte.b	#$00
    246  f155		       32		      .byte.b	#$32
    247  f156		       32		      .byte.b	#$32
    248  f157		       0e		      .byte.b	#$0E
    249  f158		       40		      .byte.b	#$40
    250  f159		       40		      .byte.b	#$40
    251  f15a		       40		      .byte.b	#$40
    252  f15b		       40		      .byte.b	#$40
    253  f15c		       40		      .byte.b	#$40
    254  fffc					      org	$FFFC
    255  fffc		       00 f0		      .word.w	res
    256  fffe		       00 f0		      .word.w	res
