Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9

Created a new design.
'BA_NAME' set to 'Controller_Dual_SPI_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\David\Desktop\WiFi Headstage
GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
'DESDIR' set to 'C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage
Roussel/FPGA_Controller/designer/impl1'
'BA_DIR' set to 'C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage
Roussel/FPGA_Controller/designer/impl1'
'BA_NETLIST_ALSO' set to '1'
'EDNINFLAVOR' set to 'GENERIC'
'NETLIST_NAMING_STYLE' set to 'VHDL93'
'EXPORT_STATUS_REPORT' set to '1'
'EXPORT_STATUS_REPORT_FILENAME' set to 'Controller_Dual_SPI.rpt'
'AUDIT_NETLIST_FILE' set to '1'
'AUDIT_DCF_FILE' set to '1'
'AUDIT_PIN_FILE' set to '1'
'AUDIT_ADL_FILE' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the file:
   C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage
Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.edn

The Import command succeeded ( 00:00:01 )
Design saved to file Controller_Dual_SPI.adb.
=====================================================================
Parameters used to run compile:
===============================

Family      : IGLOO
Device      : AGLN250V2
Package     : 100 VQFP
Source      : C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage
Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.edn
Format      : EDIF
Topcell     : Controller_Dual_SPI
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.20:1.14

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net Controller_Headstage_1/Controller_RHD64_1/FIFO_1/Z_AEMPTYX_I[1]_ drives no
         load.
Warning: CMP201: Net Controller_Headstage_1/Controller_RHD64_1/FIFO_1/Z_AFULLX_I[1]_ drives no
         load.
Warning: CMP201: Net Controller_Headstage_1/Controller_RHD64_1/FIFO_1/Z_FIFOBLOCK[1]__RD14
         drives no load.
Warning: CMP201: Net Controller_Headstage_1/Controller_RHD64_1/FIFO_1/Z_FIFOBLOCK[1]__RD15
         drives no load.
Warning: CMP201: Net Controller_Headstage_1/Controller_RHD64_1/FIFO_1/Z_FIFOBLOCK[1]__RD16
         drives no load.
Warning: CMP201: Net Controller_Headstage_1/Controller_RHD64_1/FIFO_1/Z_FIFOBLOCK[1]__RD17
         drives no load.
Warning: CMP201: Net Controller_Headstage_1/Controller_RHD64_1/FIFO_1/Z_AEMPTYX_I[0]_ drives no
         load.
Warning: CMP201: Net Controller_Headstage_1/Controller_RHD64_1/FIFO_1/Z_AFULLX_I[0]_ drives no
         load.
Warning: Top level port i_STM32_SPI_MISO is not connected to any IO pad

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   19
  - Buffers:                0
  - Inverters:              1
  - Tieoff:                 0
  - Logic combining:        12

    Total macros optimized  32

There were 0 error(s) and 9 warning(s) in this design.
=====================================================================
Compile report:
===============

    CORE                       Used:    624  Total:   6144   (10.16%)
    IO (W/ clocks)             Used:      9  Total:     68   (13.24%)
    GLOBAL (Chip+Quadrant)     Used:      2  Total:     18   (11.11%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      2  Total:      8   (25.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 2      | 6  (33.33%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 341          | 341
    SEQ     | 283          | 283

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 3             | 0            | 0
    Output I/O                            | 6             | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS12                        | 1.20v | N/A   | 3     | 6      | 0

I/O Placement:

    Locked  :   0
    Placed  :   0
    UnPlaced:   9 ( 100.00% )

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    287     CLK_NET       Net   : i_Clk_c
                          Driver: i_Clk_pad
                          Source: NETLIST
    207     SET/RESET_NET Net   : i_Rst_L_c
                          Driver: i_Rst_L_pad
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    24      INT_NET       Net   : Controller_Headstage_1/int_STM32_TX_DV_0
                          Driver: Controller_Headstage_1/int_STM32_TX_DV_0
    24      INT_NET       Net   : Controller_Headstage_1/int_STM32_TX_DV
                          Driver: Controller_Headstage_1/int_STM32_TX_DV
    19      INT_NET       Net   :
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count[1]
                          Driver:
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count[1]
    19      INT_NET       Net   :
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/N_170_i
                          Driver:
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge
    18      INT_NET       Net   :
Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count[4]
                          Driver:
Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count[4]
    18      INT_NET       Net   :
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count[2]
                          Driver:
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count[2]
    17      INT_NET       Net   : i_RHD64_SPI_MISO_c
                          Driver: i_RHD64_SPI_MISO_pad
    17      INT_NET       Net   : Controller_Headstage_1/Controller_RHD64_1/o_RX_DV_0
                          Driver:
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0
    17      INT_NET       Net   :
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge
                          Driver:
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge
    16      INT_NET       Net   : i_RHD64_SPI_MISO_c_0
                          Driver: i_RHD64_SPI_MISO_pad_RNI6BFA

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    32      INT_NET       Net   : i_RHD64_SPI_MISO_c
                          Driver: i_RHD64_SPI_MISO_pad
    24      INT_NET       Net   : Controller_Headstage_1/int_STM32_TX_DV_0
                          Driver: Controller_Headstage_1/int_STM32_TX_DV_0
    24      INT_NET       Net   : Controller_Headstage_1/int_STM32_TX_DV
                          Driver: Controller_Headstage_1/int_STM32_TX_DV
    19      INT_NET       Net   :
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count[1]
                          Driver:
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count[1]
    19      INT_NET       Net   :
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/N_170_i
                          Driver:
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge
    18      INT_NET       Net   :
Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count[4]
                          Driver:
Controller_Headstage_1/SPI_Master_CS_STM32/SPI_Master_1/r_TX_Bit_Count[4]
    18      INT_NET       Net   :
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count[2]
                          Driver:
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count[2]
    17      INT_NET       Net   : Controller_Headstage_1/Controller_RHD64_1/o_RX_DV_0
                          Driver:
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV_0
    17      INT_NET       Net   :
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge
                          Driver:
Controller_Headstage_1/Controller_RHD64_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge
    16      INT_NET       Net   : Controller_Headstage_1/int_N_5_0
                          Driver: Controller_Headstage_1/int_STM32_TX_DV_0_RNIOMCJ2
====================
Flash*Freeze report:
====================

The design does not use the Flash*Freeze feature.

====================

The Compile command succeeded ( 00:00:01 )
Wrote status report to file: Controller_Dual_SPI_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: Controller_Dual_SPI_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: Controller_Dual_SPI_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage
Roussel\FPGA_Controller\designer\impl1\Controller_Dual_SPI.adb.

The Execute Script command succeeded ( 00:00:07 )
Design closed.

