Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 21:24:35 2020
| Host         : LAPTOP-IC7HNLMF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.363        0.000                      0                 1141        0.121        0.000                      0                 1141        4.500        0.000                       0                   411  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.363        0.000                      0                 1141        0.121        0.000                      0                 1141        4.500        0.000                       0                   411  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg2_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 2.669ns (31.499%)  route 5.804ns (68.501%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.621     5.205    whale/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  whale/M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  whale/M_state_q_reg[2]/Q
                         net (fo=52, routed)          1.251     6.912    whale/M_state_q[2]
    SLICE_X65Y90         LUT5 (Prop_lut5_I3_O)        0.152     7.064 r  whale/i__carry_i_23/O
                         net (fo=19, routed)          1.049     8.113    regfile/i__carry__2_i_12
    SLICE_X59Y88         LUT6 (Prop_lut6_I1_O)        0.326     8.439 r  regfile/i__carry__0_i_24/O
                         net (fo=2, routed)           0.583     9.022    whale/out0_carry_i_6
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.146 r  whale/i__carry__0_i_16/O
                         net (fo=3, routed)           0.666     9.812    regfile/out0_carry_i_3_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.119     9.931 f  regfile/out0_carry_i_6/O
                         net (fo=1, routed)           0.485    10.416    regfile/out0_carry_i_6_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.332    10.748 r  regfile/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.748    alu/out0_carry__0_0[1]
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.298 r  alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.298    alu/out0_carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.455 r  alu/out0_carry__0/CO[1]
                         net (fo=1, routed)           0.444    11.900    whale/CO[0]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.329    12.229 r  whale/M_reg0_q[0]_i_2/O
                         net (fo=1, routed)           0.540    12.768    whale/M_reg0_q[0]_i_2_n_0
    SLICE_X58Y88         LUT4 (Prop_lut4_I0_O)        0.124    12.892 r  whale/M_reg0_q[0]_i_1/O
                         net (fo=7, routed)           0.786    13.678    regfile/D[0]
    SLICE_X65Y85         FDRE                                         r  regfile/M_reg2_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.504    14.908    regfile/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  regfile/M_reg2_q_reg[0]_lopt_replica/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)       -0.103    15.042    regfile/M_reg2_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg5_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 2.669ns (31.960%)  route 5.682ns (68.040%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.621     5.205    whale/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  whale/M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  whale/M_state_q_reg[2]/Q
                         net (fo=52, routed)          1.251     6.912    whale/M_state_q[2]
    SLICE_X65Y90         LUT5 (Prop_lut5_I3_O)        0.152     7.064 r  whale/i__carry_i_23/O
                         net (fo=19, routed)          1.049     8.113    regfile/i__carry__2_i_12
    SLICE_X59Y88         LUT6 (Prop_lut6_I1_O)        0.326     8.439 r  regfile/i__carry__0_i_24/O
                         net (fo=2, routed)           0.583     9.022    whale/out0_carry_i_6
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.146 r  whale/i__carry__0_i_16/O
                         net (fo=3, routed)           0.666     9.812    regfile/out0_carry_i_3_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.119     9.931 f  regfile/out0_carry_i_6/O
                         net (fo=1, routed)           0.485    10.416    regfile/out0_carry_i_6_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.332    10.748 r  regfile/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.748    alu/out0_carry__0_0[1]
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.298 r  alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.298    alu/out0_carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.455 r  alu/out0_carry__0/CO[1]
                         net (fo=1, routed)           0.444    11.900    whale/CO[0]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.329    12.229 r  whale/M_reg0_q[0]_i_2/O
                         net (fo=1, routed)           0.540    12.768    whale/M_reg0_q[0]_i_2_n_0
    SLICE_X58Y88         LUT4 (Prop_lut4_I0_O)        0.124    12.892 r  whale/M_reg0_q[0]_i_1/O
                         net (fo=7, routed)           0.664    13.556    regfile/D[0]
    SLICE_X65Y90         FDRE                                         r  regfile/M_reg5_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.507    14.911    regfile/clk_IBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  regfile/M_reg5_q_reg[0]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)       -0.067    15.081    regfile/M_reg5_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg0_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.669ns (31.964%)  route 5.681ns (68.036%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.621     5.205    whale/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  whale/M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  whale/M_state_q_reg[2]/Q
                         net (fo=52, routed)          1.251     6.912    whale/M_state_q[2]
    SLICE_X65Y90         LUT5 (Prop_lut5_I3_O)        0.152     7.064 r  whale/i__carry_i_23/O
                         net (fo=19, routed)          1.049     8.113    regfile/i__carry__2_i_12
    SLICE_X59Y88         LUT6 (Prop_lut6_I1_O)        0.326     8.439 r  regfile/i__carry__0_i_24/O
                         net (fo=2, routed)           0.583     9.022    whale/out0_carry_i_6
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.146 r  whale/i__carry__0_i_16/O
                         net (fo=3, routed)           0.666     9.812    regfile/out0_carry_i_3_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.119     9.931 f  regfile/out0_carry_i_6/O
                         net (fo=1, routed)           0.485    10.416    regfile/out0_carry_i_6_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.332    10.748 r  regfile/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.748    alu/out0_carry__0_0[1]
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.298 r  alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.298    alu/out0_carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.455 r  alu/out0_carry__0/CO[1]
                         net (fo=1, routed)           0.444    11.900    whale/CO[0]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.329    12.229 r  whale/M_reg0_q[0]_i_2/O
                         net (fo=1, routed)           0.540    12.768    whale/M_reg0_q[0]_i_2_n_0
    SLICE_X58Y88         LUT4 (Prop_lut4_I0_O)        0.124    12.892 r  whale/M_reg0_q[0]_i_1/O
                         net (fo=7, routed)           0.663    13.555    regfile/D[0]
    SLICE_X65Y88         FDRE                                         r  regfile/M_reg0_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.506    14.910    regfile/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  regfile/M_reg0_q_reg[0]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)       -0.067    15.080    regfile/M_reg0_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg6_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 2.669ns (31.994%)  route 5.673ns (68.006%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.621     5.205    whale/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  whale/M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  whale/M_state_q_reg[2]/Q
                         net (fo=52, routed)          1.251     6.912    whale/M_state_q[2]
    SLICE_X65Y90         LUT5 (Prop_lut5_I3_O)        0.152     7.064 r  whale/i__carry_i_23/O
                         net (fo=19, routed)          1.049     8.113    regfile/i__carry__2_i_12
    SLICE_X59Y88         LUT6 (Prop_lut6_I1_O)        0.326     8.439 r  regfile/i__carry__0_i_24/O
                         net (fo=2, routed)           0.583     9.022    whale/out0_carry_i_6
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.146 r  whale/i__carry__0_i_16/O
                         net (fo=3, routed)           0.666     9.812    regfile/out0_carry_i_3_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.119     9.931 f  regfile/out0_carry_i_6/O
                         net (fo=1, routed)           0.485    10.416    regfile/out0_carry_i_6_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.332    10.748 r  regfile/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.748    alu/out0_carry__0_0[1]
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.298 r  alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.298    alu/out0_carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.455 r  alu/out0_carry__0/CO[1]
                         net (fo=1, routed)           0.444    11.900    whale/CO[0]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.329    12.229 r  whale/M_reg0_q[0]_i_2/O
                         net (fo=1, routed)           0.540    12.768    whale/M_reg0_q[0]_i_2_n_0
    SLICE_X58Y88         LUT4 (Prop_lut4_I0_O)        0.124    12.892 r  whale/M_reg0_q[0]_i_1/O
                         net (fo=7, routed)           0.655    13.547    regfile/D[0]
    SLICE_X63Y89         FDRE                                         r  regfile/M_reg6_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.507    14.911    regfile/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  regfile/M_reg6_q_reg[0]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)       -0.067    15.081    regfile/M_reg6_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg3_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 2.669ns (31.960%)  route 5.682ns (68.040%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.621     5.205    whale/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  whale/M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  whale/M_state_q_reg[2]/Q
                         net (fo=52, routed)          1.251     6.912    whale/M_state_q[2]
    SLICE_X65Y90         LUT5 (Prop_lut5_I3_O)        0.152     7.064 r  whale/i__carry_i_23/O
                         net (fo=19, routed)          1.049     8.113    regfile/i__carry__2_i_12
    SLICE_X59Y88         LUT6 (Prop_lut6_I1_O)        0.326     8.439 r  regfile/i__carry__0_i_24/O
                         net (fo=2, routed)           0.583     9.022    whale/out0_carry_i_6
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.146 r  whale/i__carry__0_i_16/O
                         net (fo=3, routed)           0.666     9.812    regfile/out0_carry_i_3_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.119     9.931 f  regfile/out0_carry_i_6/O
                         net (fo=1, routed)           0.485    10.416    regfile/out0_carry_i_6_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.332    10.748 r  regfile/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.748    alu/out0_carry__0_0[1]
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.298 r  alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.298    alu/out0_carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.455 r  alu/out0_carry__0/CO[1]
                         net (fo=1, routed)           0.444    11.900    whale/CO[0]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.329    12.229 r  whale/M_reg0_q[0]_i_2/O
                         net (fo=1, routed)           0.540    12.768    whale/M_reg0_q[0]_i_2_n_0
    SLICE_X58Y88         LUT4 (Prop_lut4_I0_O)        0.124    12.892 r  whale/M_reg0_q[0]_i_1/O
                         net (fo=7, routed)           0.664    13.556    regfile/D[0]
    SLICE_X64Y90         FDRE                                         r  regfile/M_reg3_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.507    14.911    regfile/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  regfile/M_reg3_q_reg[0]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)       -0.031    15.117    regfile/M_reg3_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.669ns (31.964%)  route 5.681ns (68.036%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.621     5.205    whale/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  whale/M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  whale/M_state_q_reg[2]/Q
                         net (fo=52, routed)          1.251     6.912    whale/M_state_q[2]
    SLICE_X65Y90         LUT5 (Prop_lut5_I3_O)        0.152     7.064 r  whale/i__carry_i_23/O
                         net (fo=19, routed)          1.049     8.113    regfile/i__carry__2_i_12
    SLICE_X59Y88         LUT6 (Prop_lut6_I1_O)        0.326     8.439 r  regfile/i__carry__0_i_24/O
                         net (fo=2, routed)           0.583     9.022    whale/out0_carry_i_6
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.146 r  whale/i__carry__0_i_16/O
                         net (fo=3, routed)           0.666     9.812    regfile/out0_carry_i_3_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.119     9.931 f  regfile/out0_carry_i_6/O
                         net (fo=1, routed)           0.485    10.416    regfile/out0_carry_i_6_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.332    10.748 r  regfile/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.748    alu/out0_carry__0_0[1]
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.298 r  alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.298    alu/out0_carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.455 r  alu/out0_carry__0/CO[1]
                         net (fo=1, routed)           0.444    11.900    whale/CO[0]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.329    12.229 r  whale/M_reg0_q[0]_i_2/O
                         net (fo=1, routed)           0.540    12.768    whale/M_reg0_q[0]_i_2_n_0
    SLICE_X58Y88         LUT4 (Prop_lut4_I0_O)        0.124    12.892 r  whale/M_reg0_q[0]_i_1/O
                         net (fo=7, routed)           0.663    13.555    regfile/D[0]
    SLICE_X64Y88         FDRE                                         r  regfile/M_reg2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.506    14.910    regfile/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  regfile/M_reg2_q_reg[0]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)       -0.031    15.116    regfile/M_reg2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -13.555    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 2.669ns (32.543%)  route 5.532ns (67.457%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.621     5.205    whale/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  whale/M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  whale/M_state_q_reg[2]/Q
                         net (fo=52, routed)          1.251     6.912    whale/M_state_q[2]
    SLICE_X65Y90         LUT5 (Prop_lut5_I3_O)        0.152     7.064 r  whale/i__carry_i_23/O
                         net (fo=19, routed)          1.049     8.113    regfile/i__carry__2_i_12
    SLICE_X59Y88         LUT6 (Prop_lut6_I1_O)        0.326     8.439 r  regfile/i__carry__0_i_24/O
                         net (fo=2, routed)           0.583     9.022    whale/out0_carry_i_6
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.146 r  whale/i__carry__0_i_16/O
                         net (fo=3, routed)           0.666     9.812    regfile/out0_carry_i_3_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.119     9.931 f  regfile/out0_carry_i_6/O
                         net (fo=1, routed)           0.485    10.416    regfile/out0_carry_i_6_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.332    10.748 r  regfile/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.748    alu/out0_carry__0_0[1]
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.298 r  alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.298    alu/out0_carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.455 r  alu/out0_carry__0/CO[1]
                         net (fo=1, routed)           0.444    11.900    whale/CO[0]
    SLICE_X55Y88         LUT6 (Prop_lut6_I0_O)        0.329    12.229 r  whale/M_reg0_q[0]_i_2/O
                         net (fo=1, routed)           0.540    12.768    whale/M_reg0_q[0]_i_2_n_0
    SLICE_X58Y88         LUT4 (Prop_lut4_I0_O)        0.124    12.892 r  whale/M_reg0_q[0]_i_1/O
                         net (fo=7, routed)           0.514    13.406    regfile/D[0]
    SLICE_X65Y89         FDRE                                         r  regfile/M_reg1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.507    14.911    regfile/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  regfile/M_reg1_q_reg[0]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)       -0.067    15.081    regfile/M_reg1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg5_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 2.370ns (29.711%)  route 5.607ns (70.289%))
  Logic Levels:           9  (CARRY4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.621     5.205    whale/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  whale/M_state_q_reg[4]/Q
                         net (fo=50, routed)          1.204     6.865    whale/M_state_q[4]
    SLICE_X63Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  whale/i__carry__0_i_22/O
                         net (fo=35, routed)          0.672     7.661    regfile/i__carry_i_18
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.785 r  regfile/M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     8.218    regfile/M_state_q[1]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  regfile/M_state_q[1]_i_6/O
                         net (fo=4, routed)           0.462     8.804    whale/M_state_q_reg[1]_4
    SLICE_X60Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.928 r  whale/M_reg0_q[14]_i_5/O
                         net (fo=17, routed)          0.841     9.769    alu/S[0]
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.406 r  alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.406    alu/_inferred__0/i__carry_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.523 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.523    alu/_inferred__0/i__carry__0_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.762 r  alu/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.539    11.301    whale/data0[10]
    SLICE_X58Y89         LUT5 (Prop_lut5_I0_O)        0.301    11.602 f  whale/M_reg0_q[10]_i_2/O
                         net (fo=1, routed)           0.444    12.046    whale/M_reg0_q[10]_i_2_n_0
    SLICE_X58Y86         LUT5 (Prop_lut5_I0_O)        0.124    12.170 r  whale/M_reg0_q[10]_i_1/O
                         net (fo=7, routed)           1.012    13.182    regfile/D[10]
    SLICE_X58Y88         FDRE                                         r  regfile/M_reg5_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.505    14.909    regfile/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  regfile/M_reg5_q_reg[10]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X58Y88         FDRE (Setup_fdre_C_D)       -0.105    15.027    regfile/M_reg5_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg0_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 2.344ns (29.117%)  route 5.706ns (70.883%))
  Logic Levels:           9  (CARRY4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.621     5.205    whale/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  whale/M_state_q_reg[4]/Q
                         net (fo=50, routed)          1.204     6.865    whale/M_state_q[4]
    SLICE_X63Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  whale/i__carry__0_i_22/O
                         net (fo=35, routed)          0.672     7.661    regfile/i__carry_i_18
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.785 r  regfile/M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     8.218    regfile/M_state_q[1]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  regfile/M_state_q[1]_i_6/O
                         net (fo=4, routed)           0.462     8.804    whale/M_state_q_reg[1]_4
    SLICE_X60Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.928 r  whale/M_reg0_q[14]_i_5/O
                         net (fo=17, routed)          0.841     9.769    alu/S[0]
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.406 r  alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.406    alu/_inferred__0/i__carry_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.523 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.523    alu/_inferred__0/i__carry__0_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.742 r  alu/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.454    11.196    whale/data0[8]
    SLICE_X57Y90         LUT5 (Prop_lut5_I0_O)        0.295    11.491 f  whale/M_reg0_q[8]_i_3/O
                         net (fo=1, routed)           0.568    12.060    whale/M_reg0_q[8]_i_3_n_0
    SLICE_X56Y87         LUT5 (Prop_lut5_I1_O)        0.124    12.184 r  whale/M_reg0_q[8]_i_1/O
                         net (fo=7, routed)           1.072    13.255    regfile/D[8]
    SLICE_X64Y91         FDRE                                         r  regfile/M_reg0_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.508    14.912    regfile/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  regfile/M_reg0_q_reg[8]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)       -0.045    15.104    regfile/M_reg0_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg6_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.981ns  (logic 2.576ns (32.277%)  route 5.405ns (67.723%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.621     5.205    whale/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  whale/M_state_q_reg[4]/Q
                         net (fo=50, routed)          1.204     6.865    whale/M_state_q[4]
    SLICE_X63Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.989 r  whale/i__carry__0_i_22/O
                         net (fo=35, routed)          0.672     7.661    regfile/i__carry_i_18
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.124     7.785 r  regfile/M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     8.218    regfile/M_state_q[1]_i_7_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  regfile/M_state_q[1]_i_6/O
                         net (fo=4, routed)           0.462     8.804    whale/M_state_q_reg[1]_4
    SLICE_X60Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.928 r  whale/M_reg0_q[14]_i_5/O
                         net (fo=17, routed)          0.841     9.769    alu/S[0]
    SLICE_X56Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.406 r  alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.406    alu/_inferred__0/i__carry_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.523 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.523    alu/_inferred__0/i__carry__0_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.640 r  alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.640    alu/_inferred__0/i__carry__1_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.963 r  alu/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.445    11.408    whale/data0[13]
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.306    11.714 r  whale/M_reg0_q[13]_i_2/O
                         net (fo=1, routed)           0.441    12.155    whale/M_reg0_q[13]_i_2_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.279 r  whale/M_reg0_q[13]_i_1/O
                         net (fo=7, routed)           0.907    13.186    regfile/D[13]
    SLICE_X58Y91         FDRE                                         r  regfile/M_reg6_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.507    14.911    regfile/clk_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  regfile/M_reg6_q_reg[13]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X58Y91         FDRE (Setup_fdre_C_D)       -0.067    15.067    regfile/M_reg6_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  1.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_w_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.566     1.510    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  rng_sequence/rnd_gen/M_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  rng_sequence/rnd_gen/M_x_q_reg[9]/Q
                         net (fo=4, routed)           0.068     1.719    rng_sequence/rnd_gen/M_x_q[9]
    SLICE_X56Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.764 r  rng_sequence/rnd_gen/M_w_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.764    rng_sequence/rnd_gen/M_w_q[12]_i_1_n_0
    SLICE_X56Y93         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.834     2.024    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X56Y93         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[12]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y93         FDSE (Hold_fdse_C_D)         0.120     1.643    rng_sequence/rnd_gen/M_w_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.321%)  route 0.079ns (29.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.562     1.506    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X57Y84         FDSE                                         r  rng_sequence/rnd_gen/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  rng_sequence/rnd_gen/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.079     1.725    rng_sequence/rnd_gen/M_x_q[5]
    SLICE_X56Y84         LUT5 (Prop_lut5_I3_O)        0.045     1.770 r  rng_sequence/rnd_gen/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.770    rng_sequence/rnd_gen/M_w_q[8]_i_1_n_0
    SLICE_X56Y84         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.828     2.018    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X56Y84         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[8]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y84         FDSE (Hold_fdse_C_D)         0.121     1.640    rng_sequence/rnd_gen/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_x_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_w_q_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.566     1.510    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  rng_sequence/rnd_gen/M_x_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  rng_sequence/rnd_gen/M_x_q_reg[26]/Q
                         net (fo=2, routed)           0.118     1.769    rng_sequence/rnd_gen/M_x_q[26]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.045     1.814 r  rng_sequence/rnd_gen/M_w_q[26]_i_1/O
                         net (fo=1, routed)           0.000     1.814    rng_sequence/rnd_gen/M_w_q[26]_i_1_n_0
    SLICE_X56Y93         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.834     2.024    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X56Y93         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[26]/C
                         clock pessimism             -0.499     1.526    
    SLICE_X56Y93         FDSE (Hold_fdse_C_D)         0.121     1.647    rng_sequence/rnd_gen/M_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.291%)  route 0.139ns (42.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.562     1.506    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X57Y84         FDSE                                         r  rng_sequence/rnd_gen/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  rng_sequence/rnd_gen/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.139     1.785    rng_sequence/rnd_gen/M_x_q[5]
    SLICE_X54Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  rng_sequence/rnd_gen/M_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.830    rng_sequence/rnd_gen/M_w_q[16]_i_1_n_0
    SLICE_X54Y83         FDRE                                         r  rng_sequence/rnd_gen/M_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.827     2.017    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  rng_sequence/rnd_gen/M_w_q_reg[16]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.120     1.658    rng_sequence/rnd_gen/M_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_w_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_z_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.463%)  route 0.133ns (48.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.559     1.503    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  rng_sequence/rnd_gen/M_w_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  rng_sequence/rnd_gen/M_w_q_reg[24]/Q
                         net (fo=3, routed)           0.133     1.777    rng_sequence/rnd_gen/M_w_q_reg_n_0_[24]
    SLICE_X55Y84         FDRE                                         r  rng_sequence/rnd_gen/M_z_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.828     2.018    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  rng_sequence/rnd_gen/M_z_q_reg[24]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.075     1.593    rng_sequence/rnd_gen/M_z_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_z_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_y_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.565     1.509    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  rng_sequence/rnd_gen/M_z_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  rng_sequence/rnd_gen/M_z_q_reg[4]/Q
                         net (fo=1, routed)           0.113     1.763    rng_sequence/rnd_gen/M_z_q[4]
    SLICE_X57Y92         FDRE                                         r  rng_sequence/rnd_gen/M_y_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.833     2.023    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  rng_sequence/rnd_gen/M_y_q_reg[4]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X57Y92         FDRE (Hold_fdre_C_D)         0.070     1.579    rng_sequence/rnd_gen/M_y_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.750%)  route 0.154ns (45.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.560     1.504    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  rng_sequence/rnd_gen/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  rng_sequence/rnd_gen/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.154     1.799    rng_sequence/rnd_gen/M_x_q[27]
    SLICE_X56Y84         LUT5 (Prop_lut5_I3_O)        0.045     1.844 r  rng_sequence/rnd_gen/M_w_q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.844    rng_sequence/rnd_gen/M_w_q[19]_i_1_n_0
    SLICE_X56Y84         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.828     2.018    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X56Y84         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[19]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X56Y84         FDSE (Hold_fdse_C_D)         0.120     1.659    rng_sequence/rnd_gen/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_y_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_x_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.566     1.510    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  rng_sequence/rnd_gen/M_y_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  rng_sequence/rnd_gen/M_y_q_reg[1]/Q
                         net (fo=1, routed)           0.053     1.691    rng_sequence/rnd_gen/M_y_q[1]
    SLICE_X57Y93         FDSE                                         r  rng_sequence/rnd_gen/M_x_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.834     2.024    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X57Y93         FDSE                                         r  rng_sequence/rnd_gen/M_x_q_reg[1]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X57Y93         FDSE (Hold_fdse_C_D)        -0.007     1.503    rng_sequence/rnd_gen/M_x_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_w_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.174%)  route 0.138ns (39.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.564     1.508    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X54Y93         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDSE (Prop_fdse_C_Q)         0.164     1.672 r  rng_sequence/rnd_gen/M_w_q_reg[20]/Q
                         net (fo=3, routed)           0.138     1.810    rng_sequence/rnd_gen/M_w_q_reg_n_0_[20]
    SLICE_X56Y93         LUT4 (Prop_lut4_I0_O)        0.045     1.855 r  rng_sequence/rnd_gen/M_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    rng_sequence/rnd_gen/M_w_q[1]_i_1_n_0
    SLICE_X56Y93         FDRE                                         r  rng_sequence/rnd_gen/M_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.834     2.024    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  rng_sequence/rnd_gen/M_w_q_reg[1]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y93         FDRE (Hold_fdre_C_D)         0.121     1.666    rng_sequence/rnd_gen/M_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_w_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_z_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.519%)  route 0.127ns (47.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.592     1.536    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  rng_sequence/rnd_gen/M_w_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  rng_sequence/rnd_gen/M_w_q_reg[15]/Q
                         net (fo=3, routed)           0.127     1.804    rng_sequence/rnd_gen/D[11]
    SLICE_X60Y93         FDRE                                         r  rng_sequence/rnd_gen/M_z_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     2.051    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X60Y93         FDRE                                         r  rng_sequence/rnd_gen/M_z_q_reg[15]/C
                         clock pessimism             -0.500     1.552    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.063     1.615    rng_sequence/rnd_gen/M_z_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   button_cond0/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   button_cond0/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   button_cond0/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   button_cond0/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   button_cond0/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   button_cond0/M_ctr_q_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   button_cond0/M_ctr_q_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88   button_cond0/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88   button_cond0/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   regfile/M_reg6_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   rng_sequence/rnd_gen/M_w_q_reg[21]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y85   rng_sequence/rnd_gen/M_w_q_reg[22]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   rng_sequence/rnd_gen/M_w_q_reg[23]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y84   rng_sequence/rnd_gen/M_w_q_reg[27]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   rng_sequence/rnd_gen/M_w_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y85   rng_sequence/rnd_gen/M_w_q_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   rng_sequence/rnd_gen/M_w_q_reg[31]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y86   rng_sequence/rnd_gen/M_w_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   rng_sequence/rnd_gen/M_w_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   button_cond0/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   button_cond0/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   button_cond0/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   button_cond0/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   button_cond0/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   button_cond0/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   button_cond0/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   button_cond2/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   button_cond2/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   button_cond2/M_ctr_q_reg[3]/C



