Thu 11:13: ########################################## 
Thu 11:13: Compiling.
Thu 11:13: ########################################## 

Thu 11:13: MaxCompiler version: 2014.1.1.
Thu 11:13: Build DFE run rule for working start time: Thu Feb 05 11:13:15 GMT 2015.
Thu 11:13: Project location: /home/mvorkapic/workspace/working.
Thu 11:13: Detailed build log: /home/mvorkapic/workspace/working/RunRules/DFE/build.log.

Thu 11:13: Compiling Engine Code.
Thu 11:13: Building httpServer.max file. 
Thu 11:13: Setting environment variable:
Thu 11:13: MAXCOMPILER_BUILD_DIR : /network-scratch/mvorkapic/maxdc_builds/
Thu 11:13: MAX_BUILDPARAMS : DFEModel='ISCA' target='DFE' maxFileName='httpServer'  
Thu 11:13: Building output:
Thu 11:13: MaxCompiler version: 2014.1.1
Thu 11:13: Build "httpServer" start time: Thu Feb 05 11:13:19 GMT 2015
Thu 11:13: Main build process running as user mvorkapic on host grim.office.maxeler.com
Thu 11:13: Build location: /network-scratch/mvorkapic/maxdc_builds/05-02-15/httpServer_ISCA_DFE
Thu 11:13: Detailed build log available in "_build.log"
Thu 11:14: 
Thu 11:14: ENGINE BUILD PARAMETERS
Thu 11:14: 	 Build name: httpServer_ISCA_DFE
Thu 11:14: 	   DFEModel: ISCA               
Thu 11:14: 	maxFileName: httpServer         
Thu 11:14: 	     target: DFE                
Thu 11:14: 	 enableMPCX: false              
Thu 11:15: WARNING: Manager state machine 'httpServerStateMachine' has uassigned variables in 'outputFunction':
Thu 11:15: WARNING: Control signal 'tcp_to_sm.stall' has not been assigned in all cases
Thu 11:15: WARNING: 	Stack Trace: 
Thu 11:15: WARNING: 	com.maxeler.maxcompiler.v2.statemachine.manager.ManagerIO.pushInput(ManagerIO.java:109)
Thu 11:15: WARNING: 	httpServer.httpServerStateMachine.<init>(httpServerStateMachine.maxj:52)
Thu 11:15: WARNING: 	httpServer.httpServerManager.<init>(httpServerManager.maxj:40)
Thu 11:15: WARNING: 	httpServer.httpServerManager.main(httpServerManager.maxj:108)
Thu 11:15: Instantiating kernel "KernelLMem_Write_CommandAndDataStream"
Thu 11:15: Instantiating kernel "KernelLMem_Read_CommandAndDataStream"
Thu 11:15: WARNING: Manager state machine 'hashIndex' has uassigned variables in 'nextState':
Thu 11:15: WARNING: Variable has been partially assigned
Thu 11:15: WARNING: 	15 bits not set: ???????????????
Thu 11:15: WARNING: 	Stack Trace: 
Thu 11:15: WARNING: 	com.maxeler.maxcompiler.v2.statemachine.stdlib.Mem.romMapped(Mem.java:244)
Thu 11:15: WARNING: 	httpServer.hashIndex.<init>(hashIndex.maxj:28)
Thu 11:15: WARNING: 	httpServer.httpServerManager.<init>(httpServerManager.maxj:72)
Thu 11:15: WARNING: 	httpServer.httpServerManager.main(httpServerManager.maxj:108)
Thu 11:15: WARNING: Variable has been partially assigned
Thu 11:15: WARNING: 	15 bits not set: ???????????????
Thu 11:15: WARNING: 	Stack Trace: 
Thu 11:15: WARNING: 	com.maxeler.maxcompiler.v2.statemachine.stdlib.Mem.romMapped(Mem.java:244)
Thu 11:15: WARNING: 	httpServer.hashIndex.<init>(hashIndex.maxj:29)
Thu 11:15: WARNING: 	httpServer.httpServerManager.<init>(httpServerManager.maxj:72)
Thu 11:15: WARNING: 	httpServer.httpServerManager.main(httpServerManager.maxj:108)
Thu 11:15: WARNING: Manager state machine 'hashIndex' has uassigned variables in 'outputFunction':
Thu 11:15: WARNING: Control signal 'crcResultInput.stall' has not been assigned in all cases
Thu 11:15: WARNING: 	Stack Trace: 
Thu 11:15: WARNING: 	com.maxeler.maxcompiler.v2.statemachine.manager.ManagerIO.pushInput(ManagerIO.java:109)
Thu 11:15: WARNING: 	httpServer.hashIndex.<init>(hashIndex.maxj:19)
Thu 11:15: WARNING: 	httpServer.httpServerManager.<init>(httpServerManager.maxj:72)
Thu 11:15: WARNING: 	httpServer.httpServerManager.main(httpServerManager.maxj:108)
Thu 11:15: WARNING: Manager state machine 'LMEM' has uassigned variables in 'outputFunction':
Thu 11:15: WARNING: Control signal 'socketNumberInput.stall' has not been assigned in all cases
Thu 11:15: WARNING: 	Stack Trace: 
Thu 11:15: WARNING: 	com.maxeler.maxcompiler.v2.statemachine.manager.ManagerIO.pushInput(ManagerIO.java:109)
Thu 11:15: WARNING: 	httpServer.LMEM.<init>(LMEM.maxj:23)
Thu 11:15: WARNING: 	httpServer.httpServerManager.<init>(httpServerManager.maxj:76)
Thu 11:15: WARNING: 	httpServer.httpServerManager.main(httpServerManager.maxj:108)
Thu 11:15: WARNING: Control signal 'dataFromHashIndex.stall' has not been assigned in all cases
Thu 11:15: WARNING: 	Stack Trace: 
Thu 11:15: WARNING: 	com.maxeler.maxcompiler.v2.statemachine.manager.ManagerIO.pushInput(ManagerIO.java:109)
Thu 11:15: WARNING: 	httpServer.LMEM.<init>(LMEM.maxj:24)
Thu 11:15: WARNING: 	httpServer.httpServerManager.<init>(httpServerManager.maxj:76)
Thu 11:15: WARNING: 	httpServer.httpServerManager.main(httpServerManager.maxj:108)
Thu 11:15: Instantiating kernel "TxManagerKernelV1_kernel"
Thu 11:15: 
Thu 11:15: Compiling kernel "KernelLMem_Write_CommandAndDataStream"
Thu 11:15: 
Thu 11:15: Compiling kernel "KernelLMem_Read_CommandAndDataStream"
Thu 11:15: 
Thu 11:15: Compiling kernel "TxManagerKernelV1_kernel"
Thu 11:15: Generating input files (VHDL, netlists, MegaWizard/CoreGen)
Thu 11:16: WARNING: Ignoring printf statements in VHDL codegen.
Thu 11:16: WARNING: Ignoring printf statements in VHDL codegen.
Thu 11:16: WARNING: Ignoring printf statements in VHDL codegen.
Thu 11:16: WARNING: Ignoring printf statements in VHDL codegen.
Thu 11:16: WARNING: Ignoring printf statements in VHDL codegen.
Thu 11:16: WARNING: Ignoring printf statements in VHDL codegen.
Thu 11:17: WARNING: Ignoring printf statements in VHDL codegen.
Thu 11:17: Running back-end  build (16 phases)
Thu 11:17: (1/16) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Thu 11:17: (2/16) - Prepare for Placement (QuartusMap)
Thu 11:50: (3/16) - Generate Incremental Netlist (QuartusCdb)
Thu 11:52: (4/16) - Generate Resource Report (AlteraResourceUsageBuildPass)
Thu 11:52: (5/16) - Generate Annotated Source Code (AlteraResourceAnnotationBuildPass)
Thu 11:53: (6/16) - Analyse Resource Usage (AlteraResourceCounterPass)
Thu 11:53: 
Thu 11:53: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Thu 11:53: For this compile, we estimate this process may take up to 1 hour.
Thu 11:53: We recommend running in simulation to verify correctness before building hardware.
Thu 11:53: 
Thu 11:53: PRELIMINARY RESOURCE USAGE
Thu 11:53: Logic utilization:      77446 / 359200   (21.56%)
Thu 11:53: Multipliers (18x18):        4 / 704      (0.57%)
Thu 11:53: Block memory (bits): 11038634 / 54067200 (20.42%)
Thu 11:53: 
Thu 11:53: (7/16) - Place and Route DFE (AlteraMPPR)
Thu 11:53: Executing MPPR with 2 cost tables and 10 threads.
Thu 11:53: MPPR: Starting 2 cost tables
