0|145|Public
50|$|The <b>BEC</b> <b>connects</b> ideas, technologies, and {{knowledge}} created by students, faculty, and departments of the University of Michigan {{with the needs}} of both large and small corporations. The <b>BEC</b> team <b>connects</b> business community with university resources. This includes the task of navigating the academic areas and departments of the University to help businesses make the necessary connections and relationships.|$|R
2500|$|... A paper {{describing}} a fast sweep generator for a streak camera constructed using series <b>connected</b> avalanche <b>transistor</b> circuits.|$|R
40|$|IC {{printed-circuit board}} tester {{measures}} resistance {{as low as}} 0. 1 ohm but uses little power. Two 4. 7 kilohm resistors and <b>connected</b> <b>transistors</b> prevent current flow through operational amplifier until probe circuit is complete, eliminating need for on/off switch. Zener diode in series with amplifier output prevents audio oscillator operation until output has sufficient amplitude. Circuit utilizes 741 operational amplifier on 11. 2 volt battery or lower voltage amplifiers...|$|R
5000|$|In {{the middle}} of the transition, the {{resistor}} R3 limits the current flowing directly through the series <b>connected</b> <b>transistor</b> V3, diode V5 and transistor V4 that are all conducting. It also limits the output current in the case of output logical [...] "1" [...] and short connection to the ground. The strength of the gate may be increased without proportionally affecting the power consumption by removing the pull-up and pull-down resistors from the output stage.|$|R
40|$|The seven NPN Darlington <b>connected</b> <b>transistors</b> {{in these}} arrays are {{well suited for}} driving lamps, relays, or printer hammers {{in a variety of}} {{industrial}} and consumer applications. Their high breakdown voltage and internal suppression diodes insure freedom from problems associated with inductive loads. Peak inrush currents to 500 mA permit them to drive incandescent lamps. The MC 1413, B with a 2. 7 k � series input resistor is well suited for systems utilizing a 5. 0 V TTL or CMOS Logic. 1...|$|R
40|$|A {{method for}} {{modeling}} complex CMOS gates by {{the reduction of}} each gate to an effective equivalent inverter is introduced. The conducting and parasitic behavior of parallel and serially <b>connected</b> <b>transistors</b> is accurately analyzed and an equivalent transistor is extracted for each case, {{taking into account the}} actual operating conditions of each device in the structure. The accuracy of the method is validated by the results for two submicron technologies and its efficiency as a technique that can improve existing timing simulators is demonstrated. 1...|$|R
40|$|We <b>connect</b> <b>transistors</b> and {{proteins}} in two ways. The first is {{by showing that}} they {{have much in common}} as fundamental devices of electronics and life. The second is by describing how an evolvable wiring of electronic devices can parallel the wiring of {{proteins in}}to genetic regulatory networks. We then transform this connection into a methodology {{for the study of the}} evolutionary properties of circuits. The approach is based on the use of analog electronic circuit simulators. We present an example of implementation with the first results obtaine...|$|R
40|$|This paper {{presents}} the first 62 GHz fully onchip RF-DC rectifier in 65 nm CMOS technology. The rectifier is the bottleneck in realizing on-chip wireless power receivers. In this paper, efficiency {{problems of the}} mm-wave rectifier are discussed and the inductor-peaked rectifier structure is proposed and realized. By using an inductor-peaked diode <b>connected</b> <b>transistor,</b> self-threshold voltage modulation, and an output filter, the measured rectifier reaches 7 % efficiency with 1 mA current load. Compared to previous state-of-art 45 GHz rectifier with 1. 2 % efficiency [1], our solution achieves a higher efficiency at a higher frequency, providing a better solution for mm-wave wireless power receivers...|$|R
40|$|An {{efficient}} {{analytical method}} for calculating the propagation delay and the short-circuit power dissipation of CMOS gates is introduced in this paper. Key factors that determine {{the operation of}} a gate, such as the different modes of operation of serially <b>connected</b> <b>transistors,</b> {{the starting point of}} conduction, the parasitic behaviour of the short-circuiting block of a gate and the behaviour of parallel transistor structures are analyzed and properly modelled. The analysis is performed taking into account second order effects of short-channel devices and for non-zero transition time inputs. Analytical expressions for the output waveform, the propagation delay and the short-circuit power dissipation are obtained by solving the differential equations that govern the operation of the gate. The calculated results are in excellent agreement with SPICE simulations. I...|$|R
5000|$|Output {{resistance}} is found using a small-signal {{model for the}} circuit, shown in Figure 2. Transistor Q1 is replaced by its small-signal emitter resistance rE because it is diode <b>connected.</b> [...] <b>Transistor</b> Q2 is replaced with its hybrid-pi model. A test current Ix is attached at the output.|$|R
50|$|The second {{aspect of}} {{nanocircuit}} organization is interconnection. This involves logical and mathematical operations and the wires linking the transistors together {{that make this}} possible. In nanocircuits, nanotubes and other wires as narrow as one nanometer are used to link transistors together. Nanowires have been made from carbon nanotubes for a few years. Until a few years ago, transistors and nanowires were put together to produce the circuit. However, scientists {{have been able to}} produce a nanowire with transistors in it. In 2004, Harvard University nanotech pioneer Charles Lieber and his team have made a nanowire—10,000 times thinner than a sheet of paper—that contains a string of transistors. Essentially, transistors and nanowires are already pre-wired so as to eliminate the difficult task of trying to <b>connect</b> <b>transistors</b> together with nanowires.|$|R
50|$|The process {{involves}} the basic procedures of silicon dioxide (SiO2) oxidation, SiO2 etching and heat diffusion. The final steps involves oxidizing the entire wafer with an SiO2 layer, etching contact vias to the transistors, and depositing a covering metal layer over the oxide, thus <b>connecting</b> the <b>transistors</b> without manually wiring them together.|$|R
40|$|The {{object of}} investigation: the {{transistor}} key modules in the limiting modes and power converters. The {{purpose of the}} work: the development and investigation of the transistor key modules in the limiting modes and power converters with the improved energetic indicators. The optimization of the charts with the formation circuits has been performed, the keys with the high energetic and improved mass-dimensional indicators have been developed. The schemes of the transistor converters with the formation circuits and current-limitation, the circuit of the new transistor-thyristor key and the control system of the parallelly <b>connected</b> <b>transistor</b> modules have been developed. The subject of introduction: the experimental series of converters for the AC electric drives. The field of application: the converters of the DC and AC electric drives, the pulse regulation of the Voltage and current of the secondary power sourcesAvailable from VNTIC / VNTIC - Scientific & Technical Information Centre of RussiaSIGLERURussian Federatio...|$|R
2500|$|In the {{simplest}} case a common collector amplifier {{also known as}} emitter follower is used with {{the base of the}} regulating <b>transistor</b> <b>connected</b> directly to the voltage reference: ...|$|R
40|$|We {{report on}} {{enhanced}} room-temperature detection of terahertz radiation by several <b>connected</b> field-effect <b>transistors.</b> For this enhanced nonresonant detection, we have designed, fabricated, and tested plasmonic structures consisting of multiple InGaAs/GaAs pseudomorphic high electron-mobility <b>transistors</b> <b>connected</b> in series. Results show a 1. 63 -THz response that is {{directly proportional to}} the number of detecting transistors biased by a direct drain current at the same gate-to-source bias voltages. The responsivity in the saturation regime was found to be 170 V/W with the noise equivalent power in the range of 10 - 7 W/Hz 0. 5. The experimental data are in agreement with the detection mechanism based on the rectification of overdamped plasma waves excited by terahertz radiation in the transistor channel. © 2010 IEEE...|$|R
5000|$|The {{planar process}} is a {{manufacturing}} process used in the semiconductor industry to build individual components of a transistor, and in turn, <b>connect</b> those <b>transistors</b> together. It is the primary process by which modern integrated circuits are built. The process was developed by Jean Hoerni, one of the [...] "traitorous eight", while working at Fairchild Semiconductor, with a first patent issued 1959.|$|R
40|$|For many digital designs, {{implementation}} in pass transistor logic (PTL) {{has been shown}} to be superior in terms of area, timing, and power characteristics to static CMOS. One problem with PTL circuits is that the delay through serially <b>connected</b> <b>transistors</b> is quadratic in the number of stages. The objective of this work is to develop an automatic PTL buffer insertion and sizing procedure for minimizing Elmore delay. 1 Introduction For many complex logic functions, {{implementation in}} pass-transistor logic {{has been shown to}} be superior to static CMOS [1, 2, 3, 4]. Advantages of PTL include reduced area, faster switching, and lower power consumption. However, PTL designs are largely handcrafted, which is a time-consuming process [5]. At the Boolean level, PTL synthesis based on BDDs is effective [6]. However, synthesis based solely on BDDs is limited; it ignores electrical characteristics of the circuit family. For example, the delay of PTL is quadratically dependent on the number of seri [...] ...|$|R
40|$|Graduation date: 1999 The major {{limiting}} factor of DRAM access {{time is the}} low transconductance of the MOSFET's which have only limited current drive capability. The bipolar junction transistor(BJT) has a collector current amplification factor, β, times base current and is limited mostly by the willingness to supply this base current. This collector current is {{much larger than the}} MOSFET drain current under similar conditions. The requirements for low power and low power densities results in lower power supply voltages which are also inconsistent with the threshold voltage variations in CMOS technology, as a consequence at least pulsed body bias or synchronous body bias will probably be utilized. Given that of the CMOS body will be driven or the CMOS gate and body connected a BJT technique is proposed for ultra low voltages like Vdd= 0. 5. Utilizing present CMOS process technology good results can be achieved with ultra low power using gate-body <b>connected</b> <b>transistors</b> and a current sense amplifier...|$|R
40|$|This paper {{presents}} {{a model for}} characterizing delay in semicustom CMOS logic cells that accounts for input slew rate and output capacitance loading. The logic cells are decomposed into branches of series <b>connected</b> <b>transistors.</b> A method for deriving the model parameters and VHDL modeling of the branches is presented. This method drastically reduces the number of model parameters required for delaycharacterization. 1 Introduction Analog circuit simulators su#er from severe memory and execution time constraints and are hence unsuitable for VLSI circuits. Logic and timing simulators are much faster, but their accuracy depends upon {{the accuracy of the}} model for cell delay. In order to obtain a good accuracy, the dependence of CMOS cell delay upon both input slope #IS# and output load must be taken into account. A input slope dependent timing model for characterizing delay in CMOS logic gates was presented by Mishelo# in # 1 #. In order {{to reduce the number of}} parameters for delaycharacteriza [...] ...|$|R
40|$|This paper {{presents}} {{a new type}} diode <b>connected</b> MOS <b>transistor</b> to improve CMOS conventional rectifier's performance in RF energy harvester systems for wireless sensor networks in which the circuits are designed in 0. 18 [*]μm TSMC CMOS technology. The proposed diode <b>connected</b> MOS <b>transistor</b> uses a new bulk connection which leads to reduction in the threshold voltage and leakage current; therefore, it contributes to increment of the rectifier’s output voltage, output current, and efficiency when it is well important in the conventional CMOS rectifiers. The design technique for the rectifiers is explained and a matching network has been proposed to increase {{the sensitivity of the}} proposed rectifier. Five-stage rectifier with a matching network is proposed based on the optimization. The simulation results shows 18. 2 % improvement in the efficiency of the rectifier circuit and increase in sensitivity of RF energy harvester circuit. All circuits are designed in 0. 18 [*]μm TSMC CMOS technology...|$|R
40|$|This paper {{deals with}} a novel method which allows the serial {{connection}} of Insulated Gate Bipolar Transistors (IGBTs). The different dynamic characteristics of serially connected IGBTs during turn ON and OFF cause a short-term overvoltage stress in the transistors. In contrary to the commonly used techniques, the presented method reduces additional commutation losses by actively correcting turn ON and OFF delays. The presented method uses overvoltages as measured by a peak detector. The correction circuit doesn't require a high speed Analog-Digital converter (ADC) or high speed computation. The target power switch unit consists of two serial <b>connected</b> <b>transistors</b> with two identical parallel branches. The wellknown 2 -level inverter topology equipped with the power switch unit can be connected directly to the high-voltage grid. This converter topology was demanded by our industry partner for 11 MW mining machines. The paper contains a laboratory experiment conducted on a serial-parallel IGBT power switch unit with a tested output power of 1 kW...|$|R
40|$|This work {{presents}} a new low-loss active inductor whose self-resonance frequency and quality factor parameters {{can be adjusted}} independently from each other. In order to achieve this property, a new input topology has been employed which consists of cascode structure with a diode <b>connected</b> <b>transistor.</b> Furthermore, the proposed input topology makes the device robust {{in terms of its}} performance over variation in process, voltage and temperature. Additionally, RC feedback is used to cancel series-loss resistance of the active inductor, which allows self-resonant enhancement as well. Schematic and post-layout simulation results show the theoretical validity of the design. To validate the design feasibility for process, voltage and temperature changes, Monte Carlo and temperature analysis are done. Suggested structure shows inductor behavior in the frequency range of 0. 3 – 11. 3 GHz. Maximum quality factor is obtained as high as 2. 1 k at 5. 9 GHz. Total power consumption is as low as 1 mW with 1. 8 V power supply. Publisher's Versio...|$|R
50|$|CPL uses series {{transistors}} {{to select}} between possible inverted output {{values of the}} logic, the output of which drives an inverter The CMOS transmission gates consist of nMOS and pMOS <b>transistor</b> <b>connected</b> in parallel.|$|R
40|$|Abstract: The {{advantages}} of a signal processing in the logarithmic domain are recently pointed out by some authors [1, 2]. On the other hand, suitable logarithmic input amplifiers {{are available in the}} literature. The traditional logarithmic amplifier configuration based on a voltage operational amplifier with a diode <b>connected</b> <b>transistor</b> in its feedback loop, which displays a significantly reduced bandwidth at lower signal levels, was modified replacing the operational amplifier by a transconductance feedback amplifier. This solution overcomes the said problem completely and offers constant-bandwidth operation throughout the full signal range [3]. Some authors have proposed algorithmic architectures for the hardware realization of logarithmic Analogue to Digital Converters (ADC) [4, 5]. This paper presents a fully analogue architecture of logarithmic ADC. The proposed architecture represents a logarithmic version of the calliper rule based linear ADC recently proposed [6, 7]. The main feature of this architecture is the small number of reference resistors needed, namely 3 * 2 n/ 2 instead of 2 n, being n the number of bits of the binary converted sample...|$|R
40|$|In this paper, a {{modeling}} {{technique for}} CMOS gates, {{based on the}} reduction of each gate to an equivalent inverter, is presented. The proposed method can be incorporated in existing timing simulators {{in order to improve}} their accuracy. The conducting and parasitic behavior of parallel and serially <b>connected</b> <b>transistors</b> is accurately analyzed and an equivalent transistor is extracted for each case, taking into account the actual operating conditions of each device in the structure. The proposed model incorporates short-channel effects, the influence of body effect and is developed for nonzero transition time inputs. The exact time point when the gate starts conducting is efficiently calculated improving significantly the accuracy of the method. A mapping algorithm for reducing every possible input pattern of a gate to an equivalent signal is introduced and the "weight" of each transistor position in the gate structure is extracted. Complex gates are treated by first mapping every possible structure to a NAND/NOR gate and then by collapsing this gate to an equivalent inverter. Results are validated by comparisons to SPICE and ILLIADS 2 for three submicron technologies...|$|R
40|$|In this project, two {{new power}} {{efficient}} data-aware cells have been proposed. In the proposed cells, dynamic power consumption {{is reduced by}} reducing the voltage swing on the respective bit-lines during write operation. In first proposed cell (7 T BLC), an extra transistor is included {{in one of the}} pull down path of the 6 T cell. This transistor is known as a tail transistor and its switching activity is controlled by the voltage at the bit-line. The second cell (9 T cell) is designed after modifying the conventional 6 T cell at the architecture level. The switching operation of the pull up and pull down transistors of the left inverter is controlled by an additional write signal. The value of the write signal is decided by the data to be written in the cell. The cell behaves dynamically during write operation due to a broken latch which allows the data to be flipped quickly. The read operation in the 9 T cell is performed on a separate circuit which consists of two series <b>connected</b> <b>transistors</b> and one read bit-line...|$|R
40|$|Copyright © 2014 Mohammad Reza Shokrani et al. This is an {{open access}} article {{distributed}} under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. This paper presents a new type diode <b>connected</b> MOS <b>transistor</b> to improve CMOS conventional rectifier’s performance in RF energy harvester systems for wireless sensor networks in which the circuits are designed in 0. 1...|$|R
40|$|The {{experience}} gained {{in developing and}} applying {{solid state power controller}} (SSPC) technology at high voltage dc (HVDC) potentials and power levels of up to 25 kilowatts is summarized. The HVDC switching devices, power switching concepts, drive circuits, and very fast acting overcurrent protection circuits were analyzed. A 25 A bipolar breadboard with Darlington <b>connected</b> switching <b>transistor</b> was built. Fault testing at 900 volts was included. A bipolar transistor packaged breadboard design was developed. Power MOSFET remote power controller (RPC) was designed...|$|R
40|$|International audienceThe {{galvanic}} insulation around power transistors {{is often a}} requirement: the reference point of the power transistor may be at a high voltage level (series <b>connected</b> <b>transistors</b> or high voltage full bridges or inverters) and the insulation between the gate driver (operating at this reference point) and the external control part is fastidious. The optical insulation is {{a good candidate for}} high insulation levels, but this solution is costly while relaying on discrete implementations. In this paper, it is demonstrated how we have monolithically integrated a photoreceiver within a 600 V intelligent power device: first, a model has been developed (concerning the static and dynamical behaviors). Second, the model has been validated by a comparison with finite elements simulations (it has been used to forecast possible interactions with the main power part). Third, a 600 V power MOSFET with an integrated photoreceiver has been designed and manufactured, without any modification of the power transistor's process. Simulations and modeling have been used to study and to analyze the interactions between the power device and the photoreciever integrated within its active region. Our prototypes have been checked out in practice. Added to an intelligent switch, this solution simplifies the implementation of power devices while reducing costs...|$|R
40|$|International audienceThis paper {{presents}} the study on gate driver circuitries implemented to drive power devices in seriesconnection {{with the objective}} to minimize the conducted EMI perturbations and as well to improve theswitching speed of the power devices. More specifically, the propagation paths of parasitic currentsgenerated under very high switching speed are studied in different configurations trying to reduce theparasitic capacitance of each gate driver circuit with respect to ground/control reference potential andto minimize the common mode currents. In complex power converters, multi-cell, multi-level or evenseries connection of power devices, many driver circuits are required and implemented. Similarly, insuch converters, there are several dv/dt sources generated at different floating points that are exitingthe isolated barriers of the gate drivers (supplies and control signal isolation units) which mean thatconducted EMI perturbations can be amplified and the switching speed of the power devices could beaffected by multi-parasitic capacitances. Based on previous works, the paper analyses the best possibleconfigurations to minimize the common mode currents in series <b>connected</b> <b>transistor</b> topologies and toreduce the parasitic capacitance of the gate driver circuitries leading as well to a significant improvementof the switching speed of the power devices. In this article, experimental validations are used to approve the analysis...|$|R
40|$|AbstractThere is {{no doubt}} that static {{complementary}} CMOS logic {{is one of the most}} dominant logic-circuit families available. However, CMOS circuits with wide fan-in suffer from a relatively poor performance that is apparent in increased area, large time delay, and large power consumption. This is typically the case with CMOS circuits containing NMOS or PMOS stacks (i. e. branches containing a relatively large number of serially <b>connected</b> <b>transistors).</b> In this paper, a novel circuit that depends on applying the input signals in the form of pulses with a certain width will be presented as an alternative to stack circuits. The proposed scheme will be investigated quantitatively with the effect of the pulse width on the performance of the proposed scheme taken into account. The proposed scheme will be compared with the conventional CMOS logic from the points of view of area, high-to-low propagation delay, and average power consumption. The parameter variations and second-order effects will also be taken into account. Simulation results verify the correct operation of the proposed scheme and that the percentage reduction in the average propagation delay is 15. 8 % and 61. 25 % in cases of four and eight inputs, respectively, adopting the 45 nm CMOS technology with VDD= 1 V...|$|R
40|$|ABSTRACT: This paper {{describes}} {{the design of}} a bandgap reference, implemented in 32 nm FinFET technology. The paper introduced new method for increasing stability of output voltage of bandgap circuit. In the proposed architecture extra feedback is used for setting the output voltage in fixed voltage. This feedback makesbandgap circuit more stable and speedy employing back gate biasing of the FinFET devices. This circuit generates a reference voltage of 300 mV and has a variation about 0. 041 % versus temperature in TT corner. High gain OTA utilized in the feedback loop was designed by innovative bulk FinFET devices. FinFET OTA used in this work is very low power and high speed compared to conventional CMOS designs. It was tested with supply voltages between 0. 7 and 0. 9 volt and between- 40 ͦ C and + 120 ͦ C. The variation of output voltage versus VDD variation is lower than 0. 01 % in TT corner. This circuit works in a current feedback mode, and it generates its own reference current, resulting in a stable operation. For resistor and diode <b>connected</b> <b>transistor</b> the technology elements were used instead of ideal components. The technology in use is 32 nm PTM...|$|R
40|$|There is {{no doubt}} that static {{complementary}} CMOS logic {{is one of the most}} dominant logic-circuit families available. However, CMOS circuits with wide fan-in suffer from a relatively poor performance that is apparent in increased area, large time delay, and large power consumption. This is typically the case with CMOS circuits containing NMOS or PMOS stacks (i. e. branches containing a relatively large number of serially <b>connected</b> <b>transistors).</b> In this paper, a novel circuit that depends on applying the input signals in the form of pulses with a certain width will be presented as an alternative to stack circuits. The proposed scheme will be investigated quantitatively with the effect of the pulse width on the performance of the proposed scheme taken into account. The proposed scheme will be compared with the conventional CMOS logic from the points of view of area, high-to-low propagation delay, and average power consumption. The parameter variations and second-order effects will also be taken into account. Simulation results verify the correct operation of the proposed scheme and that the percentage reduction in the average propagation delay is 15. 8 % and 61. 25 % in cases of four and eight inputs, respectively, adopting the 45  nm CMOS technology with VDD =  1  V...|$|R
5000|$|Holiday lights can be {{animated}} using special [...] "flasher" [...] or interrupter bulbs (usually a red tipped replacement bulb {{included with}} the set) or by electronic controller. Flasher bulbs use a bi-metallic strip which interrupts the series circuit when the lamp becomes hot. An electronic holiday light controller usually has a diode bridge followed by a resistor-based voltage divider, a filter capacitor and a fixed-program microcontroller. The micro-controller has three or four outputs which are <b>connected</b> to <b>transistors</b> or thyristor which control interleaved circuits, each with lamps of a single color.|$|R
50|$|The driver may employ many <b>transistors</b> <b>connected</b> {{parallel}} and serial.The transistors are floating {{and need}} DC isolation for their gates.To do this, the gate signal is connected via optical fiber, or the gates {{are driven by}} a large transformer.In this case, careful compensation for feedback is needed to prevent oscillation.|$|R
5000|$|A Darlington {{transistor}} (also {{known as}} Darlington pair) achieves very high current amplification by <b>connecting</b> two bipolar <b>transistors</b> in direct DC coupling so the current amplified {{by the first}} transistor is amplified further by the second one. The resultant current gain {{is the product of}} those of the two component transistors: ...|$|R
