{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651259905340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651259905340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 15:18:25 2022 " "Processing started: Fri Apr 29 15:18:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651259905340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1651259905340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1651259905341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1651259906037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1651259906037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651259913089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651259913089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651259913095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651259913095 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(96) " "Verilog HDL warning at ALU.v(96): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1651259913100 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(97) " "Verilog HDL warning at ALU.v(97): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1651259913101 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(13) " "Verilog HDL information at ALU.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1651259913101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651259913102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651259913102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651259913108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651259913108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 2 2 " "Found 2 design units, including 2 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651259913115 ""} { "Info" "ISGN_ENTITY_NAME" "2 Chip " "Found entity 2: Chip" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651259913115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651259913115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651259913121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651259913121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651259913127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651259913127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BCompare.v(3) " "Verilog HDL information at BCompare.v(3): always construct contains both blocking and non-blocking assignments" {  } { { "BCompare.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/BCompare.v" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1651259913132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcompare.v 1 1 " "Found 1 design units, including 1 entities, in source file bcompare.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCompare " "Found entity 1: BCompare" {  } { { "BCompare.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/BCompare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651259913133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651259913133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651259913139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651259913139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immextend.v 1 1 " "Found 1 design units, including 1 entities, in source file immextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmExtend " "Found entity 1: ImmExtend" {  } { { "ImmExtend.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ImmExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651259913146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651259913146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSelect testbench.v(21) " "Verilog HDL Implicit Net warning at testbench.v(21): created implicit net for \"PCSelect\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651259913147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWEn testbench.v(22) " "Verilog HDL Implicit Net warning at testbench.v(22): created implicit net for \"RegWEn\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651259913147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ImmSel testbench.v(23) " "Verilog HDL Implicit Net warning at testbench.v(23): created implicit net for \"ImmSel\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651259913147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BrUn testbench.v(24) " "Verilog HDL Implicit Net warning at testbench.v(24): created implicit net for \"BrUn\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651259913147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BEQ testbench.v(25) " "Verilog HDL Implicit Net warning at testbench.v(25): created implicit net for \"BEQ\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651259913147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BLT testbench.v(26) " "Verilog HDL Implicit Net warning at testbench.v(26): created implicit net for \"BLT\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651259913147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSel testbench.v(27) " "Verilog HDL Implicit Net warning at testbench.v(27): created implicit net for \"BSel\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651259913147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASel testbench.v(28) " "Verilog HDL Implicit Net warning at testbench.v(28): created implicit net for \"ASel\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651259913147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WBSel testbench.v(30) " "Verilog HDL Implicit Net warning at testbench.v(30): created implicit net for \"WBSel\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651259913147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemRW testbench.v(31) " "Verilog HDL Implicit Net warning at testbench.v(31): created implicit net for \"MemRW\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651259913147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DmemOut Datapath.v(36) " "Verilog HDL Implicit Net warning at Datapath.v(36): created implicit net for \"DmemOut\"" {  } { { "Datapath.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1651259913147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1651259913186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:Imem " "Elaborating entity \"ROM\" for hierarchy \"ROM:Imem\"" {  } { { "Datapath.v" "Imem" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651259913189 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "storage ROM.v(7) " "Verilog HDL warning at ROM.v(7): initial value for variable storage should be constant" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 7 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1651259913191 "|Datapath|ROM:Imem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ROM.v(21) " "Verilog HDL Always Construct warning at ROM.v(21): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913192 "|Datapath|ROM:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "storage 0 ROM.v(2) " "Net \"storage\" at ROM.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1651259913192 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ROM.v(21) " "Inferred latch for \"out\[0\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913193 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ROM.v(21) " "Inferred latch for \"out\[1\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913194 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ROM.v(21) " "Inferred latch for \"out\[2\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913194 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ROM.v(21) " "Inferred latch for \"out\[3\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913195 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ROM.v(21) " "Inferred latch for \"out\[4\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913195 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ROM.v(21) " "Inferred latch for \"out\[5\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913195 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ROM.v(21) " "Inferred latch for \"out\[6\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913195 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ROM.v(21) " "Inferred latch for \"out\[7\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913195 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ROM.v(21) " "Inferred latch for \"out\[8\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913195 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ROM.v(21) " "Inferred latch for \"out\[9\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913195 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ROM.v(21) " "Inferred latch for \"out\[10\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913195 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ROM.v(21) " "Inferred latch for \"out\[11\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913196 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ROM.v(21) " "Inferred latch for \"out\[12\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913196 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ROM.v(21) " "Inferred latch for \"out\[13\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913196 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ROM.v(21) " "Inferred latch for \"out\[14\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913196 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ROM.v(21) " "Inferred latch for \"out\[15\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913196 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ROM.v(21) " "Inferred latch for \"out\[16\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913196 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ROM.v(21) " "Inferred latch for \"out\[17\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913196 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ROM.v(21) " "Inferred latch for \"out\[18\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ROM.v(21) " "Inferred latch for \"out\[19\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ROM.v(21) " "Inferred latch for \"out\[20\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ROM.v(21) " "Inferred latch for \"out\[21\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ROM.v(21) " "Inferred latch for \"out\[22\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ROM.v(21) " "Inferred latch for \"out\[23\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ROM.v(21) " "Inferred latch for \"out\[24\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ROM.v(21) " "Inferred latch for \"out\[25\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ROM.v(21) " "Inferred latch for \"out\[26\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ROM.v(21) " "Inferred latch for \"out\[27\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ROM.v(21) " "Inferred latch for \"out\[28\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ROM.v(21) " "Inferred latch for \"out\[29\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ROM.v(21) " "Inferred latch for \"out\[30\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913197 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ROM.v(21) " "Inferred latch for \"out\[31\]\" at ROM.v(21)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913198 "|Datapath|ROM:Imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:regs " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:regs\"" {  } { { "Datapath.v" "regs" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651259913209 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 RegFile.v(24) " "Verilog HDL Always Construct warning at RegFile.v(24): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913217 "|Datapath|RegFile:regs"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 RegFile.v(24) " "Verilog HDL Always Construct warning at RegFile.v(24): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913217 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] RegFile.v(24) " "Inferred latch for \"out2\[0\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913217 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] RegFile.v(24) " "Inferred latch for \"out2\[1\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913217 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] RegFile.v(24) " "Inferred latch for \"out2\[2\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913217 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] RegFile.v(24) " "Inferred latch for \"out2\[3\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913217 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] RegFile.v(24) " "Inferred latch for \"out2\[4\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913217 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] RegFile.v(24) " "Inferred latch for \"out2\[5\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] RegFile.v(24) " "Inferred latch for \"out2\[6\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] RegFile.v(24) " "Inferred latch for \"out2\[7\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] RegFile.v(24) " "Inferred latch for \"out2\[8\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] RegFile.v(24) " "Inferred latch for \"out2\[9\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] RegFile.v(24) " "Inferred latch for \"out2\[10\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] RegFile.v(24) " "Inferred latch for \"out2\[11\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] RegFile.v(24) " "Inferred latch for \"out2\[12\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] RegFile.v(24) " "Inferred latch for \"out2\[13\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] RegFile.v(24) " "Inferred latch for \"out2\[14\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] RegFile.v(24) " "Inferred latch for \"out2\[15\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[16\] RegFile.v(24) " "Inferred latch for \"out2\[16\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[17\] RegFile.v(24) " "Inferred latch for \"out2\[17\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[18\] RegFile.v(24) " "Inferred latch for \"out2\[18\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[19\] RegFile.v(24) " "Inferred latch for \"out2\[19\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[20\] RegFile.v(24) " "Inferred latch for \"out2\[20\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[21\] RegFile.v(24) " "Inferred latch for \"out2\[21\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[22\] RegFile.v(24) " "Inferred latch for \"out2\[22\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[23\] RegFile.v(24) " "Inferred latch for \"out2\[23\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[24\] RegFile.v(24) " "Inferred latch for \"out2\[24\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[25\] RegFile.v(24) " "Inferred latch for \"out2\[25\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[26\] RegFile.v(24) " "Inferred latch for \"out2\[26\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[27\] RegFile.v(24) " "Inferred latch for \"out2\[27\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[28\] RegFile.v(24) " "Inferred latch for \"out2\[28\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[29\] RegFile.v(24) " "Inferred latch for \"out2\[29\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[30\] RegFile.v(24) " "Inferred latch for \"out2\[30\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[31\] RegFile.v(24) " "Inferred latch for \"out2\[31\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] RegFile.v(24) " "Inferred latch for \"out1\[0\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913218 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] RegFile.v(24) " "Inferred latch for \"out1\[1\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] RegFile.v(24) " "Inferred latch for \"out1\[2\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] RegFile.v(24) " "Inferred latch for \"out1\[3\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] RegFile.v(24) " "Inferred latch for \"out1\[4\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] RegFile.v(24) " "Inferred latch for \"out1\[5\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] RegFile.v(24) " "Inferred latch for \"out1\[6\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] RegFile.v(24) " "Inferred latch for \"out1\[7\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] RegFile.v(24) " "Inferred latch for \"out1\[8\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[9\] RegFile.v(24) " "Inferred latch for \"out1\[9\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[10\] RegFile.v(24) " "Inferred latch for \"out1\[10\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[11\] RegFile.v(24) " "Inferred latch for \"out1\[11\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[12\] RegFile.v(24) " "Inferred latch for \"out1\[12\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[13\] RegFile.v(24) " "Inferred latch for \"out1\[13\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[14\] RegFile.v(24) " "Inferred latch for \"out1\[14\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[15\] RegFile.v(24) " "Inferred latch for \"out1\[15\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[16\] RegFile.v(24) " "Inferred latch for \"out1\[16\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[17\] RegFile.v(24) " "Inferred latch for \"out1\[17\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[18\] RegFile.v(24) " "Inferred latch for \"out1\[18\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[19\] RegFile.v(24) " "Inferred latch for \"out1\[19\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[20\] RegFile.v(24) " "Inferred latch for \"out1\[20\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[21\] RegFile.v(24) " "Inferred latch for \"out1\[21\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[22\] RegFile.v(24) " "Inferred latch for \"out1\[22\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[23\] RegFile.v(24) " "Inferred latch for \"out1\[23\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[24\] RegFile.v(24) " "Inferred latch for \"out1\[24\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[25\] RegFile.v(24) " "Inferred latch for \"out1\[25\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[26\] RegFile.v(24) " "Inferred latch for \"out1\[26\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[27\] RegFile.v(24) " "Inferred latch for \"out1\[27\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[28\] RegFile.v(24) " "Inferred latch for \"out1\[28\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[29\] RegFile.v(24) " "Inferred latch for \"out1\[29\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[30\] RegFile.v(24) " "Inferred latch for \"out1\[30\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[31\] RegFile.v(24) " "Inferred latch for \"out1\[31\]\" at RegFile.v(24)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913219 "|Datapath|RegFile:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCompare BCompare:compare " "Elaborating entity \"BCompare\" for hierarchy \"BCompare:compare\"" {  } { { "Datapath.v" "compare" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651259913221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:cu " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:cu\"" {  } { { "Datapath.v" "cu" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651259913224 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWEn ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"RegWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913225 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSel ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"ImmSel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913225 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BrUn ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"BrUn\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913225 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSelect ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"PCSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913225 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BSel ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"BSel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913225 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASel ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"ASel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913225 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOP ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"ALUOP\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913225 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRW ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"MemRW\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913225 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WBSel ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"WBSel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913225 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WBSel ControlUnit.v(10) " "Inferred latch for \"WBSel\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913226 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRW ControlUnit.v(10) " "Inferred latch for \"MemRW\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913226 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[0\] ControlUnit.v(10) " "Inferred latch for \"ALUOP\[0\]\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913226 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[1\] ControlUnit.v(10) " "Inferred latch for \"ALUOP\[1\]\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913226 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[2\] ControlUnit.v(10) " "Inferred latch for \"ALUOP\[2\]\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913226 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[3\] ControlUnit.v(10) " "Inferred latch for \"ALUOP\[3\]\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913226 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASel ControlUnit.v(10) " "Inferred latch for \"ASel\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913226 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSel ControlUnit.v(10) " "Inferred latch for \"BSel\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913226 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSelect ControlUnit.v(10) " "Inferred latch for \"PCSelect\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913226 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrUn ControlUnit.v(10) " "Inferred latch for \"BrUn\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913226 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSel ControlUnit.v(10) " "Inferred latch for \"ImmSel\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913226 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWEn ControlUnit.v(10) " "Inferred latch for \"RegWEn\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913226 "|Datapath|ControlUnit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "Datapath.v" "pc" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651259913228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmExtend ImmExtend:longBoi " "Elaborating entity \"ImmExtend\" for hierarchy \"ImmExtend:longBoi\"" {  } { { "Datapath.v" "longBoi" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651259913231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651259913233 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913234 "|Datapath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913234 "|Datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[0\] ALU.v(13) " "Inferred latch for \"status\[0\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913234 "|Datapath|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "Datapath.v" "ram" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651259913236 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en RAM.v(20) " "Verilog HDL Always Construct warning at RAM.v(20): inferring latch(es) for variable \"en\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out RAM.v(20) " "Verilog HDL Always Construct warning at RAM.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] RAM.v(20) " "Inferred latch for \"out\[0\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] RAM.v(20) " "Inferred latch for \"out\[1\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] RAM.v(20) " "Inferred latch for \"out\[2\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] RAM.v(20) " "Inferred latch for \"out\[3\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] RAM.v(20) " "Inferred latch for \"out\[4\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] RAM.v(20) " "Inferred latch for \"out\[5\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] RAM.v(20) " "Inferred latch for \"out\[6\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] RAM.v(20) " "Inferred latch for \"out\[7\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] RAM.v(20) " "Inferred latch for \"out\[8\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] RAM.v(20) " "Inferred latch for \"out\[9\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] RAM.v(20) " "Inferred latch for \"out\[10\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] RAM.v(20) " "Inferred latch for \"out\[11\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] RAM.v(20) " "Inferred latch for \"out\[12\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913238 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] RAM.v(20) " "Inferred latch for \"out\[13\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] RAM.v(20) " "Inferred latch for \"out\[14\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] RAM.v(20) " "Inferred latch for \"out\[15\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] RAM.v(20) " "Inferred latch for \"out\[16\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] RAM.v(20) " "Inferred latch for \"out\[17\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] RAM.v(20) " "Inferred latch for \"out\[18\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] RAM.v(20) " "Inferred latch for \"out\[19\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] RAM.v(20) " "Inferred latch for \"out\[20\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] RAM.v(20) " "Inferred latch for \"out\[21\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] RAM.v(20) " "Inferred latch for \"out\[22\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] RAM.v(20) " "Inferred latch for \"out\[23\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] RAM.v(20) " "Inferred latch for \"out\[24\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] RAM.v(20) " "Inferred latch for \"out\[25\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] RAM.v(20) " "Inferred latch for \"out\[26\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] RAM.v(20) " "Inferred latch for \"out\[27\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] RAM.v(20) " "Inferred latch for \"out\[28\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] RAM.v(20) " "Inferred latch for \"out\[29\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] RAM.v(20) " "Inferred latch for \"out\[30\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] RAM.v(20) " "Inferred latch for \"out\[31\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[0\] RAM.v(20) " "Inferred latch for \"en\[0\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[1\] RAM.v(20) " "Inferred latch for \"en\[1\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[2\] RAM.v(20) " "Inferred latch for \"en\[2\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[3\] RAM.v(20) " "Inferred latch for \"en\[3\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913239 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[4\] RAM.v(20) " "Inferred latch for \"en\[4\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913240 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[5\] RAM.v(20) " "Inferred latch for \"en\[5\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913240 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[6\] RAM.v(20) " "Inferred latch for \"en\[6\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913240 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[7\] RAM.v(20) " "Inferred latch for \"en\[7\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913240 "|Datapath|RAM:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chip RAM:ram\|Chip:c0 " "Elaborating entity \"Chip\" for hierarchy \"RAM:ram\|Chip:c0\"" {  } { { "RAM.v" "c0" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651259913241 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out RAM.v(71) " "Verilog HDL Always Construct warning at RAM.v(71): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] RAM.v(71) " "Inferred latch for \"out\[0\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] RAM.v(71) " "Inferred latch for \"out\[1\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] RAM.v(71) " "Inferred latch for \"out\[2\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] RAM.v(71) " "Inferred latch for \"out\[3\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] RAM.v(71) " "Inferred latch for \"out\[4\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] RAM.v(71) " "Inferred latch for \"out\[5\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] RAM.v(71) " "Inferred latch for \"out\[6\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] RAM.v(71) " "Inferred latch for \"out\[7\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] RAM.v(71) " "Inferred latch for \"out\[8\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] RAM.v(71) " "Inferred latch for \"out\[9\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] RAM.v(71) " "Inferred latch for \"out\[10\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] RAM.v(71) " "Inferred latch for \"out\[11\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] RAM.v(71) " "Inferred latch for \"out\[12\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] RAM.v(71) " "Inferred latch for \"out\[13\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] RAM.v(71) " "Inferred latch for \"out\[14\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] RAM.v(71) " "Inferred latch for \"out\[15\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] RAM.v(71) " "Inferred latch for \"out\[16\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] RAM.v(71) " "Inferred latch for \"out\[17\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] RAM.v(71) " "Inferred latch for \"out\[18\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] RAM.v(71) " "Inferred latch for \"out\[19\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] RAM.v(71) " "Inferred latch for \"out\[20\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] RAM.v(71) " "Inferred latch for \"out\[21\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] RAM.v(71) " "Inferred latch for \"out\[22\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] RAM.v(71) " "Inferred latch for \"out\[23\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] RAM.v(71) " "Inferred latch for \"out\[24\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] RAM.v(71) " "Inferred latch for \"out\[25\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] RAM.v(71) " "Inferred latch for \"out\[26\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] RAM.v(71) " "Inferred latch for \"out\[27\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] RAM.v(71) " "Inferred latch for \"out\[28\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] RAM.v(71) " "Inferred latch for \"out\[29\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] RAM.v(71) " "Inferred latch for \"out\[30\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] RAM.v(71) " "Inferred latch for \"out\[31\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1651259913242 "|Datapath|RAM:ram|Chip:c0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1651259913388 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1651259913418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651259913432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 15:18:33 2022 " "Processing ended: Fri Apr 29 15:18:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651259913432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651259913432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651259913432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1651259913432 ""}
