Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan  8 09:58:08 2020
| Host         : ubu64 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file MODULE_timing_summary_routed.rpt -pb MODULE_timing_summary_routed.pb -rpx MODULE_timing_summary_routed.rpx -warn_on_violation
| Design       : MODULE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: ticksek_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.792        0.000                      0                   29        0.348        0.000                      0                   29        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.792        0.000                      0                   29        0.348        0.000                      0                   29        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 2.133ns (40.984%)  route 3.071ns (59.015%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.591    counter_reg[4]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  ticksek_i_8/O
                         net (fo=1, routed)           0.702     7.417    ticksek_i_8_n_0
    SLICE_X2Y117         LUT5 (Prop_lut5_I4_O)        0.124     7.541 r  ticksek_i_4/O
                         net (fo=30, routed)          1.541     9.082    ticksek_i_4_n_0
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.124     9.206 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.206    counter[0]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    counter_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    counter_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    counter_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    counter_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    counter_reg[16]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    counter_reg[20]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.511 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.511    counter_reg[24]_i_1_n_6
    SLICE_X0Y118         FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.579    15.001    CLK_IBUF_BUFG
    SLICE_X0Y118         FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDCE (Setup_fdce_C_D)        0.062    15.303    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 2.112ns (40.745%)  route 3.071ns (59.255%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.591    counter_reg[4]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  ticksek_i_8/O
                         net (fo=1, routed)           0.702     7.417    ticksek_i_8_n_0
    SLICE_X2Y117         LUT5 (Prop_lut5_I4_O)        0.124     7.541 r  ticksek_i_4/O
                         net (fo=30, routed)          1.541     9.082    ticksek_i_4_n_0
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.124     9.206 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.206    counter[0]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    counter_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    counter_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    counter_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    counter_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    counter_reg[16]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    counter_reg[20]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.490 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.490    counter_reg[24]_i_1_n_4
    SLICE_X0Y118         FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.579    15.001    CLK_IBUF_BUFG
    SLICE_X0Y118         FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDCE (Setup_fdce_C_D)        0.062    15.303    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 2.038ns (39.887%)  route 3.071ns (60.113%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.591    counter_reg[4]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  ticksek_i_8/O
                         net (fo=1, routed)           0.702     7.417    ticksek_i_8_n_0
    SLICE_X2Y117         LUT5 (Prop_lut5_I4_O)        0.124     7.541 r  ticksek_i_4/O
                         net (fo=30, routed)          1.541     9.082    ticksek_i_4_n_0
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.124     9.206 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.206    counter[0]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    counter_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    counter_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    counter_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    counter_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    counter_reg[16]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    counter_reg[20]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.416 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.416    counter_reg[24]_i_1_n_5
    SLICE_X0Y118         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.579    15.001    CLK_IBUF_BUFG
    SLICE_X0Y118         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDCE (Setup_fdce_C_D)        0.062    15.303    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 2.022ns (39.698%)  route 3.071ns (60.302%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.591    counter_reg[4]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  ticksek_i_8/O
                         net (fo=1, routed)           0.702     7.417    ticksek_i_8_n_0
    SLICE_X2Y117         LUT5 (Prop_lut5_I4_O)        0.124     7.541 r  ticksek_i_4/O
                         net (fo=30, routed)          1.541     9.082    ticksek_i_4_n_0
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.124     9.206 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.206    counter[0]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    counter_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    counter_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    counter_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    counter_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    counter_reg[16]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.177    counter_reg[20]_i_1_n_0
    SLICE_X0Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.400 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.400    counter_reg[24]_i_1_n_7
    SLICE_X0Y118         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.579    15.001    CLK_IBUF_BUFG
    SLICE_X0Y118         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDCE (Setup_fdce_C_D)        0.062    15.303    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 2.019ns (39.663%)  route 3.071ns (60.337%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.591    counter_reg[4]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  ticksek_i_8/O
                         net (fo=1, routed)           0.702     7.417    ticksek_i_8_n_0
    SLICE_X2Y117         LUT5 (Prop_lut5_I4_O)        0.124     7.541 r  ticksek_i_4/O
                         net (fo=30, routed)          1.541     9.082    ticksek_i_4_n_0
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.124     9.206 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.206    counter[0]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    counter_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    counter_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    counter_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    counter_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    counter_reg[16]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.397 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.397    counter_reg[20]_i_1_n_6
    SLICE_X0Y117         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.581    15.003    CLK_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.062    15.305    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.998ns (39.413%)  route 3.071ns (60.587%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.591    counter_reg[4]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  ticksek_i_8/O
                         net (fo=1, routed)           0.702     7.417    ticksek_i_8_n_0
    SLICE_X2Y117         LUT5 (Prop_lut5_I4_O)        0.124     7.541 r  ticksek_i_4/O
                         net (fo=30, routed)          1.541     9.082    ticksek_i_4_n_0
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.124     9.206 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.206    counter[0]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    counter_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    counter_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    counter_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    counter_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    counter_reg[16]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.376 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.376    counter_reg[20]_i_1_n_4
    SLICE_X0Y117         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.581    15.003    CLK_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.062    15.305    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.924ns (38.515%)  route 3.071ns (61.485%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.591    counter_reg[4]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  ticksek_i_8/O
                         net (fo=1, routed)           0.702     7.417    ticksek_i_8_n_0
    SLICE_X2Y117         LUT5 (Prop_lut5_I4_O)        0.124     7.541 r  ticksek_i_4/O
                         net (fo=30, routed)          1.541     9.082    ticksek_i_4_n_0
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.124     9.206 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.206    counter[0]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    counter_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    counter_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    counter_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    counter_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    counter_reg[16]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.302 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.302    counter_reg[20]_i_1_n_5
    SLICE_X0Y117         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.581    15.003    CLK_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.062    15.305    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 1.908ns (38.318%)  route 3.071ns (61.682%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.591    counter_reg[4]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  ticksek_i_8/O
                         net (fo=1, routed)           0.702     7.417    ticksek_i_8_n_0
    SLICE_X2Y117         LUT5 (Prop_lut5_I4_O)        0.124     7.541 r  ticksek_i_4/O
                         net (fo=30, routed)          1.541     9.082    ticksek_i_4_n_0
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.124     9.206 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.206    counter[0]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    counter_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    counter_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    counter_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    counter_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.063    counter_reg[16]_i_1_n_0
    SLICE_X0Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.286 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.286    counter_reg[20]_i_1_n_7
    SLICE_X0Y117         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.581    15.003    CLK_IBUF_BUFG
    SLICE_X0Y117         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)        0.062    15.305    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.905ns (38.281%)  route 3.071ns (61.719%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.591    counter_reg[4]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  ticksek_i_8/O
                         net (fo=1, routed)           0.702     7.417    ticksek_i_8_n_0
    SLICE_X2Y117         LUT5 (Prop_lut5_I4_O)        0.124     7.541 r  ticksek_i_4/O
                         net (fo=30, routed)          1.541     9.082    ticksek_i_4_n_0
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.124     9.206 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.206    counter[0]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    counter_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    counter_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    counter_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    counter_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.283 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.283    counter_reg[16]_i_1_n_6
    SLICE_X0Y116         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.582    15.004    CLK_IBUF_BUFG
    SLICE_X0Y116         FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062    15.306    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.884ns (38.019%)  route 3.071ns (61.981%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.704     5.306    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.829     6.591    counter_reg[4]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  ticksek_i_8/O
                         net (fo=1, routed)           0.702     7.417    ticksek_i_8_n_0
    SLICE_X2Y117         LUT5 (Prop_lut5_I4_O)        0.124     7.541 r  ticksek_i_4/O
                         net (fo=30, routed)          1.541     9.082    ticksek_i_4_n_0
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.124     9.206 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.206    counter[0]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    counter_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    counter_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    counter_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    counter_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.262 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.262    counter_reg[16]_i_1_n_4
    SLICE_X0Y116         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.582    15.004    CLK_IBUF_BUFG
    SLICE_X0Y116         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y116         FDCE (Setup_fdce_C_D)        0.062    15.306    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  5.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.513%)  route 0.197ns (43.487%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.197     1.852    counter_reg[0]
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.045     1.897 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.897    counter[0]_i_6_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.967 r  counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.967    counter_reg[0]_i_1_n_7
    SLICE_X0Y112         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.032    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105     1.619    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.280ns (58.701%)  route 0.197ns (41.299%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.197     1.852    counter_reg[0]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.042     1.894 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.894    eqOp
    SLICE_X0Y112         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.991 r  counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.991    counter_reg[0]_i_1_n_6
    SLICE_X0Y112         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.032    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105     1.619    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ticksek_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.555%)  route 0.323ns (63.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.323     1.978    counter_reg[0]
    SLICE_X2Y115         LUT5 (Prop_lut5_I4_O)        0.045     2.023 r  ticksek_i_1/O
                         net (fo=1, routed)           0.000     2.023    ticksek_i_1_n_0
    SLICE_X2Y115         FDCE                                         r  ticksek_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.030    CLK_IBUF_BUFG
    SLICE_X2Y115         FDCE                                         r  ticksek_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y115         FDCE (Hold_fdce_C_D)         0.120     1.647    ticksek_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.308ns (60.991%)  route 0.197ns (39.009%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.197     1.852    counter_reg[0]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.042     1.894 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.894    eqOp
    SLICE_X0Y112         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     2.019 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    counter_reg[0]_i_1_n_5
    SLICE_X0Y112         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.032    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105     1.619    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.329ns (62.548%)  route 0.197ns (37.452%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.197     1.852    counter_reg[0]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.042     1.894 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.894    eqOp
    SLICE_X0Y112         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.146     2.040 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.040    counter_reg[0]_i_1_n_4
    SLICE_X0Y112         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.867     2.032    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105     1.619    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.256ns (47.186%)  route 0.287ns (52.814%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.287     1.942    counter_reg[0]
    SLICE_X0Y114         LUT5 (Prop_lut5_I1_O)        0.045     1.987 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.987    counter[8]_i_5_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.057 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.057    counter_reg[8]_i_1_n_7
    SLICE_X0Y114         FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  counter_reg[8]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.105     1.633    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.251ns (45.685%)  route 0.298ns (54.315%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.298     1.954    counter_reg[0]
    SLICE_X0Y115         LUT5 (Prop_lut5_I1_O)        0.045     1.999 r  counter[12]_i_4/O
                         net (fo=1, routed)           0.000     1.999    counter[12]_i_4_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.064 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.064    counter_reg[12]_i_1_n_6
    SLICE_X0Y115         FDCE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.865     2.030    CLK_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  counter_reg[13]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X0Y115         FDCE (Hold_fdce_C_D)         0.105     1.632    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.369ns (65.195%)  route 0.197ns (34.805%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.197     1.852    counter_reg[0]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.042     1.894 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.894    eqOp
    SLICE_X0Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.026 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.026    counter_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.080 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.080    counter_reg[4]_i_1_n_7
    SLICE_X0Y113         FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105     1.633    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.380ns (65.859%)  route 0.197ns (34.141%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.197     1.852    counter_reg[0]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.042     1.894 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.894    eqOp
    SLICE_X0Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.026 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.026    counter_reg[0]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.091 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.091    counter_reg[4]_i_1_n_5
    SLICE_X0Y113         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105     1.633    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.292ns (50.473%)  route 0.287ns (49.527%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.287     1.942    counter_reg[0]
    SLICE_X0Y114         LUT5 (Prop_lut5_I1_O)        0.045     1.987 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.987    counter[8]_i_5_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.093 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.093    counter_reg[8]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  counter_reg[9]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.105     1.633    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.460    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y116    counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y116    counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y115    counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y115    counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y115    counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y115    counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y115    counter_reg[14]/C



