INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.gen/sources_1/ip/blk_mem_gen_02/sim/blk_mem_gen_02.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_02
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.gen/sources_1/ip/blk_mem_gen_01/sim/blk_mem_gen_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_01
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/Dynami_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_led
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/VGA_data_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_data_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/VGA_others.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_others
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/keyboard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/keyxd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_xd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/shell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shell
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/u_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module u_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2458] undeclared symbol w_clk, assumed default net type wire [F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/v1.v:124]
INFO: [VRFC 10-2458] undeclared symbol item_faster, assumed default net type wire [F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/v1.v:130]
INFO: [VRFC 10-2458] undeclared symbol connect, assumed default net type wire [F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/v1.v:170]
WARNING: [VRFC 10-3248] data object 'data' is already declared [F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/v1.v:357]
WARNING: [VRFC 10-3703] second declaration of 'data' ignored [F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/v1.v:357]
WARNING: [VRFC 10-2938] 'connect' is already implicitly declared on line 170 [F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/v1.v:414]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/vga_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_display
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.srcs/sources_1/new/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/10_Vivado/tank_war/p_vga.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
