Version 3.2 HI-TECH Software Intermediate Code
"3711 C:\Program Files (x86)\Microchip\xc8\v1.20\include\pic16f690.h
[v _TRISC7 `Vb ~T0 @X0 0 e@1087 ]
"3693
[v _TRISB6 `Vb ~T0 @X0 0 e@1078 ]
"647
[v _SSPCON `Vuc ~T0 @X0 0 e@20 ]
"1748
[v _SSPSTAT `Vuc ~T0 @X0 0 e@148 ]
"3595
[v _SSPIE `Vb ~T0 @X0 0 e@1123 ]
"641
[v _SSPBUF `Vuc ~T0 @X0 0 e@19 ]
"155
[v _PORTA `Vuc ~T0 @X0 0 e@5 ]
"204
[v _PORTB `Vuc ~T0 @X0 0 e@6 ]
"242
[v _PORTC `Vuc ~T0 @X0 0 e@7 ]
"3597
[v _SSPIF `Vb ~T0 @X0 0 e@99 ]
"3233
[v _BF `Vb ~T0 @X0 0 e@1184 ]
"3369
[v _EEIF `Vb ~T0 @X0 0 e@108 ]
"3367
[v _EEIE `Vb ~T0 @X0 0 e@1132 ]
"3375
[v _GIE `Vb ~T0 @X0 0 e@95 ]
"3793
[v _WREN `Vb ~T0 @X0 0 e@3170 ]
"2595
[v _EEADR `Vuc ~T0 @X0 0 e@269 ]
"2584
[v _EEDAT `Vuc ~T0 @X0 0 e@268 ]
"3075
[v _EECON2 `Vuc ~T0 @X0 0 e@397 ]
"3791
[v _WR `Vb ~T0 @X0 0 e@3169 ]
"3511
[v _RA0 `Vb ~T0 @X0 0 e@40 ]
"3557
[v _RD `Vb ~T0 @X0 0 e@3168 ]
"1207
[v _TRISA `Vuc ~T0 @X0 0 e@133 ]
"1256
[v _TRISB `Vuc ~T0 @X0 0 e@134 ]
"1294
[v _TRISC `Vuc ~T0 @X0 0 e@135 ]
"3543
[v _RC4 `Vb ~T0 @X0 0 e@60 ]
"3521
[v _RA5 `Vb ~T0 @X0 0 e@45 ]
"3545
[v _RC5 `Vb ~T0 @X0 0 e@61 ]
"3549
[v _RC7 `Vb ~T0 @X0 0 e@63 ]
"3541
[v _RC3 `Vb ~T0 @X0 0 e@59 ]
"3547
[v _RC6 `Vb ~T0 @X0 0 e@62 ]
"3531
[v _RB6 `Vb ~T0 @X0 0 e@54 ]
"3529
[v _RB5 `Vb ~T0 @X0 0 e@53 ]
"3527
[v _RB4 `Vb ~T0 @X0 0 e@52 ]
"3539
[v _RC2 `Vb ~T0 @X0 0 e@58 ]
"3537
[v _RC1 `Vb ~T0 @X0 0 e@57 ]
"3535
[v _RC0 `Vb ~T0 @X0 0 e@56 ]
"3519
[v _RA4 `Vb ~T0 @X0 0 e@44 ]
"3515
[v _RA2 `Vb ~T0 @X0 0 e@42 ]
"28 C:\Program Files (x86)\Microchip\xc8\v1.20\include\pic.h
[v __nop `(v ~T0 @X0 0 ef ]
[p i __nop ]
"3533 C:\Program Files (x86)\Microchip\xc8\v1.20\include\pic16f690.h
[v _RB7 `Vb ~T0 @X0 0 e@55 ]
[p mainexit ]
"1500
[v _OSCCON `Vuc ~T0 @X0 0 e@143 ]
"2933
[v _ANSEL `Vuc ~T0 @X0 0 e@286 ]
"2994
[v _ANSELH `Vuc ~T0 @X0 0 e@287 ]
"1138
[v _OPTION_REG `Vuc ~T0 @X0 0 e@129 ]
"309
[v _INTCON `Vuc ~T0 @X0 0 e@11 ]
"3031
[v _EECON1 `Vuc ~T0 @X0 0 e@396 ]
"3513
[v _RA1 `Vb ~T0 @X0 0 e@41 ]
[; ;pic16f690.h: 44: extern volatile unsigned char INDF @ 0x000;
"46 C:\Program Files (x86)\Microchip\xc8\v1.20\include\pic16f690.h
[; ;pic16f690.h: 46: asm("INDF equ 00h");
[; <" INDF equ 00h ;# ">
[; ;pic16f690.h: 50: extern volatile unsigned char TMR0 @ 0x001;
"52
[; ;pic16f690.h: 52: asm("TMR0 equ 01h");
[; <" TMR0 equ 01h ;# ">
[; ;pic16f690.h: 56: extern volatile unsigned char PCL @ 0x002;
"58
[; ;pic16f690.h: 58: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f690.h: 62: extern volatile unsigned char STATUS @ 0x003;
"64
[; ;pic16f690.h: 64: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f690.h: 67: typedef union {
[; ;pic16f690.h: 68: struct {
[; ;pic16f690.h: 69: unsigned C :1;
[; ;pic16f690.h: 70: unsigned DC :1;
[; ;pic16f690.h: 71: unsigned Z :1;
[; ;pic16f690.h: 72: unsigned nPD :1;
[; ;pic16f690.h: 73: unsigned nTO :1;
[; ;pic16f690.h: 74: unsigned RP :2;
[; ;pic16f690.h: 75: unsigned IRP :1;
[; ;pic16f690.h: 76: };
[; ;pic16f690.h: 77: struct {
[; ;pic16f690.h: 78: unsigned :5;
[; ;pic16f690.h: 79: unsigned RP0 :1;
[; ;pic16f690.h: 80: unsigned RP1 :1;
[; ;pic16f690.h: 81: };
[; ;pic16f690.h: 82: struct {
[; ;pic16f690.h: 83: unsigned CARRY :1;
[; ;pic16f690.h: 84: };
[; ;pic16f690.h: 85: struct {
[; ;pic16f690.h: 86: unsigned :2;
[; ;pic16f690.h: 87: unsigned ZERO :1;
[; ;pic16f690.h: 88: };
[; ;pic16f690.h: 89: } STATUSbits_t;
[; ;pic16f690.h: 90: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f690.h: 149: extern volatile unsigned char FSR @ 0x004;
"151
[; ;pic16f690.h: 151: asm("FSR equ 04h");
[; <" FSR equ 04h ;# ">
[; ;pic16f690.h: 155: extern volatile unsigned char PORTA @ 0x005;
"157
[; ;pic16f690.h: 157: asm("PORTA equ 05h");
[; <" PORTA equ 05h ;# ">
[; ;pic16f690.h: 160: typedef union {
[; ;pic16f690.h: 161: struct {
[; ;pic16f690.h: 162: unsigned RA0 :1;
[; ;pic16f690.h: 163: unsigned RA1 :1;
[; ;pic16f690.h: 164: unsigned RA2 :1;
[; ;pic16f690.h: 165: unsigned RA3 :1;
[; ;pic16f690.h: 166: unsigned RA4 :1;
[; ;pic16f690.h: 167: unsigned RA5 :1;
[; ;pic16f690.h: 168: };
[; ;pic16f690.h: 169: } PORTAbits_t;
[; ;pic16f690.h: 170: extern volatile PORTAbits_t PORTAbits @ 0x005;
[; ;pic16f690.h: 204: extern volatile unsigned char PORTB @ 0x006;
"206
[; ;pic16f690.h: 206: asm("PORTB equ 06h");
[; <" PORTB equ 06h ;# ">
[; ;pic16f690.h: 209: typedef union {
[; ;pic16f690.h: 210: struct {
[; ;pic16f690.h: 211: unsigned :4;
[; ;pic16f690.h: 212: unsigned RB4 :1;
[; ;pic16f690.h: 213: unsigned RB5 :1;
[; ;pic16f690.h: 214: unsigned RB6 :1;
[; ;pic16f690.h: 215: unsigned RB7 :1;
[; ;pic16f690.h: 216: };
[; ;pic16f690.h: 217: } PORTBbits_t;
[; ;pic16f690.h: 218: extern volatile PORTBbits_t PORTBbits @ 0x006;
[; ;pic16f690.h: 242: extern volatile unsigned char PORTC @ 0x007;
"244
[; ;pic16f690.h: 244: asm("PORTC equ 07h");
[; <" PORTC equ 07h ;# ">
[; ;pic16f690.h: 247: typedef union {
[; ;pic16f690.h: 248: struct {
[; ;pic16f690.h: 249: unsigned RC0 :1;
[; ;pic16f690.h: 250: unsigned RC1 :1;
[; ;pic16f690.h: 251: unsigned RC2 :1;
[; ;pic16f690.h: 252: unsigned RC3 :1;
[; ;pic16f690.h: 253: unsigned RC4 :1;
[; ;pic16f690.h: 254: unsigned RC5 :1;
[; ;pic16f690.h: 255: unsigned RC6 :1;
[; ;pic16f690.h: 256: unsigned RC7 :1;
[; ;pic16f690.h: 257: };
[; ;pic16f690.h: 258: } PORTCbits_t;
[; ;pic16f690.h: 259: extern volatile PORTCbits_t PORTCbits @ 0x007;
[; ;pic16f690.h: 303: extern volatile unsigned char PCLATH @ 0x00A;
"305
[; ;pic16f690.h: 305: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f690.h: 309: extern volatile unsigned char INTCON @ 0x00B;
"311
[; ;pic16f690.h: 311: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f690.h: 314: typedef union {
[; ;pic16f690.h: 315: struct {
[; ;pic16f690.h: 316: unsigned RABIF :1;
[; ;pic16f690.h: 317: unsigned INTF :1;
[; ;pic16f690.h: 318: unsigned T0IF :1;
[; ;pic16f690.h: 319: unsigned RABIE :1;
[; ;pic16f690.h: 320: unsigned INTE :1;
[; ;pic16f690.h: 321: unsigned T0IE :1;
[; ;pic16f690.h: 322: unsigned PEIE :1;
[; ;pic16f690.h: 323: unsigned GIE :1;
[; ;pic16f690.h: 324: };
[; ;pic16f690.h: 325: } INTCONbits_t;
[; ;pic16f690.h: 326: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f690.h: 370: extern volatile unsigned char PIR1 @ 0x00C;
"372
[; ;pic16f690.h: 372: asm("PIR1 equ 0Ch");
[; <" PIR1 equ 0Ch ;# ">
[; ;pic16f690.h: 375: typedef union {
[; ;pic16f690.h: 376: struct {
[; ;pic16f690.h: 377: unsigned TMR1IF :1;
[; ;pic16f690.h: 378: unsigned TMR2IF :1;
[; ;pic16f690.h: 379: unsigned CCP1IF :1;
[; ;pic16f690.h: 380: unsigned SSPIF :1;
[; ;pic16f690.h: 381: unsigned TXIF :1;
[; ;pic16f690.h: 382: unsigned RCIF :1;
[; ;pic16f690.h: 383: unsigned ADIF :1;
[; ;pic16f690.h: 384: };
[; ;pic16f690.h: 385: struct {
[; ;pic16f690.h: 386: unsigned T1IF :1;
[; ;pic16f690.h: 387: unsigned T2IF :1;
[; ;pic16f690.h: 388: };
[; ;pic16f690.h: 389: } PIR1bits_t;
[; ;pic16f690.h: 390: extern volatile PIR1bits_t PIR1bits @ 0x00C;
[; ;pic16f690.h: 439: extern volatile unsigned char PIR2 @ 0x00D;
"441
[; ;pic16f690.h: 441: asm("PIR2 equ 0Dh");
[; <" PIR2 equ 0Dh ;# ">
[; ;pic16f690.h: 444: typedef union {
[; ;pic16f690.h: 445: struct {
[; ;pic16f690.h: 446: unsigned :4;
[; ;pic16f690.h: 447: unsigned EEIF :1;
[; ;pic16f690.h: 448: unsigned C1IF :1;
[; ;pic16f690.h: 449: unsigned C2IF :1;
[; ;pic16f690.h: 450: unsigned OSFIF :1;
[; ;pic16f690.h: 451: };
[; ;pic16f690.h: 452: } PIR2bits_t;
[; ;pic16f690.h: 453: extern volatile PIR2bits_t PIR2bits @ 0x00D;
[; ;pic16f690.h: 477: extern volatile unsigned short TMR1 @ 0x00E;
"479
[; ;pic16f690.h: 479: asm("TMR1 equ 0Eh");
[; <" TMR1 equ 0Eh ;# ">
[; ;pic16f690.h: 483: extern volatile unsigned char TMR1L @ 0x00E;
"485
[; ;pic16f690.h: 485: asm("TMR1L equ 0Eh");
[; <" TMR1L equ 0Eh ;# ">
[; ;pic16f690.h: 489: extern volatile unsigned char TMR1H @ 0x00F;
"491
[; ;pic16f690.h: 491: asm("TMR1H equ 0Fh");
[; <" TMR1H equ 0Fh ;# ">
[; ;pic16f690.h: 495: extern volatile unsigned char T1CON @ 0x010;
"497
[; ;pic16f690.h: 497: asm("T1CON equ 010h");
[; <" T1CON equ 010h ;# ">
[; ;pic16f690.h: 500: typedef union {
[; ;pic16f690.h: 501: struct {
[; ;pic16f690.h: 502: unsigned TMR1ON :1;
[; ;pic16f690.h: 503: unsigned TMR1CS :1;
[; ;pic16f690.h: 504: unsigned nT1SYNC :1;
[; ;pic16f690.h: 505: unsigned T1OSCEN :1;
[; ;pic16f690.h: 506: unsigned T1CKPS :2;
[; ;pic16f690.h: 507: unsigned TMR1GE :1;
[; ;pic16f690.h: 508: unsigned T1GINV :1;
[; ;pic16f690.h: 509: };
[; ;pic16f690.h: 510: struct {
[; ;pic16f690.h: 511: unsigned :4;
[; ;pic16f690.h: 512: unsigned T1CKPS0 :1;
[; ;pic16f690.h: 513: unsigned T1CKPS1 :1;
[; ;pic16f690.h: 514: };
[; ;pic16f690.h: 515: } T1CONbits_t;
[; ;pic16f690.h: 516: extern volatile T1CONbits_t T1CONbits @ 0x010;
[; ;pic16f690.h: 565: extern volatile unsigned char TMR2 @ 0x011;
"567
[; ;pic16f690.h: 567: asm("TMR2 equ 011h");
[; <" TMR2 equ 011h ;# ">
[; ;pic16f690.h: 571: extern volatile unsigned char T2CON @ 0x012;
"573
[; ;pic16f690.h: 573: asm("T2CON equ 012h");
[; <" T2CON equ 012h ;# ">
[; ;pic16f690.h: 576: typedef union {
[; ;pic16f690.h: 577: struct {
[; ;pic16f690.h: 578: unsigned T2CKPS :2;
[; ;pic16f690.h: 579: unsigned TMR2ON :1;
[; ;pic16f690.h: 580: unsigned TOUTPS :4;
[; ;pic16f690.h: 581: };
[; ;pic16f690.h: 582: struct {
[; ;pic16f690.h: 583: unsigned T2CKPS0 :1;
[; ;pic16f690.h: 584: unsigned T2CKPS1 :1;
[; ;pic16f690.h: 585: unsigned :1;
[; ;pic16f690.h: 586: unsigned TOUTPS0 :1;
[; ;pic16f690.h: 587: unsigned TOUTPS1 :1;
[; ;pic16f690.h: 588: unsigned TOUTPS2 :1;
[; ;pic16f690.h: 589: unsigned TOUTPS3 :1;
[; ;pic16f690.h: 590: };
[; ;pic16f690.h: 591: } T2CONbits_t;
[; ;pic16f690.h: 592: extern volatile T2CONbits_t T2CONbits @ 0x012;
[; ;pic16f690.h: 641: extern volatile unsigned char SSPBUF @ 0x013;
"643
[; ;pic16f690.h: 643: asm("SSPBUF equ 013h");
[; <" SSPBUF equ 013h ;# ">
[; ;pic16f690.h: 647: extern volatile unsigned char SSPCON @ 0x014;
"649
[; ;pic16f690.h: 649: asm("SSPCON equ 014h");
[; <" SSPCON equ 014h ;# ">
[; ;pic16f690.h: 652: typedef union {
[; ;pic16f690.h: 653: struct {
[; ;pic16f690.h: 654: unsigned SSPM :4;
[; ;pic16f690.h: 655: unsigned CKP :1;
[; ;pic16f690.h: 656: unsigned SSPEN :1;
[; ;pic16f690.h: 657: unsigned SSPOV :1;
[; ;pic16f690.h: 658: unsigned WCOL :1;
[; ;pic16f690.h: 659: };
[; ;pic16f690.h: 660: struct {
[; ;pic16f690.h: 661: unsigned SSPM0 :1;
[; ;pic16f690.h: 662: unsigned SSPM1 :1;
[; ;pic16f690.h: 663: unsigned SSPM2 :1;
[; ;pic16f690.h: 664: unsigned SSPM3 :1;
[; ;pic16f690.h: 665: };
[; ;pic16f690.h: 666: } SSPCONbits_t;
[; ;pic16f690.h: 667: extern volatile SSPCONbits_t SSPCONbits @ 0x014;
[; ;pic16f690.h: 716: extern volatile unsigned short CCPR @ 0x015;
"718
[; ;pic16f690.h: 718: asm("CCPR equ 015h");
[; <" CCPR equ 015h ;# ">
[; ;pic16f690.h: 722: extern volatile unsigned char CCPR1L @ 0x015;
"724
[; ;pic16f690.h: 724: asm("CCPR1L equ 015h");
[; <" CCPR1L equ 015h ;# ">
[; ;pic16f690.h: 728: extern volatile unsigned char CCPR1H @ 0x016;
"730
[; ;pic16f690.h: 730: asm("CCPR1H equ 016h");
[; <" CCPR1H equ 016h ;# ">
[; ;pic16f690.h: 734: extern volatile unsigned char CCP1CON @ 0x017;
"736
[; ;pic16f690.h: 736: asm("CCP1CON equ 017h");
[; <" CCP1CON equ 017h ;# ">
[; ;pic16f690.h: 739: typedef union {
[; ;pic16f690.h: 740: struct {
[; ;pic16f690.h: 741: unsigned CCP1M :4;
[; ;pic16f690.h: 742: unsigned DC1B :2;
[; ;pic16f690.h: 743: unsigned P1M :2;
[; ;pic16f690.h: 744: };
[; ;pic16f690.h: 745: struct {
[; ;pic16f690.h: 746: unsigned CCP1M0 :1;
[; ;pic16f690.h: 747: unsigned CCP1M1 :1;
[; ;pic16f690.h: 748: unsigned CCP1M2 :1;
[; ;pic16f690.h: 749: unsigned CCP1M3 :1;
[; ;pic16f690.h: 750: unsigned DC1B0 :1;
[; ;pic16f690.h: 751: unsigned DC1B1 :1;
[; ;pic16f690.h: 752: unsigned P1M0 :1;
[; ;pic16f690.h: 753: unsigned P1M1 :1;
[; ;pic16f690.h: 754: };
[; ;pic16f690.h: 755: } CCP1CONbits_t;
[; ;pic16f690.h: 756: extern volatile CCP1CONbits_t CCP1CONbits @ 0x017;
[; ;pic16f690.h: 815: extern volatile unsigned char RCSTA @ 0x018;
"817
[; ;pic16f690.h: 817: asm("RCSTA equ 018h");
[; <" RCSTA equ 018h ;# ">
[; ;pic16f690.h: 820: typedef union {
[; ;pic16f690.h: 821: struct {
[; ;pic16f690.h: 822: unsigned RX9D :1;
[; ;pic16f690.h: 823: unsigned OERR :1;
[; ;pic16f690.h: 824: unsigned FERR :1;
[; ;pic16f690.h: 825: unsigned ADDEN :1;
[; ;pic16f690.h: 826: unsigned CREN :1;
[; ;pic16f690.h: 827: unsigned SREN :1;
[; ;pic16f690.h: 828: unsigned RX9 :1;
[; ;pic16f690.h: 829: unsigned SPEN :1;
[; ;pic16f690.h: 830: };
[; ;pic16f690.h: 831: } RCSTAbits_t;
[; ;pic16f690.h: 832: extern volatile RCSTAbits_t RCSTAbits @ 0x018;
[; ;pic16f690.h: 876: extern volatile unsigned char TXREG @ 0x019;
"878
[; ;pic16f690.h: 878: asm("TXREG equ 019h");
[; <" TXREG equ 019h ;# ">
[; ;pic16f690.h: 882: extern volatile unsigned char RCREG @ 0x01A;
"884
[; ;pic16f690.h: 884: asm("RCREG equ 01Ah");
[; <" RCREG equ 01Ah ;# ">
[; ;pic16f690.h: 888: extern volatile unsigned char PWM1CON @ 0x01C;
"890
[; ;pic16f690.h: 890: asm("PWM1CON equ 01Ch");
[; <" PWM1CON equ 01Ch ;# ">
[; ;pic16f690.h: 893: typedef union {
[; ;pic16f690.h: 894: struct {
[; ;pic16f690.h: 895: unsigned PDC :7;
[; ;pic16f690.h: 896: unsigned PRSEN :1;
[; ;pic16f690.h: 897: };
[; ;pic16f690.h: 898: struct {
[; ;pic16f690.h: 899: unsigned PDC0 :1;
[; ;pic16f690.h: 900: unsigned PDC1 :1;
[; ;pic16f690.h: 901: unsigned PDC2 :1;
[; ;pic16f690.h: 902: unsigned PDC3 :1;
[; ;pic16f690.h: 903: unsigned PDC4 :1;
[; ;pic16f690.h: 904: unsigned PDC5 :1;
[; ;pic16f690.h: 905: unsigned PDC6 :1;
[; ;pic16f690.h: 906: };
[; ;pic16f690.h: 907: } PWM1CONbits_t;
[; ;pic16f690.h: 908: extern volatile PWM1CONbits_t PWM1CONbits @ 0x01C;
[; ;pic16f690.h: 957: extern volatile unsigned char ECCPAS @ 0x01D;
"959
[; ;pic16f690.h: 959: asm("ECCPAS equ 01Dh");
[; <" ECCPAS equ 01Dh ;# ">
[; ;pic16f690.h: 962: typedef union {
[; ;pic16f690.h: 963: struct {
[; ;pic16f690.h: 964: unsigned PSSBD :2;
[; ;pic16f690.h: 965: unsigned PSSAC :2;
[; ;pic16f690.h: 966: unsigned ECCPAS :3;
[; ;pic16f690.h: 967: unsigned ECCPASE :1;
[; ;pic16f690.h: 968: };
[; ;pic16f690.h: 969: struct {
[; ;pic16f690.h: 970: unsigned PSSBD0 :1;
[; ;pic16f690.h: 971: unsigned PSSBD1 :1;
[; ;pic16f690.h: 972: unsigned PSSAC0 :1;
[; ;pic16f690.h: 973: unsigned PSSAC1 :1;
[; ;pic16f690.h: 974: unsigned ECCPAS0 :1;
[; ;pic16f690.h: 975: unsigned ECCPAS1 :1;
[; ;pic16f690.h: 976: unsigned ECCPAS2 :1;
[; ;pic16f690.h: 977: };
[; ;pic16f690.h: 978: } ECCPASbits_t;
[; ;pic16f690.h: 979: extern volatile ECCPASbits_t ECCPASbits @ 0x01D;
[; ;pic16f690.h: 1038: extern volatile unsigned char ADRESH @ 0x01E;
"1040
[; ;pic16f690.h: 1040: asm("ADRESH equ 01Eh");
[; <" ADRESH equ 01Eh ;# ">
[; ;pic16f690.h: 1044: extern volatile unsigned char ADCON0 @ 0x01F;
"1046
[; ;pic16f690.h: 1046: asm("ADCON0 equ 01Fh");
[; <" ADCON0 equ 01Fh ;# ">
[; ;pic16f690.h: 1049: typedef union {
[; ;pic16f690.h: 1050: struct {
[; ;pic16f690.h: 1051: unsigned ADON :1;
[; ;pic16f690.h: 1052: unsigned GO_nDONE :1;
[; ;pic16f690.h: 1053: unsigned CHS :4;
[; ;pic16f690.h: 1054: unsigned VCFG :1;
[; ;pic16f690.h: 1055: unsigned ADFM :1;
[; ;pic16f690.h: 1056: };
[; ;pic16f690.h: 1057: struct {
[; ;pic16f690.h: 1058: unsigned :1;
[; ;pic16f690.h: 1059: unsigned GO :1;
[; ;pic16f690.h: 1060: unsigned CHS0 :1;
[; ;pic16f690.h: 1061: unsigned CHS1 :1;
[; ;pic16f690.h: 1062: unsigned CHS2 :1;
[; ;pic16f690.h: 1063: unsigned CHS3 :1;
[; ;pic16f690.h: 1064: };
[; ;pic16f690.h: 1065: struct {
[; ;pic16f690.h: 1066: unsigned :1;
[; ;pic16f690.h: 1067: unsigned nDONE :1;
[; ;pic16f690.h: 1068: };
[; ;pic16f690.h: 1069: struct {
[; ;pic16f690.h: 1070: unsigned :1;
[; ;pic16f690.h: 1071: unsigned GO_DONE :1;
[; ;pic16f690.h: 1072: };
[; ;pic16f690.h: 1073: } ADCON0bits_t;
[; ;pic16f690.h: 1074: extern volatile ADCON0bits_t ADCON0bits @ 0x01F;
[; ;pic16f690.h: 1138: extern volatile unsigned char OPTION_REG @ 0x081;
"1140
[; ;pic16f690.h: 1140: asm("OPTION_REG equ 081h");
[; <" OPTION_REG equ 081h ;# ">
[; ;pic16f690.h: 1143: typedef union {
[; ;pic16f690.h: 1144: struct {
[; ;pic16f690.h: 1145: unsigned PS :3;
[; ;pic16f690.h: 1146: unsigned PSA :1;
[; ;pic16f690.h: 1147: unsigned T0SE :1;
[; ;pic16f690.h: 1148: unsigned T0CS :1;
[; ;pic16f690.h: 1149: unsigned INTEDG :1;
[; ;pic16f690.h: 1150: unsigned nRABPU :1;
[; ;pic16f690.h: 1151: };
[; ;pic16f690.h: 1152: struct {
[; ;pic16f690.h: 1153: unsigned PS0 :1;
[; ;pic16f690.h: 1154: unsigned PS1 :1;
[; ;pic16f690.h: 1155: unsigned PS2 :1;
[; ;pic16f690.h: 1156: };
[; ;pic16f690.h: 1157: } OPTION_REGbits_t;
[; ;pic16f690.h: 1158: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x081;
[; ;pic16f690.h: 1207: extern volatile unsigned char TRISA @ 0x085;
"1209
[; ;pic16f690.h: 1209: asm("TRISA equ 085h");
[; <" TRISA equ 085h ;# ">
[; ;pic16f690.h: 1212: typedef union {
[; ;pic16f690.h: 1213: struct {
[; ;pic16f690.h: 1214: unsigned TRISA0 :1;
[; ;pic16f690.h: 1215: unsigned TRISA1 :1;
[; ;pic16f690.h: 1216: unsigned TRISA2 :1;
[; ;pic16f690.h: 1217: unsigned TRISA3 :1;
[; ;pic16f690.h: 1218: unsigned TRISA4 :1;
[; ;pic16f690.h: 1219: unsigned TRISA5 :1;
[; ;pic16f690.h: 1220: };
[; ;pic16f690.h: 1221: } TRISAbits_t;
[; ;pic16f690.h: 1222: extern volatile TRISAbits_t TRISAbits @ 0x085;
[; ;pic16f690.h: 1256: extern volatile unsigned char TRISB @ 0x086;
"1258
[; ;pic16f690.h: 1258: asm("TRISB equ 086h");
[; <" TRISB equ 086h ;# ">
[; ;pic16f690.h: 1261: typedef union {
[; ;pic16f690.h: 1262: struct {
[; ;pic16f690.h: 1263: unsigned :4;
[; ;pic16f690.h: 1264: unsigned TRISB4 :1;
[; ;pic16f690.h: 1265: unsigned TRISB5 :1;
[; ;pic16f690.h: 1266: unsigned TRISB6 :1;
[; ;pic16f690.h: 1267: unsigned TRISB7 :1;
[; ;pic16f690.h: 1268: };
[; ;pic16f690.h: 1269: } TRISBbits_t;
[; ;pic16f690.h: 1270: extern volatile TRISBbits_t TRISBbits @ 0x086;
[; ;pic16f690.h: 1294: extern volatile unsigned char TRISC @ 0x087;
"1296
[; ;pic16f690.h: 1296: asm("TRISC equ 087h");
[; <" TRISC equ 087h ;# ">
[; ;pic16f690.h: 1299: typedef union {
[; ;pic16f690.h: 1300: struct {
[; ;pic16f690.h: 1301: unsigned TRISC0 :1;
[; ;pic16f690.h: 1302: unsigned TRISC1 :1;
[; ;pic16f690.h: 1303: unsigned TRISC2 :1;
[; ;pic16f690.h: 1304: unsigned TRISC3 :1;
[; ;pic16f690.h: 1305: unsigned TRISC4 :1;
[; ;pic16f690.h: 1306: unsigned TRISC5 :1;
[; ;pic16f690.h: 1307: unsigned TRISC6 :1;
[; ;pic16f690.h: 1308: unsigned TRISC7 :1;
[; ;pic16f690.h: 1309: };
[; ;pic16f690.h: 1310: } TRISCbits_t;
[; ;pic16f690.h: 1311: extern volatile TRISCbits_t TRISCbits @ 0x087;
[; ;pic16f690.h: 1355: extern volatile unsigned char PIE1 @ 0x08C;
"1357
[; ;pic16f690.h: 1357: asm("PIE1 equ 08Ch");
[; <" PIE1 equ 08Ch ;# ">
[; ;pic16f690.h: 1360: typedef union {
[; ;pic16f690.h: 1361: struct {
[; ;pic16f690.h: 1362: unsigned TMR1IE :1;
[; ;pic16f690.h: 1363: unsigned TMR2IE :1;
[; ;pic16f690.h: 1364: unsigned CCP1IE :1;
[; ;pic16f690.h: 1365: unsigned SSPIE :1;
[; ;pic16f690.h: 1366: unsigned TXIE :1;
[; ;pic16f690.h: 1367: unsigned RCIE :1;
[; ;pic16f690.h: 1368: unsigned ADIE :1;
[; ;pic16f690.h: 1369: };
[; ;pic16f690.h: 1370: struct {
[; ;pic16f690.h: 1371: unsigned T1IE :1;
[; ;pic16f690.h: 1372: unsigned T2IE :1;
[; ;pic16f690.h: 1373: };
[; ;pic16f690.h: 1374: } PIE1bits_t;
[; ;pic16f690.h: 1375: extern volatile PIE1bits_t PIE1bits @ 0x08C;
[; ;pic16f690.h: 1424: extern volatile unsigned char PIE2 @ 0x08D;
"1426
[; ;pic16f690.h: 1426: asm("PIE2 equ 08Dh");
[; <" PIE2 equ 08Dh ;# ">
[; ;pic16f690.h: 1429: typedef union {
[; ;pic16f690.h: 1430: struct {
[; ;pic16f690.h: 1431: unsigned :4;
[; ;pic16f690.h: 1432: unsigned EEIE :1;
[; ;pic16f690.h: 1433: unsigned C1IE :1;
[; ;pic16f690.h: 1434: unsigned C2IE :1;
[; ;pic16f690.h: 1435: unsigned OSFIE :1;
[; ;pic16f690.h: 1436: };
[; ;pic16f690.h: 1437: } PIE2bits_t;
[; ;pic16f690.h: 1438: extern volatile PIE2bits_t PIE2bits @ 0x08D;
[; ;pic16f690.h: 1462: extern volatile unsigned char PCON @ 0x08E;
"1464
[; ;pic16f690.h: 1464: asm("PCON equ 08Eh");
[; <" PCON equ 08Eh ;# ">
[; ;pic16f690.h: 1467: typedef union {
[; ;pic16f690.h: 1468: struct {
[; ;pic16f690.h: 1469: unsigned nBOR :1;
[; ;pic16f690.h: 1470: unsigned nPOR :1;
[; ;pic16f690.h: 1471: unsigned :2;
[; ;pic16f690.h: 1472: unsigned SBOREN :1;
[; ;pic16f690.h: 1473: unsigned ULPWUE :1;
[; ;pic16f690.h: 1474: };
[; ;pic16f690.h: 1475: } PCONbits_t;
[; ;pic16f690.h: 1476: extern volatile PCONbits_t PCONbits @ 0x08E;
[; ;pic16f690.h: 1500: extern volatile unsigned char OSCCON @ 0x08F;
"1502
[; ;pic16f690.h: 1502: asm("OSCCON equ 08Fh");
[; <" OSCCON equ 08Fh ;# ">
[; ;pic16f690.h: 1505: typedef union {
[; ;pic16f690.h: 1506: struct {
[; ;pic16f690.h: 1507: unsigned SCS :1;
[; ;pic16f690.h: 1508: unsigned LTS :1;
[; ;pic16f690.h: 1509: unsigned HTS :1;
[; ;pic16f690.h: 1510: unsigned OSTS :1;
[; ;pic16f690.h: 1511: unsigned IRCF :3;
[; ;pic16f690.h: 1512: };
[; ;pic16f690.h: 1513: struct {
[; ;pic16f690.h: 1514: unsigned :4;
[; ;pic16f690.h: 1515: unsigned IRCF0 :1;
[; ;pic16f690.h: 1516: unsigned IRCF1 :1;
[; ;pic16f690.h: 1517: unsigned IRCF2 :1;
[; ;pic16f690.h: 1518: };
[; ;pic16f690.h: 1519: } OSCCONbits_t;
[; ;pic16f690.h: 1520: extern volatile OSCCONbits_t OSCCONbits @ 0x08F;
[; ;pic16f690.h: 1564: extern volatile unsigned char OSCTUNE @ 0x090;
"1566
[; ;pic16f690.h: 1566: asm("OSCTUNE equ 090h");
[; <" OSCTUNE equ 090h ;# ">
[; ;pic16f690.h: 1569: typedef union {
[; ;pic16f690.h: 1570: struct {
[; ;pic16f690.h: 1571: unsigned TUN :5;
[; ;pic16f690.h: 1572: };
[; ;pic16f690.h: 1573: struct {
[; ;pic16f690.h: 1574: unsigned TUN0 :1;
[; ;pic16f690.h: 1575: unsigned TUN1 :1;
[; ;pic16f690.h: 1576: unsigned TUN2 :1;
[; ;pic16f690.h: 1577: unsigned TUN3 :1;
[; ;pic16f690.h: 1578: unsigned TUN4 :1;
[; ;pic16f690.h: 1579: };
[; ;pic16f690.h: 1580: } OSCTUNEbits_t;
[; ;pic16f690.h: 1581: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x090;
[; ;pic16f690.h: 1615: extern volatile unsigned char PR2 @ 0x092;
"1617
[; ;pic16f690.h: 1617: asm("PR2 equ 092h");
[; <" PR2 equ 092h ;# ">
[; ;pic16f690.h: 1621: extern volatile unsigned char SSPADD @ 0x093;
"1623
[; ;pic16f690.h: 1623: asm("SSPADD equ 093h");
[; <" SSPADD equ 093h ;# ">
[; ;pic16f690.h: 1627: extern volatile unsigned char SSPMSK @ 0x093;
"1629
[; ;pic16f690.h: 1629: asm("SSPMSK equ 093h");
[; <" SSPMSK equ 093h ;# ">
[; ;pic16f690.h: 1632: extern volatile unsigned char MSK @ 0x093;
"1634
[; ;pic16f690.h: 1634: asm("MSK equ 093h");
[; <" MSK equ 093h ;# ">
[; ;pic16f690.h: 1637: typedef union {
[; ;pic16f690.h: 1638: struct {
[; ;pic16f690.h: 1639: unsigned MSK0 :1;
[; ;pic16f690.h: 1640: unsigned MSK1 :1;
[; ;pic16f690.h: 1641: unsigned MSK2 :1;
[; ;pic16f690.h: 1642: unsigned MSK3 :1;
[; ;pic16f690.h: 1643: unsigned MSK4 :1;
[; ;pic16f690.h: 1644: unsigned MSK5 :1;
[; ;pic16f690.h: 1645: unsigned MSK6 :1;
[; ;pic16f690.h: 1646: unsigned MSK7 :1;
[; ;pic16f690.h: 1647: };
[; ;pic16f690.h: 1648: } SSPMSKbits_t;
[; ;pic16f690.h: 1649: extern volatile SSPMSKbits_t SSPMSKbits @ 0x093;
[; ;pic16f690.h: 1692: typedef union {
[; ;pic16f690.h: 1693: struct {
[; ;pic16f690.h: 1694: unsigned MSK0 :1;
[; ;pic16f690.h: 1695: unsigned MSK1 :1;
[; ;pic16f690.h: 1696: unsigned MSK2 :1;
[; ;pic16f690.h: 1697: unsigned MSK3 :1;
[; ;pic16f690.h: 1698: unsigned MSK4 :1;
[; ;pic16f690.h: 1699: unsigned MSK5 :1;
[; ;pic16f690.h: 1700: unsigned MSK6 :1;
[; ;pic16f690.h: 1701: unsigned MSK7 :1;
[; ;pic16f690.h: 1702: };
[; ;pic16f690.h: 1703: } MSKbits_t;
[; ;pic16f690.h: 1704: extern volatile MSKbits_t MSKbits @ 0x093;
[; ;pic16f690.h: 1748: extern volatile unsigned char SSPSTAT @ 0x094;
"1750
[; ;pic16f690.h: 1750: asm("SSPSTAT equ 094h");
[; <" SSPSTAT equ 094h ;# ">
[; ;pic16f690.h: 1753: typedef union {
[; ;pic16f690.h: 1754: struct {
[; ;pic16f690.h: 1755: unsigned BF :1;
[; ;pic16f690.h: 1756: unsigned UA :1;
[; ;pic16f690.h: 1757: unsigned R_nW :1;
[; ;pic16f690.h: 1758: unsigned S :1;
[; ;pic16f690.h: 1759: unsigned P :1;
[; ;pic16f690.h: 1760: unsigned D_nA :1;
[; ;pic16f690.h: 1761: unsigned CKE :1;
[; ;pic16f690.h: 1762: unsigned SMP :1;
[; ;pic16f690.h: 1763: };
[; ;pic16f690.h: 1764: struct {
[; ;pic16f690.h: 1765: unsigned :2;
[; ;pic16f690.h: 1766: unsigned R :1;
[; ;pic16f690.h: 1767: unsigned :2;
[; ;pic16f690.h: 1768: unsigned D :1;
[; ;pic16f690.h: 1769: };
[; ;pic16f690.h: 1770: struct {
[; ;pic16f690.h: 1771: unsigned :2;
[; ;pic16f690.h: 1772: unsigned I2C_READ :1;
[; ;pic16f690.h: 1773: unsigned I2C_START :1;
[; ;pic16f690.h: 1774: unsigned I2C_STOP :1;
[; ;pic16f690.h: 1775: unsigned I2C_DATA :1;
[; ;pic16f690.h: 1776: };
[; ;pic16f690.h: 1777: struct {
[; ;pic16f690.h: 1778: unsigned :2;
[; ;pic16f690.h: 1779: unsigned nW :1;
[; ;pic16f690.h: 1780: unsigned :2;
[; ;pic16f690.h: 1781: unsigned nA :1;
[; ;pic16f690.h: 1782: };
[; ;pic16f690.h: 1783: struct {
[; ;pic16f690.h: 1784: unsigned :2;
[; ;pic16f690.h: 1785: unsigned nWRITE :1;
[; ;pic16f690.h: 1786: unsigned :2;
[; ;pic16f690.h: 1787: unsigned nADDRESS :1;
[; ;pic16f690.h: 1788: };
[; ;pic16f690.h: 1789: struct {
[; ;pic16f690.h: 1790: unsigned :2;
[; ;pic16f690.h: 1791: unsigned R_W :1;
[; ;pic16f690.h: 1792: unsigned :2;
[; ;pic16f690.h: 1793: unsigned D_A :1;
[; ;pic16f690.h: 1794: };
[; ;pic16f690.h: 1795: struct {
[; ;pic16f690.h: 1796: unsigned :2;
[; ;pic16f690.h: 1797: unsigned READ_WRITE :1;
[; ;pic16f690.h: 1798: unsigned :2;
[; ;pic16f690.h: 1799: unsigned DATA_ADDRESS :1;
[; ;pic16f690.h: 1800: };
[; ;pic16f690.h: 1801: } SSPSTATbits_t;
[; ;pic16f690.h: 1802: extern volatile SSPSTATbits_t SSPSTATbits @ 0x094;
[; ;pic16f690.h: 1916: extern volatile unsigned char WPUA @ 0x095;
"1918
[; ;pic16f690.h: 1918: asm("WPUA equ 095h");
[; <" WPUA equ 095h ;# ">
[; ;pic16f690.h: 1921: extern volatile unsigned char WPU @ 0x095;
"1923
[; ;pic16f690.h: 1923: asm("WPU equ 095h");
[; <" WPU equ 095h ;# ">
[; ;pic16f690.h: 1926: typedef union {
[; ;pic16f690.h: 1927: struct {
[; ;pic16f690.h: 1928: unsigned WPUA0 :1;
[; ;pic16f690.h: 1929: unsigned WPUA1 :1;
[; ;pic16f690.h: 1930: unsigned WPUA2 :1;
[; ;pic16f690.h: 1931: unsigned :1;
[; ;pic16f690.h: 1932: unsigned WPUA4 :1;
[; ;pic16f690.h: 1933: unsigned WPUA5 :1;
[; ;pic16f690.h: 1934: };
[; ;pic16f690.h: 1935: struct {
[; ;pic16f690.h: 1936: unsigned WPU0 :1;
[; ;pic16f690.h: 1937: unsigned WPU1 :1;
[; ;pic16f690.h: 1938: unsigned WPU2 :1;
[; ;pic16f690.h: 1939: unsigned :1;
[; ;pic16f690.h: 1940: unsigned WPU4 :1;
[; ;pic16f690.h: 1941: unsigned WPU5 :1;
[; ;pic16f690.h: 1942: };
[; ;pic16f690.h: 1943: } WPUAbits_t;
[; ;pic16f690.h: 1944: extern volatile WPUAbits_t WPUAbits @ 0x095;
[; ;pic16f690.h: 1997: typedef union {
[; ;pic16f690.h: 1998: struct {
[; ;pic16f690.h: 1999: unsigned WPUA0 :1;
[; ;pic16f690.h: 2000: unsigned WPUA1 :1;
[; ;pic16f690.h: 2001: unsigned WPUA2 :1;
[; ;pic16f690.h: 2002: unsigned :1;
[; ;pic16f690.h: 2003: unsigned WPUA4 :1;
[; ;pic16f690.h: 2004: unsigned WPUA5 :1;
[; ;pic16f690.h: 2005: };
[; ;pic16f690.h: 2006: struct {
[; ;pic16f690.h: 2007: unsigned WPU0 :1;
[; ;pic16f690.h: 2008: unsigned WPU1 :1;
[; ;pic16f690.h: 2009: unsigned WPU2 :1;
[; ;pic16f690.h: 2010: unsigned :1;
[; ;pic16f690.h: 2011: unsigned WPU4 :1;
[; ;pic16f690.h: 2012: unsigned WPU5 :1;
[; ;pic16f690.h: 2013: };
[; ;pic16f690.h: 2014: } WPUbits_t;
[; ;pic16f690.h: 2015: extern volatile WPUbits_t WPUbits @ 0x095;
[; ;pic16f690.h: 2069: extern volatile unsigned char IOCA @ 0x096;
"2071
[; ;pic16f690.h: 2071: asm("IOCA equ 096h");
[; <" IOCA equ 096h ;# ">
[; ;pic16f690.h: 2074: extern volatile unsigned char IOC @ 0x096;
"2076
[; ;pic16f690.h: 2076: asm("IOC equ 096h");
[; <" IOC equ 096h ;# ">
[; ;pic16f690.h: 2079: typedef union {
[; ;pic16f690.h: 2080: struct {
[; ;pic16f690.h: 2081: unsigned IOCA0 :1;
[; ;pic16f690.h: 2082: unsigned IOCA1 :1;
[; ;pic16f690.h: 2083: unsigned IOCA2 :1;
[; ;pic16f690.h: 2084: unsigned IOCA3 :1;
[; ;pic16f690.h: 2085: unsigned IOCA4 :1;
[; ;pic16f690.h: 2086: unsigned IOCA5 :1;
[; ;pic16f690.h: 2087: };
[; ;pic16f690.h: 2088: struct {
[; ;pic16f690.h: 2089: unsigned IOC0 :1;
[; ;pic16f690.h: 2090: unsigned IOC1 :1;
[; ;pic16f690.h: 2091: unsigned IOC2 :1;
[; ;pic16f690.h: 2092: unsigned IOC3 :1;
[; ;pic16f690.h: 2093: unsigned IOC4 :1;
[; ;pic16f690.h: 2094: unsigned IOC5 :1;
[; ;pic16f690.h: 2095: };
[; ;pic16f690.h: 2096: } IOCAbits_t;
[; ;pic16f690.h: 2097: extern volatile IOCAbits_t IOCAbits @ 0x096;
[; ;pic16f690.h: 2160: typedef union {
[; ;pic16f690.h: 2161: struct {
[; ;pic16f690.h: 2162: unsigned IOCA0 :1;
[; ;pic16f690.h: 2163: unsigned IOCA1 :1;
[; ;pic16f690.h: 2164: unsigned IOCA2 :1;
[; ;pic16f690.h: 2165: unsigned IOCA3 :1;
[; ;pic16f690.h: 2166: unsigned IOCA4 :1;
[; ;pic16f690.h: 2167: unsigned IOCA5 :1;
[; ;pic16f690.h: 2168: };
[; ;pic16f690.h: 2169: struct {
[; ;pic16f690.h: 2170: unsigned IOC0 :1;
[; ;pic16f690.h: 2171: unsigned IOC1 :1;
[; ;pic16f690.h: 2172: unsigned IOC2 :1;
[; ;pic16f690.h: 2173: unsigned IOC3 :1;
[; ;pic16f690.h: 2174: unsigned IOC4 :1;
[; ;pic16f690.h: 2175: unsigned IOC5 :1;
[; ;pic16f690.h: 2176: };
[; ;pic16f690.h: 2177: } IOCbits_t;
[; ;pic16f690.h: 2178: extern volatile IOCbits_t IOCbits @ 0x096;
[; ;pic16f690.h: 2242: extern volatile unsigned char WDTCON @ 0x097;
"2244
[; ;pic16f690.h: 2244: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f690.h: 2247: typedef union {
[; ;pic16f690.h: 2248: struct {
[; ;pic16f690.h: 2249: unsigned SWDTEN :1;
[; ;pic16f690.h: 2250: unsigned WDTPS :4;
[; ;pic16f690.h: 2251: };
[; ;pic16f690.h: 2252: struct {
[; ;pic16f690.h: 2253: unsigned :1;
[; ;pic16f690.h: 2254: unsigned WDTPS0 :1;
[; ;pic16f690.h: 2255: unsigned WDTPS1 :1;
[; ;pic16f690.h: 2256: unsigned WDTPS2 :1;
[; ;pic16f690.h: 2257: unsigned WDTPS3 :1;
[; ;pic16f690.h: 2258: };
[; ;pic16f690.h: 2259: } WDTCONbits_t;
[; ;pic16f690.h: 2260: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f690.h: 2294: extern volatile unsigned char TXSTA @ 0x098;
"2296
[; ;pic16f690.h: 2296: asm("TXSTA equ 098h");
[; <" TXSTA equ 098h ;# ">
[; ;pic16f690.h: 2299: typedef union {
[; ;pic16f690.h: 2300: struct {
[; ;pic16f690.h: 2301: unsigned TX9D :1;
[; ;pic16f690.h: 2302: unsigned TRMT :1;
[; ;pic16f690.h: 2303: unsigned BRGH :1;
[; ;pic16f690.h: 2304: unsigned SENDB :1;
[; ;pic16f690.h: 2305: unsigned SYNC :1;
[; ;pic16f690.h: 2306: unsigned TXEN :1;
[; ;pic16f690.h: 2307: unsigned TX9 :1;
[; ;pic16f690.h: 2308: unsigned CSRC :1;
[; ;pic16f690.h: 2309: };
[; ;pic16f690.h: 2310: struct {
[; ;pic16f690.h: 2311: unsigned :3;
[; ;pic16f690.h: 2312: unsigned SENB :1;
[; ;pic16f690.h: 2313: };
[; ;pic16f690.h: 2314: } TXSTAbits_t;
[; ;pic16f690.h: 2315: extern volatile TXSTAbits_t TXSTAbits @ 0x098;
[; ;pic16f690.h: 2364: extern volatile unsigned char SPBRG @ 0x099;
"2366
[; ;pic16f690.h: 2366: asm("SPBRG equ 099h");
[; <" SPBRG equ 099h ;# ">
[; ;pic16f690.h: 2369: typedef union {
[; ;pic16f690.h: 2370: struct {
[; ;pic16f690.h: 2371: unsigned BRG0 :1;
[; ;pic16f690.h: 2372: unsigned BRG1 :1;
[; ;pic16f690.h: 2373: unsigned BRG2 :1;
[; ;pic16f690.h: 2374: unsigned BRG3 :1;
[; ;pic16f690.h: 2375: unsigned BRG4 :1;
[; ;pic16f690.h: 2376: unsigned BRG5 :1;
[; ;pic16f690.h: 2377: unsigned BRG6 :1;
[; ;pic16f690.h: 2378: unsigned BRG7 :1;
[; ;pic16f690.h: 2379: };
[; ;pic16f690.h: 2380: } SPBRGbits_t;
[; ;pic16f690.h: 2381: extern volatile SPBRGbits_t SPBRGbits @ 0x099;
[; ;pic16f690.h: 2425: extern volatile unsigned char SPBRGH @ 0x09A;
"2427
[; ;pic16f690.h: 2427: asm("SPBRGH equ 09Ah");
[; <" SPBRGH equ 09Ah ;# ">
[; ;pic16f690.h: 2430: typedef union {
[; ;pic16f690.h: 2431: struct {
[; ;pic16f690.h: 2432: unsigned BRG8 :1;
[; ;pic16f690.h: 2433: unsigned BRG9 :1;
[; ;pic16f690.h: 2434: unsigned BRG10 :1;
[; ;pic16f690.h: 2435: unsigned BRG11 :1;
[; ;pic16f690.h: 2436: unsigned BRG12 :1;
[; ;pic16f690.h: 2437: unsigned BRG13 :1;
[; ;pic16f690.h: 2438: unsigned BRG14 :1;
[; ;pic16f690.h: 2439: unsigned BRG15 :1;
[; ;pic16f690.h: 2440: };
[; ;pic16f690.h: 2441: } SPBRGHbits_t;
[; ;pic16f690.h: 2442: extern volatile SPBRGHbits_t SPBRGHbits @ 0x09A;
[; ;pic16f690.h: 2486: extern volatile unsigned char BAUDCTL @ 0x09B;
"2488
[; ;pic16f690.h: 2488: asm("BAUDCTL equ 09Bh");
[; <" BAUDCTL equ 09Bh ;# ">
[; ;pic16f690.h: 2491: typedef union {
[; ;pic16f690.h: 2492: struct {
[; ;pic16f690.h: 2493: unsigned ABDEN :1;
[; ;pic16f690.h: 2494: unsigned WUE :1;
[; ;pic16f690.h: 2495: unsigned :1;
[; ;pic16f690.h: 2496: unsigned BRG16 :1;
[; ;pic16f690.h: 2497: unsigned SCKP :1;
[; ;pic16f690.h: 2498: unsigned :1;
[; ;pic16f690.h: 2499: unsigned RCIDL :1;
[; ;pic16f690.h: 2500: unsigned ABDOVF :1;
[; ;pic16f690.h: 2501: };
[; ;pic16f690.h: 2502: } BAUDCTLbits_t;
[; ;pic16f690.h: 2503: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0x09B;
[; ;pic16f690.h: 2537: extern volatile unsigned char ADRESL @ 0x09E;
"2539
[; ;pic16f690.h: 2539: asm("ADRESL equ 09Eh");
[; <" ADRESL equ 09Eh ;# ">
[; ;pic16f690.h: 2543: extern volatile unsigned char ADCON1 @ 0x09F;
"2545
[; ;pic16f690.h: 2545: asm("ADCON1 equ 09Fh");
[; <" ADCON1 equ 09Fh ;# ">
[; ;pic16f690.h: 2548: typedef union {
[; ;pic16f690.h: 2549: struct {
[; ;pic16f690.h: 2550: unsigned :4;
[; ;pic16f690.h: 2551: unsigned ADCS :3;
[; ;pic16f690.h: 2552: };
[; ;pic16f690.h: 2553: struct {
[; ;pic16f690.h: 2554: unsigned :4;
[; ;pic16f690.h: 2555: unsigned ADCS0 :1;
[; ;pic16f690.h: 2556: unsigned ADCS1 :1;
[; ;pic16f690.h: 2557: unsigned ADCS2 :1;
[; ;pic16f690.h: 2558: };
[; ;pic16f690.h: 2559: } ADCON1bits_t;
[; ;pic16f690.h: 2560: extern volatile ADCON1bits_t ADCON1bits @ 0x09F;
[; ;pic16f690.h: 2584: extern volatile unsigned char EEDAT @ 0x10C;
"2586
[; ;pic16f690.h: 2586: asm("EEDAT equ 010Ch");
[; <" EEDAT equ 010Ch ;# ">
[; ;pic16f690.h: 2589: extern volatile unsigned char EEDATA @ 0x10C;
"2591
[; ;pic16f690.h: 2591: asm("EEDATA equ 010Ch");
[; <" EEDATA equ 010Ch ;# ">
[; ;pic16f690.h: 2595: extern volatile unsigned char EEADR @ 0x10D;
"2597
[; ;pic16f690.h: 2597: asm("EEADR equ 010Dh");
[; <" EEADR equ 010Dh ;# ">
[; ;pic16f690.h: 2601: extern volatile unsigned char EEDATH @ 0x10E;
"2603
[; ;pic16f690.h: 2603: asm("EEDATH equ 010Eh");
[; <" EEDATH equ 010Eh ;# ">
[; ;pic16f690.h: 2607: extern volatile unsigned char EEADRH @ 0x10F;
"2609
[; ;pic16f690.h: 2609: asm("EEADRH equ 010Fh");
[; <" EEADRH equ 010Fh ;# ">
[; ;pic16f690.h: 2613: extern volatile unsigned char WPUB @ 0x115;
"2615
[; ;pic16f690.h: 2615: asm("WPUB equ 0115h");
[; <" WPUB equ 0115h ;# ">
[; ;pic16f690.h: 2618: typedef union {
[; ;pic16f690.h: 2619: struct {
[; ;pic16f690.h: 2620: unsigned :4;
[; ;pic16f690.h: 2621: unsigned WPUB :4;
[; ;pic16f690.h: 2622: };
[; ;pic16f690.h: 2623: struct {
[; ;pic16f690.h: 2624: unsigned :4;
[; ;pic16f690.h: 2625: unsigned WPUB4 :1;
[; ;pic16f690.h: 2626: unsigned WPUB5 :1;
[; ;pic16f690.h: 2627: unsigned WPUB6 :1;
[; ;pic16f690.h: 2628: unsigned WPUB7 :1;
[; ;pic16f690.h: 2629: };
[; ;pic16f690.h: 2630: } WPUBbits_t;
[; ;pic16f690.h: 2631: extern volatile WPUBbits_t WPUBbits @ 0x115;
[; ;pic16f690.h: 2660: extern volatile unsigned char IOCB @ 0x116;
"2662
[; ;pic16f690.h: 2662: asm("IOCB equ 0116h");
[; <" IOCB equ 0116h ;# ">
[; ;pic16f690.h: 2665: typedef union {
[; ;pic16f690.h: 2666: struct {
[; ;pic16f690.h: 2667: unsigned :4;
[; ;pic16f690.h: 2668: unsigned IOCB4 :1;
[; ;pic16f690.h: 2669: unsigned IOCB5 :1;
[; ;pic16f690.h: 2670: unsigned IOCB6 :1;
[; ;pic16f690.h: 2671: unsigned IOCB7 :1;
[; ;pic16f690.h: 2672: };
[; ;pic16f690.h: 2673: } IOCBbits_t;
[; ;pic16f690.h: 2674: extern volatile IOCBbits_t IOCBbits @ 0x116;
[; ;pic16f690.h: 2698: extern volatile unsigned char VRCON @ 0x118;
"2700
[; ;pic16f690.h: 2700: asm("VRCON equ 0118h");
[; <" VRCON equ 0118h ;# ">
[; ;pic16f690.h: 2703: typedef union {
[; ;pic16f690.h: 2704: struct {
[; ;pic16f690.h: 2705: unsigned VR :4;
[; ;pic16f690.h: 2706: unsigned VP6EN :1;
[; ;pic16f690.h: 2707: unsigned VRR :1;
[; ;pic16f690.h: 2708: unsigned C2VREN :1;
[; ;pic16f690.h: 2709: unsigned C1VREN :1;
[; ;pic16f690.h: 2710: };
[; ;pic16f690.h: 2711: struct {
[; ;pic16f690.h: 2712: unsigned VR0 :1;
[; ;pic16f690.h: 2713: unsigned VR1 :1;
[; ;pic16f690.h: 2714: unsigned VR2 :1;
[; ;pic16f690.h: 2715: unsigned VR3 :1;
[; ;pic16f690.h: 2716: };
[; ;pic16f690.h: 2717: } VRCONbits_t;
[; ;pic16f690.h: 2718: extern volatile VRCONbits_t VRCONbits @ 0x118;
[; ;pic16f690.h: 2767: extern volatile unsigned char CM1CON0 @ 0x119;
"2769
[; ;pic16f690.h: 2769: asm("CM1CON0 equ 0119h");
[; <" CM1CON0 equ 0119h ;# ">
[; ;pic16f690.h: 2772: typedef union {
[; ;pic16f690.h: 2773: struct {
[; ;pic16f690.h: 2774: unsigned C1CH :2;
[; ;pic16f690.h: 2775: unsigned C1R :1;
[; ;pic16f690.h: 2776: unsigned :1;
[; ;pic16f690.h: 2777: unsigned C1POL :1;
[; ;pic16f690.h: 2778: unsigned C1OE :1;
[; ;pic16f690.h: 2779: unsigned C1OUT :1;
[; ;pic16f690.h: 2780: unsigned C1ON :1;
[; ;pic16f690.h: 2781: };
[; ;pic16f690.h: 2782: struct {
[; ;pic16f690.h: 2783: unsigned C1CH0 :1;
[; ;pic16f690.h: 2784: unsigned C1CH1 :1;
[; ;pic16f690.h: 2785: };
[; ;pic16f690.h: 2786: } CM1CON0bits_t;
[; ;pic16f690.h: 2787: extern volatile CM1CON0bits_t CM1CON0bits @ 0x119;
[; ;pic16f690.h: 2831: extern volatile unsigned char CM2CON0 @ 0x11A;
"2833
[; ;pic16f690.h: 2833: asm("CM2CON0 equ 011Ah");
[; <" CM2CON0 equ 011Ah ;# ">
[; ;pic16f690.h: 2836: typedef union {
[; ;pic16f690.h: 2837: struct {
[; ;pic16f690.h: 2838: unsigned C2CH :2;
[; ;pic16f690.h: 2839: unsigned C2R :1;
[; ;pic16f690.h: 2840: unsigned :1;
[; ;pic16f690.h: 2841: unsigned C2POL :1;
[; ;pic16f690.h: 2842: unsigned C2OE :1;
[; ;pic16f690.h: 2843: unsigned C2OUT :1;
[; ;pic16f690.h: 2844: unsigned C2ON :1;
[; ;pic16f690.h: 2845: };
[; ;pic16f690.h: 2846: struct {
[; ;pic16f690.h: 2847: unsigned C2CH0 :1;
[; ;pic16f690.h: 2848: unsigned C2CH1 :1;
[; ;pic16f690.h: 2849: };
[; ;pic16f690.h: 2850: } CM2CON0bits_t;
[; ;pic16f690.h: 2851: extern volatile CM2CON0bits_t CM2CON0bits @ 0x11A;
[; ;pic16f690.h: 2895: extern volatile unsigned char CM2CON1 @ 0x11B;
"2897
[; ;pic16f690.h: 2897: asm("CM2CON1 equ 011Bh");
[; <" CM2CON1 equ 011Bh ;# ">
[; ;pic16f690.h: 2900: typedef union {
[; ;pic16f690.h: 2901: struct {
[; ;pic16f690.h: 2902: unsigned C2SYNC :1;
[; ;pic16f690.h: 2903: unsigned T1GSS :1;
[; ;pic16f690.h: 2904: unsigned :4;
[; ;pic16f690.h: 2905: unsigned MC2OUT :1;
[; ;pic16f690.h: 2906: unsigned MC1OUT :1;
[; ;pic16f690.h: 2907: };
[; ;pic16f690.h: 2908: } CM2CON1bits_t;
[; ;pic16f690.h: 2909: extern volatile CM2CON1bits_t CM2CON1bits @ 0x11B;
[; ;pic16f690.h: 2933: extern volatile unsigned char ANSEL @ 0x11E;
"2935
[; ;pic16f690.h: 2935: asm("ANSEL equ 011Eh");
[; <" ANSEL equ 011Eh ;# ">
[; ;pic16f690.h: 2938: typedef union {
[; ;pic16f690.h: 2939: struct {
[; ;pic16f690.h: 2940: unsigned ANS0 :1;
[; ;pic16f690.h: 2941: unsigned ANS1 :1;
[; ;pic16f690.h: 2942: unsigned ANS2 :1;
[; ;pic16f690.h: 2943: unsigned ANS3 :1;
[; ;pic16f690.h: 2944: unsigned ANS4 :1;
[; ;pic16f690.h: 2945: unsigned ANS5 :1;
[; ;pic16f690.h: 2946: unsigned ANS6 :1;
[; ;pic16f690.h: 2947: unsigned ANS7 :1;
[; ;pic16f690.h: 2948: };
[; ;pic16f690.h: 2949: } ANSELbits_t;
[; ;pic16f690.h: 2950: extern volatile ANSELbits_t ANSELbits @ 0x11E;
[; ;pic16f690.h: 2994: extern volatile unsigned char ANSELH @ 0x11F;
"2996
[; ;pic16f690.h: 2996: asm("ANSELH equ 011Fh");
[; <" ANSELH equ 011Fh ;# ">
[; ;pic16f690.h: 2999: typedef union {
[; ;pic16f690.h: 3000: struct {
[; ;pic16f690.h: 3001: unsigned ANS8 :1;
[; ;pic16f690.h: 3002: unsigned ANS9 :1;
[; ;pic16f690.h: 3003: unsigned ANS10 :1;
[; ;pic16f690.h: 3004: unsigned ANS11 :1;
[; ;pic16f690.h: 3005: };
[; ;pic16f690.h: 3006: } ANSELHbits_t;
[; ;pic16f690.h: 3007: extern volatile ANSELHbits_t ANSELHbits @ 0x11F;
[; ;pic16f690.h: 3031: extern volatile unsigned char EECON1 @ 0x18C;
"3033
[; ;pic16f690.h: 3033: asm("EECON1 equ 018Ch");
[; <" EECON1 equ 018Ch ;# ">
[; ;pic16f690.h: 3036: typedef union {
[; ;pic16f690.h: 3037: struct {
[; ;pic16f690.h: 3038: unsigned RD :1;
[; ;pic16f690.h: 3039: unsigned WR :1;
[; ;pic16f690.h: 3040: unsigned WREN :1;
[; ;pic16f690.h: 3041: unsigned WRERR :1;
[; ;pic16f690.h: 3042: unsigned :3;
[; ;pic16f690.h: 3043: unsigned EEPGD :1;
[; ;pic16f690.h: 3044: };
[; ;pic16f690.h: 3045: } EECON1bits_t;
[; ;pic16f690.h: 3046: extern volatile EECON1bits_t EECON1bits @ 0x18C;
[; ;pic16f690.h: 3075: extern volatile unsigned char EECON2 @ 0x18D;
"3077
[; ;pic16f690.h: 3077: asm("EECON2 equ 018Dh");
[; <" EECON2 equ 018Dh ;# ">
[; ;pic16f690.h: 3081: extern volatile unsigned char PSTRCON @ 0x19D;
"3083
[; ;pic16f690.h: 3083: asm("PSTRCON equ 019Dh");
[; <" PSTRCON equ 019Dh ;# ">
[; ;pic16f690.h: 3086: typedef union {
[; ;pic16f690.h: 3087: struct {
[; ;pic16f690.h: 3088: unsigned STRA :1;
[; ;pic16f690.h: 3089: unsigned STRB :1;
[; ;pic16f690.h: 3090: unsigned STRC :1;
[; ;pic16f690.h: 3091: unsigned STRD :1;
[; ;pic16f690.h: 3092: unsigned STRSYNC :1;
[; ;pic16f690.h: 3093: };
[; ;pic16f690.h: 3094: } PSTRCONbits_t;
[; ;pic16f690.h: 3095: extern volatile PSTRCONbits_t PSTRCONbits @ 0x19D;
[; ;pic16f690.h: 3124: extern volatile unsigned char SRCON @ 0x19E;
"3126
[; ;pic16f690.h: 3126: asm("SRCON equ 019Eh");
[; <" SRCON equ 019Eh ;# ">
[; ;pic16f690.h: 3129: typedef union {
[; ;pic16f690.h: 3130: struct {
[; ;pic16f690.h: 3131: unsigned :2;
[; ;pic16f690.h: 3132: unsigned PULSR :1;
[; ;pic16f690.h: 3133: unsigned PULSS :1;
[; ;pic16f690.h: 3134: unsigned C2REN :1;
[; ;pic16f690.h: 3135: unsigned C1SEN :1;
[; ;pic16f690.h: 3136: unsigned SR :2;
[; ;pic16f690.h: 3137: };
[; ;pic16f690.h: 3138: struct {
[; ;pic16f690.h: 3139: unsigned :6;
[; ;pic16f690.h: 3140: unsigned SR0 :1;
[; ;pic16f690.h: 3141: unsigned SR1 :1;
[; ;pic16f690.h: 3142: };
[; ;pic16f690.h: 3143: } SRCONbits_t;
[; ;pic16f690.h: 3144: extern volatile SRCONbits_t SRCONbits @ 0x19E;
[; ;pic16f690.h: 3189: extern volatile __bit ABDEN @ (((unsigned) &BAUDCTL)*8) + 0;
[; ;pic16f690.h: 3191: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCTL)*8) + 7;
[; ;pic16f690.h: 3193: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f690.h: 3195: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f690.h: 3197: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f690.h: 3199: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16f690.h: 3201: extern volatile __bit ADFM @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic16f690.h: 3203: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f690.h: 3205: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f690.h: 3207: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f690.h: 3209: extern volatile __bit ANS0 @ (((unsigned) &ANSEL)*8) + 0;
[; ;pic16f690.h: 3211: extern volatile __bit ANS1 @ (((unsigned) &ANSEL)*8) + 1;
[; ;pic16f690.h: 3213: extern volatile __bit ANS10 @ (((unsigned) &ANSELH)*8) + 2;
[; ;pic16f690.h: 3215: extern volatile __bit ANS11 @ (((unsigned) &ANSELH)*8) + 3;
[; ;pic16f690.h: 3217: extern volatile __bit ANS2 @ (((unsigned) &ANSEL)*8) + 2;
[; ;pic16f690.h: 3219: extern volatile __bit ANS3 @ (((unsigned) &ANSEL)*8) + 3;
[; ;pic16f690.h: 3221: extern volatile __bit ANS4 @ (((unsigned) &ANSEL)*8) + 4;
[; ;pic16f690.h: 3223: extern volatile __bit ANS5 @ (((unsigned) &ANSEL)*8) + 5;
[; ;pic16f690.h: 3225: extern volatile __bit ANS6 @ (((unsigned) &ANSEL)*8) + 6;
[; ;pic16f690.h: 3227: extern volatile __bit ANS7 @ (((unsigned) &ANSEL)*8) + 7;
[; ;pic16f690.h: 3229: extern volatile __bit ANS8 @ (((unsigned) &ANSELH)*8) + 0;
[; ;pic16f690.h: 3231: extern volatile __bit ANS9 @ (((unsigned) &ANSELH)*8) + 1;
[; ;pic16f690.h: 3233: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic16f690.h: 3235: extern volatile __bit BRG0 @ (((unsigned) &SPBRG)*8) + 0;
[; ;pic16f690.h: 3237: extern volatile __bit BRG1 @ (((unsigned) &SPBRG)*8) + 1;
[; ;pic16f690.h: 3239: extern volatile __bit BRG10 @ (((unsigned) &SPBRGH)*8) + 2;
[; ;pic16f690.h: 3241: extern volatile __bit BRG11 @ (((unsigned) &SPBRGH)*8) + 3;
[; ;pic16f690.h: 3243: extern volatile __bit BRG12 @ (((unsigned) &SPBRGH)*8) + 4;
[; ;pic16f690.h: 3245: extern volatile __bit BRG13 @ (((unsigned) &SPBRGH)*8) + 5;
[; ;pic16f690.h: 3247: extern volatile __bit BRG14 @ (((unsigned) &SPBRGH)*8) + 6;
[; ;pic16f690.h: 3249: extern volatile __bit BRG15 @ (((unsigned) &SPBRGH)*8) + 7;
[; ;pic16f690.h: 3251: extern volatile __bit BRG16 @ (((unsigned) &BAUDCTL)*8) + 3;
[; ;pic16f690.h: 3253: extern volatile __bit BRG2 @ (((unsigned) &SPBRG)*8) + 2;
[; ;pic16f690.h: 3255: extern volatile __bit BRG3 @ (((unsigned) &SPBRG)*8) + 3;
[; ;pic16f690.h: 3257: extern volatile __bit BRG4 @ (((unsigned) &SPBRG)*8) + 4;
[; ;pic16f690.h: 3259: extern volatile __bit BRG5 @ (((unsigned) &SPBRG)*8) + 5;
[; ;pic16f690.h: 3261: extern volatile __bit BRG6 @ (((unsigned) &SPBRG)*8) + 6;
[; ;pic16f690.h: 3263: extern volatile __bit BRG7 @ (((unsigned) &SPBRG)*8) + 7;
[; ;pic16f690.h: 3265: extern volatile __bit BRG8 @ (((unsigned) &SPBRGH)*8) + 0;
[; ;pic16f690.h: 3267: extern volatile __bit BRG9 @ (((unsigned) &SPBRGH)*8) + 1;
[; ;pic16f690.h: 3269: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16f690.h: 3271: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f690.h: 3273: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f690.h: 3275: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f690.h: 3277: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f690.h: 3279: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16f690.h: 3281: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f690.h: 3283: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f690.h: 3285: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f690.h: 3287: extern volatile __bit C1R @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f690.h: 3289: extern volatile __bit C1SEN @ (((unsigned) &SRCON)*8) + 5;
[; ;pic16f690.h: 3291: extern volatile __bit C1VREN @ (((unsigned) &VRCON)*8) + 7;
[; ;pic16f690.h: 3293: extern volatile __bit C2CH0 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f690.h: 3295: extern volatile __bit C2CH1 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f690.h: 3297: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f690.h: 3299: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f690.h: 3301: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16f690.h: 3303: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f690.h: 3305: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f690.h: 3307: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f690.h: 3309: extern volatile __bit C2R @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f690.h: 3311: extern volatile __bit C2REN @ (((unsigned) &SRCON)*8) + 4;
[; ;pic16f690.h: 3313: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f690.h: 3315: extern volatile __bit C2VREN @ (((unsigned) &VRCON)*8) + 6;
[; ;pic16f690.h: 3317: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f690.h: 3319: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f690.h: 3321: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f690.h: 3323: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f690.h: 3325: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f690.h: 3327: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f690.h: 3329: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f690.h: 3331: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f690.h: 3333: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f690.h: 3335: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f690.h: 3337: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f690.h: 3339: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic16f690.h: 3341: extern volatile __bit CKP @ (((unsigned) &SSPCON)*8) + 4;
[; ;pic16f690.h: 3343: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16f690.h: 3345: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16f690.h: 3347: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic16f690.h: 3349: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f690.h: 3351: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f690.h: 3353: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f690.h: 3355: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic16f690.h: 3357: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic16f690.h: 3359: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCPAS)*8) + 4;
[; ;pic16f690.h: 3361: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCPAS)*8) + 5;
[; ;pic16f690.h: 3363: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCPAS)*8) + 6;
[; ;pic16f690.h: 3365: extern volatile __bit ECCPASE @ (((unsigned) &ECCPAS)*8) + 7;
[; ;pic16f690.h: 3367: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic16f690.h: 3369: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic16f690.h: 3371: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic16f690.h: 3373: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16f690.h: 3375: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f690.h: 3377: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f690.h: 3379: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f690.h: 3381: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f690.h: 3383: extern volatile __bit HTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic16f690.h: 3385: extern volatile __bit I2C_DATA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic16f690.h: 3387: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic16f690.h: 3389: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic16f690.h: 3391: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic16f690.h: 3393: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f690.h: 3395: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f690.h: 3397: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f690.h: 3399: extern volatile __bit IOC0 @ (((unsigned) &IOCA)*8) + 0;
[; ;pic16f690.h: 3401: extern volatile __bit IOC1 @ (((unsigned) &IOCA)*8) + 1;
[; ;pic16f690.h: 3403: extern volatile __bit IOC2 @ (((unsigned) &IOCA)*8) + 2;
[; ;pic16f690.h: 3405: extern volatile __bit IOC3 @ (((unsigned) &IOCA)*8) + 3;
[; ;pic16f690.h: 3407: extern volatile __bit IOC4 @ (((unsigned) &IOCA)*8) + 4;
[; ;pic16f690.h: 3409: extern volatile __bit IOC5 @ (((unsigned) &IOCA)*8) + 5;
[; ;pic16f690.h: 3411: extern volatile __bit IOCA0 @ (((unsigned) &IOCA)*8) + 0;
[; ;pic16f690.h: 3413: extern volatile __bit IOCA1 @ (((unsigned) &IOCA)*8) + 1;
[; ;pic16f690.h: 3415: extern volatile __bit IOCA2 @ (((unsigned) &IOCA)*8) + 2;
[; ;pic16f690.h: 3417: extern volatile __bit IOCA3 @ (((unsigned) &IOCA)*8) + 3;
[; ;pic16f690.h: 3419: extern volatile __bit IOCA4 @ (((unsigned) &IOCA)*8) + 4;
[; ;pic16f690.h: 3421: extern volatile __bit IOCA5 @ (((unsigned) &IOCA)*8) + 5;
[; ;pic16f690.h: 3423: extern volatile __bit IOCB4 @ (((unsigned) &IOCB)*8) + 4;
[; ;pic16f690.h: 3425: extern volatile __bit IOCB5 @ (((unsigned) &IOCB)*8) + 5;
[; ;pic16f690.h: 3427: extern volatile __bit IOCB6 @ (((unsigned) &IOCB)*8) + 6;
[; ;pic16f690.h: 3429: extern volatile __bit IOCB7 @ (((unsigned) &IOCB)*8) + 7;
[; ;pic16f690.h: 3431: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f690.h: 3433: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f690.h: 3435: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f690.h: 3437: extern volatile __bit IRP @ (((unsigned) &STATUS)*8) + 7;
[; ;pic16f690.h: 3439: extern volatile __bit LTS @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f690.h: 3441: extern volatile __bit MC1OUT @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f690.h: 3443: extern volatile __bit MC2OUT @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f690.h: 3445: extern volatile __bit MSK0 @ (((unsigned) &SSPMSK)*8) + 0;
[; ;pic16f690.h: 3447: extern volatile __bit MSK1 @ (((unsigned) &SSPMSK)*8) + 1;
[; ;pic16f690.h: 3449: extern volatile __bit MSK2 @ (((unsigned) &SSPMSK)*8) + 2;
[; ;pic16f690.h: 3451: extern volatile __bit MSK3 @ (((unsigned) &SSPMSK)*8) + 3;
[; ;pic16f690.h: 3453: extern volatile __bit MSK4 @ (((unsigned) &SSPMSK)*8) + 4;
[; ;pic16f690.h: 3455: extern volatile __bit MSK5 @ (((unsigned) &SSPMSK)*8) + 5;
[; ;pic16f690.h: 3457: extern volatile __bit MSK6 @ (((unsigned) &SSPMSK)*8) + 6;
[; ;pic16f690.h: 3459: extern volatile __bit MSK7 @ (((unsigned) &SSPMSK)*8) + 7;
[; ;pic16f690.h: 3461: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16f690.h: 3463: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f690.h: 3465: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f690.h: 3467: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f690.h: 3469: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic16f690.h: 3471: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic16f690.h: 3473: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic16f690.h: 3475: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic16f690.h: 3477: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic16f690.h: 3479: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic16f690.h: 3481: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f690.h: 3483: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f690.h: 3485: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f690.h: 3487: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f690.h: 3489: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f690.h: 3491: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f690.h: 3493: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f690.h: 3495: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f690.h: 3497: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f690.h: 3499: extern volatile __bit PSSAC0 @ (((unsigned) &ECCPAS)*8) + 2;
[; ;pic16f690.h: 3501: extern volatile __bit PSSAC1 @ (((unsigned) &ECCPAS)*8) + 3;
[; ;pic16f690.h: 3503: extern volatile __bit PSSBD0 @ (((unsigned) &ECCPAS)*8) + 0;
[; ;pic16f690.h: 3505: extern volatile __bit PSSBD1 @ (((unsigned) &ECCPAS)*8) + 1;
[; ;pic16f690.h: 3507: extern volatile __bit PULSR @ (((unsigned) &SRCON)*8) + 2;
[; ;pic16f690.h: 3509: extern volatile __bit PULSS @ (((unsigned) &SRCON)*8) + 3;
[; ;pic16f690.h: 3511: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f690.h: 3513: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f690.h: 3515: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f690.h: 3517: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f690.h: 3519: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f690.h: 3521: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f690.h: 3523: extern volatile __bit RABIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f690.h: 3525: extern volatile __bit RABIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f690.h: 3527: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f690.h: 3529: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f690.h: 3531: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f690.h: 3533: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f690.h: 3535: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f690.h: 3537: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f690.h: 3539: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f690.h: 3541: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f690.h: 3543: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f690.h: 3545: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f690.h: 3547: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16f690.h: 3549: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16f690.h: 3551: extern volatile __bit RCIDL @ (((unsigned) &BAUDCTL)*8) + 6;
[; ;pic16f690.h: 3553: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f690.h: 3555: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f690.h: 3557: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic16f690.h: 3559: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic16f690.h: 3561: extern volatile __bit RP0 @ (((unsigned) &STATUS)*8) + 5;
[; ;pic16f690.h: 3563: extern volatile __bit RP1 @ (((unsigned) &STATUS)*8) + 6;
[; ;pic16f690.h: 3565: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16f690.h: 3567: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16f690.h: 3569: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic16f690.h: 3571: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic16f690.h: 3573: extern volatile __bit SBOREN @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f690.h: 3575: extern volatile __bit SCKP @ (((unsigned) &BAUDCTL)*8) + 4;
[; ;pic16f690.h: 3577: extern volatile __bit SCS @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f690.h: 3579: extern volatile __bit SENB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16f690.h: 3581: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16f690.h: 3583: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic16f690.h: 3585: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16f690.h: 3587: extern volatile __bit SR0 @ (((unsigned) &SRCON)*8) + 6;
[; ;pic16f690.h: 3589: extern volatile __bit SR1 @ (((unsigned) &SRCON)*8) + 7;
[; ;pic16f690.h: 3591: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16f690.h: 3593: extern volatile __bit SSPEN @ (((unsigned) &SSPCON)*8) + 5;
[; ;pic16f690.h: 3595: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f690.h: 3597: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f690.h: 3599: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON)*8) + 0;
[; ;pic16f690.h: 3601: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON)*8) + 1;
[; ;pic16f690.h: 3603: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON)*8) + 2;
[; ;pic16f690.h: 3605: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON)*8) + 3;
[; ;pic16f690.h: 3607: extern volatile __bit SSPOV @ (((unsigned) &SSPCON)*8) + 6;
[; ;pic16f690.h: 3609: extern volatile __bit STRA @ (((unsigned) &PSTRCON)*8) + 0;
[; ;pic16f690.h: 3611: extern volatile __bit STRB @ (((unsigned) &PSTRCON)*8) + 1;
[; ;pic16f690.h: 3613: extern volatile __bit STRC @ (((unsigned) &PSTRCON)*8) + 2;
[; ;pic16f690.h: 3615: extern volatile __bit STRD @ (((unsigned) &PSTRCON)*8) + 3;
[; ;pic16f690.h: 3617: extern volatile __bit STRSYNC @ (((unsigned) &PSTRCON)*8) + 4;
[; ;pic16f690.h: 3619: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f690.h: 3621: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16f690.h: 3623: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f690.h: 3625: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f690.h: 3627: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f690.h: 3629: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f690.h: 3631: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f690.h: 3633: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f690.h: 3635: extern volatile __bit T1GINV @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f690.h: 3637: extern volatile __bit T1GSS @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f690.h: 3639: extern volatile __bit T1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f690.h: 3641: extern volatile __bit T1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f690.h: 3643: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f690.h: 3645: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f690.h: 3647: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f690.h: 3649: extern volatile __bit T2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f690.h: 3651: extern volatile __bit T2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f690.h: 3653: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic16f690.h: 3655: extern volatile __bit TMR1GE @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f690.h: 3657: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f690.h: 3659: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f690.h: 3661: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f690.h: 3663: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f690.h: 3665: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f690.h: 3667: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f690.h: 3669: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f690.h: 3671: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f690.h: 3673: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f690.h: 3675: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f690.h: 3677: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f690.h: 3679: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f690.h: 3681: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f690.h: 3683: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f690.h: 3685: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f690.h: 3687: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f690.h: 3689: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f690.h: 3691: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f690.h: 3693: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f690.h: 3695: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f690.h: 3697: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f690.h: 3699: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f690.h: 3701: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f690.h: 3703: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f690.h: 3705: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f690.h: 3707: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f690.h: 3709: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16f690.h: 3711: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16f690.h: 3713: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16f690.h: 3715: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f690.h: 3717: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f690.h: 3719: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f690.h: 3721: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f690.h: 3723: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f690.h: 3725: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16f690.h: 3727: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16f690.h: 3729: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16f690.h: 3731: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f690.h: 3733: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f690.h: 3735: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic16f690.h: 3737: extern volatile __bit ULPWUE @ (((unsigned) &PCON)*8) + 5;
[; ;pic16f690.h: 3739: extern volatile __bit VCFG @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f690.h: 3741: extern volatile __bit VP6EN @ (((unsigned) &VRCON)*8) + 4;
[; ;pic16f690.h: 3743: extern volatile __bit VR0 @ (((unsigned) &VRCON)*8) + 0;
[; ;pic16f690.h: 3745: extern volatile __bit VR1 @ (((unsigned) &VRCON)*8) + 1;
[; ;pic16f690.h: 3747: extern volatile __bit VR2 @ (((unsigned) &VRCON)*8) + 2;
[; ;pic16f690.h: 3749: extern volatile __bit VR3 @ (((unsigned) &VRCON)*8) + 3;
[; ;pic16f690.h: 3751: extern volatile __bit VRR @ (((unsigned) &VRCON)*8) + 5;
[; ;pic16f690.h: 3753: extern volatile __bit WCOL @ (((unsigned) &SSPCON)*8) + 7;
[; ;pic16f690.h: 3755: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f690.h: 3757: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f690.h: 3759: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f690.h: 3761: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f690.h: 3763: extern volatile __bit WPU0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f690.h: 3765: extern volatile __bit WPU1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f690.h: 3767: extern volatile __bit WPU2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f690.h: 3769: extern volatile __bit WPU4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f690.h: 3771: extern volatile __bit WPU5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f690.h: 3773: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f690.h: 3775: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f690.h: 3777: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f690.h: 3779: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f690.h: 3781: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f690.h: 3783: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f690.h: 3785: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f690.h: 3787: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f690.h: 3789: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f690.h: 3791: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic16f690.h: 3793: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic16f690.h: 3795: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic16f690.h: 3797: extern volatile __bit WUE @ (((unsigned) &BAUDCTL)*8) + 1;
[; ;pic16f690.h: 3799: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f690.h: 3801: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic16f690.h: 3803: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic16f690.h: 3805: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f690.h: 3807: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f690.h: 3809: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f690.h: 3811: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f690.h: 3813: extern volatile __bit nRABPU @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic16f690.h: 3815: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f690.h: 3817: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f690.h: 3819: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic16f690.h: 3821: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic.h: 28: extern void _nop(void);
[; ;pic.h: 77: extern unsigned int flash_read(unsigned short addr);
[; ;eeprom_routines.h: 41: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 42: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 43: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 44: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 151: extern void _delay(unsigned long);
[; ;stdio.h: 8: typedef int ptrdiff_t;
[; ;stdio.h: 9: typedef unsigned size_t;
[; ;stdio.h: 10: typedef unsigned short wchar_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 23: extern int errno;
[; ;stdio.h: 54: struct __prbuf
[; ;stdio.h: 55: {
[; ;stdio.h: 56: char * ptr;
[; ;stdio.h: 57: void (* func)(char);
[; ;stdio.h: 58: };
[; ;conio.h: 17: extern int errno;
[; ;conio.h: 20: extern void init_uart(void);
[; ;conio.h: 22: extern char getch(void);
[; ;conio.h: 23: extern char getche(void);
[; ;conio.h: 24: extern void putch(char);
[; ;conio.h: 25: extern void ungetch(char);
[; ;conio.h: 27: extern __bit kbhit(void);
[; ;conio.h: 31: extern char * cgets(char *);
[; ;conio.h: 32: extern void cputs(const char *);
[; ;stdio.h: 99: extern int cprintf(char *, ...);
[; ;stdio.h: 104: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 194: extern char * gets(char *);
[; ;stdio.h: 195: extern int puts(const char *);
[; ;stdio.h: 196: extern int scanf(const char *, ...);
[; ;stdio.h: 197: extern int sscanf(const char *, const char *, ...);
[; ;stdio.h: 198: extern int vprintf(const char *, va_list);
[; ;stdio.h: 199: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 200: extern int vscanf(const char *, va_list ap);
[; ;stdio.h: 201: extern int vsscanf(const char *, const char *, va_list);
[; ;stdio.h: 205: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 206: extern int printf(const char *, ...);
"4 TCC_escravo.c
[p x FOSC=INTRCIO ]
"5
[p x WDTE=OFF ]
"6
[p x PWRTE=ON ]
"7
[p x MCLRE=OFF ]
"8
[p x CP=OFF ]
"9
[p x CPD=OFF ]
"10
[p x BOREN=OFF ]
"11
[p x IESO=OFF ]
"12
[p x FCMEN=OFF ]
"20
[v _DADO_RX `uc ~T0 @X0 1 e ]
[i _DADO_RX
-> -> 255 `i `uc
]
[; ;TCC_escravo.c: 20: unsigned char DADO_RX=0xFF;
"21
[v _PORTA1 `uc ~T0 @X0 1 e ]
[i _PORTA1
-> -> 255 `i `uc
]
[; ;TCC_escravo.c: 21: unsigned char PORTA1=0xFF;
"22
[v _PORTA2 `uc ~T0 @X0 1 e ]
[i _PORTA2
-> -> 255 `i `uc
]
[; ;TCC_escravo.c: 22: unsigned char PORTA2=0xFF;
"23
[v _PORTA3 `uc ~T0 @X0 1 e ]
[i _PORTA3
-> -> 255 `i `uc
]
[; ;TCC_escravo.c: 23: unsigned char PORTA3=0xFF;
"24
[v _PORTA4 `uc ~T0 @X0 1 e ]
[i _PORTA4
-> -> 255 `i `uc
]
[; ;TCC_escravo.c: 24: unsigned char PORTA4=0xFF;
"25
[v _up1 `b ~T0 @X0 1 e ]
[; ;TCC_escravo.c: 25: bit up1;
"26
[v _up2 `b ~T0 @X0 1 e ]
[; ;TCC_escravo.c: 26: bit up2;
"28
[v _spi_init `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 28: void spi_init(void){
[e :U _spi_init ]
[f ]
[; ;TCC_escravo.c: 32: TRISC7=0;
"32
[e = _TRISC7 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 33: TRISB6=1;
"33
[e = _TRISB6 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 35: SSPCON = 0b00110100;
"35
[e = _SSPCON -> -> 52 `i `uc ]
[; ;TCC_escravo.c: 37: SSPSTAT = 0b00000000;
"37
[e = _SSPSTAT -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 38: SSPIE=1;
"38
[e = _SSPIE -> -> 1 `i `b ]
[; ;TCC_escravo.c: 39: }
"39
[e :UE 133 ]
}
"41
[v _spi_write `(v ~T0 @X0 1 ef1`uc ]
{
[; ;TCC_escravo.c: 41: void spi_write(unsigned char dado){
[e :U _spi_write ]
[v _dado `uc ~T0 @X0 1 r1 ]
[f ]
[; ;TCC_escravo.c: 42: SSPBUF=dado;
"42
[e = _SSPBUF _dado ]
[; ;TCC_escravo.c: 43: }
"43
[e :UE 134 ]
}
"45
[v _tabela `(v ~T0 @X0 1 ef1`uc ]
{
[; ;TCC_escravo.c: 45: void tabela(unsigned char dado){
[e :U _tabela ]
[v _dado `uc ~T0 @X0 1 r1 ]
[f ]
[; ;TCC_escravo.c: 46: switch (dado){
"46
[e $U 137  ]
{
[; ;TCC_escravo.c: 47: case 0: PORTA=0b11111011;
"47
[e :U 138 ]
[e = _PORTA -> -> 251 `i `uc ]
[; ;TCC_escravo.c: 48: PORTB=0b10001111;
"48
[e = _PORTB -> -> 143 `i `uc ]
[; ;TCC_escravo.c: 49: PORTC=0b11111001;
"49
[e = _PORTC -> -> 249 `i `uc ]
[; ;TCC_escravo.c: 50: break;
"50
[e $U 136  ]
[; ;TCC_escravo.c: 51: case 1: PORTA=0b11111111;
"51
[e :U 139 ]
[e = _PORTA -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 52: PORTB=0b11101111;
"52
[e = _PORTB -> -> 239 `i `uc ]
[; ;TCC_escravo.c: 53: PORTC=0b11111011;
"53
[e = _PORTC -> -> 251 `i `uc ]
[; ;TCC_escravo.c: 54: break;
"54
[e $U 136  ]
[; ;TCC_escravo.c: 55: case 2: PORTA=0b11111111;
"55
[e :U 140 ]
[e = _PORTA -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 56: PORTB=0b10011111;
"56
[e = _PORTB -> -> 159 `i `uc ]
[; ;TCC_escravo.c: 57: PORTC=0b11111000;
"57
[e = _PORTC -> -> 248 `i `uc ]
[; ;TCC_escravo.c: 58: break;
"58
[e $U 136  ]
[; ;TCC_escravo.c: 59: case 3: PORTA=0b11111111;
"59
[e :U 141 ]
[e = _PORTA -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 60: PORTB=0b11001111;
"60
[e = _PORTB -> -> 207 `i `uc ]
[; ;TCC_escravo.c: 61: PORTC=0b11111000;
"61
[e = _PORTC -> -> 248 `i `uc ]
[; ;TCC_escravo.c: 62: break;
"62
[e $U 136  ]
[; ;TCC_escravo.c: 63: case 4: PORTA=0b11111011;
"63
[e :U 142 ]
[e = _PORTA -> -> 251 `i `uc ]
[; ;TCC_escravo.c: 64: PORTB=0b11101111;
"64
[e = _PORTB -> -> 239 `i `uc ]
[; ;TCC_escravo.c: 65: PORTC=0b11111010;
"65
[e = _PORTC -> -> 250 `i `uc ]
[; ;TCC_escravo.c: 66: break;
"66
[e $U 136  ]
[; ;TCC_escravo.c: 67: case 5: PORTA=0b11111011;
"67
[e :U 143 ]
[e = _PORTA -> -> 251 `i `uc ]
[; ;TCC_escravo.c: 68: PORTB=0b11001111;
"68
[e = _PORTB -> -> 207 `i `uc ]
[; ;TCC_escravo.c: 69: PORTC=0b11111100;
"69
[e = _PORTC -> -> 252 `i `uc ]
[; ;TCC_escravo.c: 70: break;
"70
[e $U 136  ]
[; ;TCC_escravo.c: 71: case 6: PORTA=0b11111011;
"71
[e :U 144 ]
[e = _PORTA -> -> 251 `i `uc ]
[; ;TCC_escravo.c: 72: PORTB=0b10001111;
"72
[e = _PORTB -> -> 143 `i `uc ]
[; ;TCC_escravo.c: 73: PORTC=0b11111110;
"73
[e = _PORTC -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 74: break;
"74
[e $U 136  ]
[; ;TCC_escravo.c: 75: case 7: PORTA=0b11111111;
"75
[e :U 145 ]
[e = _PORTA -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 76: PORTB=0b11101111;
"76
[e = _PORTB -> -> 239 `i `uc ]
[; ;TCC_escravo.c: 77: PORTC=0b11111001;
"77
[e = _PORTC -> -> 249 `i `uc ]
[; ;TCC_escravo.c: 78: break;
"78
[e $U 136  ]
[; ;TCC_escravo.c: 79: case 8: PORTA=0b11111011;
"79
[e :U 146 ]
[e = _PORTA -> -> 251 `i `uc ]
[; ;TCC_escravo.c: 80: PORTB=0b10001111;
"80
[e = _PORTB -> -> 143 `i `uc ]
[; ;TCC_escravo.c: 81: PORTC=0b01111000;
"81
[e = _PORTC -> -> 120 `i `uc ]
[; ;TCC_escravo.c: 82: break;
"82
[e $U 136  ]
[; ;TCC_escravo.c: 83: case 9: PORTA=0b11111011;
"83
[e :U 147 ]
[e = _PORTA -> -> 251 `i `uc ]
[; ;TCC_escravo.c: 84: PORTB=0b11101111;
"84
[e = _PORTB -> -> 239 `i `uc ]
[; ;TCC_escravo.c: 85: PORTC=0b11111000;
"85
[e = _PORTC -> -> 248 `i `uc ]
[; ;TCC_escravo.c: 86: break;
"86
[e $U 136  ]
[; ;TCC_escravo.c: 87: case 10:PORTA=0b11111111;
"87
[e :U 148 ]
[e = _PORTA -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 88: PORTB=0b10011111;
"88
[e = _PORTB -> -> 159 `i `uc ]
[; ;TCC_escravo.c: 89: PORTC=0b11111110;
"89
[e = _PORTC -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 90: break;
"90
[e $U 136  ]
[; ;TCC_escravo.c: 91: case 11:PORTA=0b11111111;
"91
[e :U 149 ]
[e = _PORTA -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 92: PORTB=0b11001111;
"92
[e = _PORTB -> -> 207 `i `uc ]
[; ;TCC_escravo.c: 93: PORTC=0b11111110;
"93
[e = _PORTC -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 94: break;
"94
[e $U 136  ]
[; ;TCC_escravo.c: 95: case 12:PORTA=0b11111011;
"95
[e :U 150 ]
[e = _PORTA -> -> 251 `i `uc ]
[; ;TCC_escravo.c: 96: PORTB=0b11111111;
"96
[e = _PORTB -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 97: PORTC=0b11111010;
"97
[e = _PORTC -> -> 250 `i `uc ]
[; ;TCC_escravo.c: 98: break;
"98
[e $U 136  ]
[; ;TCC_escravo.c: 99: case 13:PORTA=0b11111011;
"99
[e :U 151 ]
[e = _PORTA -> -> 251 `i `uc ]
[; ;TCC_escravo.c: 100: PORTB=0b11011111;
"100
[e = _PORTB -> -> 223 `i `uc ]
[; ;TCC_escravo.c: 101: PORTC=0b11111100;
"101
[e = _PORTC -> -> 252 `i `uc ]
[; ;TCC_escravo.c: 102: break;
"102
[e $U 136  ]
[; ;TCC_escravo.c: 103: case 14:PORTA=0b11111011;
"103
[e :U 152 ]
[e = _PORTA -> -> 251 `i `uc ]
[; ;TCC_escravo.c: 104: PORTB=0b10011111;
"104
[e = _PORTB -> -> 159 `i `uc ]
[; ;TCC_escravo.c: 105: PORTC=0b11111110;
"105
[e = _PORTC -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 106: break;
"106
[e $U 136  ]
[; ;TCC_escravo.c: 107: case 15:PORTA=0b11111111;
"107
[e :U 153 ]
[e = _PORTA -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 108: PORTB=0b11111111;
"108
[e = _PORTB -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 109: PORTC=0b11111111;
"109
[e = _PORTC -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 110: break;
"110
[e $U 136  ]
[; ;TCC_escravo.c: 111: default: break;
"111
[e :U 154 ]
[e $U 136  ]
"112
}
[; ;TCC_escravo.c: 112: }
[e $U 136  ]
"46
[e :U 137 ]
[e [\ _dado , $ -> -> 0 `i `uc 138
 , $ -> -> 1 `i `uc 139
 , $ -> -> 2 `i `uc 140
 , $ -> -> 3 `i `uc 141
 , $ -> -> 4 `i `uc 142
 , $ -> -> 5 `i `uc 143
 , $ -> -> 6 `i `uc 144
 , $ -> -> 7 `i `uc 145
 , $ -> -> 8 `i `uc 146
 , $ -> -> 9 `i `uc 147
 , $ -> -> 10 `i `uc 148
 , $ -> -> 11 `i `uc 149
 , $ -> -> 12 `i `uc 150
 , $ -> -> 13 `i `uc 151
 , $ -> -> 14 `i `uc 152
 , $ -> -> 15 `i `uc 153
 154 ]
"112
[e :U 136 ]
[; ;TCC_escravo.c: 113: }
"113
[e :UE 135 ]
}
"117
[v F1535 `(v ~T0 @X0 1 tf ]
[v _xandi `IF1535 ~T0 @X0 1 e ]
{
[; ;TCC_escravo.c: 117: void interrupt xandi(void){
[e :U _xandi ]
[f ]
[; ;TCC_escravo.c: 119: if (SSPIF && SSPIE) {
"119
[e $ ! && _SSPIF _SSPIE 156  ]
{
[; ;TCC_escravo.c: 120: SSPIF=0;
"120
[e = _SSPIF -> -> 0 `i `b ]
[; ;TCC_escravo.c: 121: DADO_RX=SSPBUF;
"121
[e = _DADO_RX _SSPBUF ]
[; ;TCC_escravo.c: 122: if(DADO_RX==0xAA) DADO_RX=0xFF;
"122
[e $ ! == -> _DADO_RX `i -> 170 `i 157  ]
[e = _DADO_RX -> -> 255 `i `uc ]
[e :U 157 ]
[; ;TCC_escravo.c: 123: BF=0;
"123
[e = _BF -> -> 0 `i `b ]
"124
}
[e :U 156 ]
[; ;TCC_escravo.c: 124: }
[; ;TCC_escravo.c: 126: if (EEIF && EEIE) {
"126
[e $ ! && _EEIF _EEIE 158  ]
{
[; ;TCC_escravo.c: 127: EEIF=0;
"127
[e = _EEIF -> -> 0 `i `b ]
"128
}
[e :U 158 ]
[; ;TCC_escravo.c: 128: }
[; ;TCC_escravo.c: 129: }
"129
[e :UE 155 ]
}
"131
[v _gravar_eeprom `(v ~T0 @X0 1 ef1`uc ]
{
[; ;TCC_escravo.c: 131: void gravar_eeprom(unsigned char adr){
[e :U _gravar_eeprom ]
[v _adr `uc ~T0 @X0 1 r1 ]
[f ]
[; ;TCC_escravo.c: 132: GIE=0;
"132
[e = _GIE -> -> 0 `i `b ]
[; ;TCC_escravo.c: 133: WREN=1;
"133
[e = _WREN -> -> 1 `i `b ]
[; ;TCC_escravo.c: 134: EEADR=adr;
"134
[e = _EEADR _adr ]
[; ;TCC_escravo.c: 135: EEDAT=DADO_RX;
"135
[e = _EEDAT _DADO_RX ]
[; ;TCC_escravo.c: 136: EECON2=0x55;
"136
[e = _EECON2 -> -> 85 `i `uc ]
[; ;TCC_escravo.c: 137: EECON2=0xAA;
"137
[e = _EECON2 -> -> 170 `i `uc ]
[; ;TCC_escravo.c: 138: WR=1;
"138
[e = _WR -> -> 1 `i `b ]
[; ;TCC_escravo.c: 139: GIE=1;
"139
[e = _GIE -> -> 1 `i `b ]
[; ;TCC_escravo.c: 140: WREN=0;
"140
[e = _WREN -> -> 0 `i `b ]
[; ;TCC_escravo.c: 141: }
"141
[e :UE 159 ]
}
"143
[v _modo_programacao `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 143: void modo_programacao(void){
[e :U _modo_programacao ]
[f ]
[; ;TCC_escravo.c: 144: RA0=1;
"144
[e = _RA0 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 145: spi_init();
"145
[e ( _spi_init ..  ]
[; ;TCC_escravo.c: 146: EEIE=1;
"146
[e = _EEIE -> -> 1 `i `b ]
[; ;TCC_escravo.c: 147: spi_write(0xAA);
"147
[e ( _spi_write (1 -> -> 170 `i `uc ]
[; ;TCC_escravo.c: 148: while(DADO_RX==0xFF);
"148
[e $U 161  ]
[e :U 162 ]
[e :U 161 ]
[e $ == -> _DADO_RX `i -> 255 `i 162  ]
[e :U 163 ]
[; ;TCC_escravo.c: 149: if(DADO_RX==0xAC){
"149
[e $ ! == -> _DADO_RX `i -> 172 `i 164  ]
{
[; ;TCC_escravo.c: 150: while(DADO_RX==0xAC);
"150
[e $U 165  ]
[e :U 166 ]
[e :U 165 ]
[e $ == -> _DADO_RX `i -> 172 `i 166  ]
[e :U 167 ]
[; ;TCC_escravo.c: 151: SSPIE=0;
"151
[e = _SSPIE -> -> 0 `i `b ]
[; ;TCC_escravo.c: 152: gravar_eeprom(0x01);
"152
[e ( _gravar_eeprom (1 -> -> 1 `i `uc ]
[; ;TCC_escravo.c: 153: asm("sleep");
"153
[; <" sleep ;# ">
[; ;TCC_escravo.c: 154: RD=1;
"154
[e = _RD -> -> 1 `i `b ]
[; ;TCC_escravo.c: 155: spi_write(EEDAT);
"155
[e ( _spi_write (1 _EEDAT ]
[; ;TCC_escravo.c: 156: SSPIE=1;
"156
[e = _SSPIE -> -> 1 `i `b ]
[; ;TCC_escravo.c: 157: while(DADO_RX!=0xCC);
"157
[e $U 168  ]
[e :U 169 ]
[e :U 168 ]
[e $ != -> _DADO_RX `i -> 204 `i 169  ]
[e :U 170 ]
[; ;TCC_escravo.c: 158: DADO_RX=0xFF;
"158
[e = _DADO_RX -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 159: return;
"159
[e $UE 160  ]
"160
}
[e :U 164 ]
[; ;TCC_escravo.c: 160: }
[; ;TCC_escravo.c: 161: if(DADO_RX==0xBD){
"161
[e $ ! == -> _DADO_RX `i -> 189 `i 171  ]
{
[; ;TCC_escravo.c: 162: while(DADO_RX==0xBD);
"162
[e $U 172  ]
[e :U 173 ]
[e :U 172 ]
[e $ == -> _DADO_RX `i -> 189 `i 173  ]
[e :U 174 ]
[; ;TCC_escravo.c: 163: SSPIE=0;
"163
[e = _SSPIE -> -> 0 `i `b ]
[; ;TCC_escravo.c: 164: gravar_eeprom(0x21);
"164
[e ( _gravar_eeprom (1 -> -> 33 `i `uc ]
[; ;TCC_escravo.c: 165: asm("sleep");
"165
[; <" sleep ;# ">
[; ;TCC_escravo.c: 166: RD=1;
"166
[e = _RD -> -> 1 `i `b ]
[; ;TCC_escravo.c: 167: spi_write(0xAA);
"167
[e ( _spi_write (1 -> -> 170 `i `uc ]
[; ;TCC_escravo.c: 168: DADO_RX=0xFF;
"168
[e = _DADO_RX -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 169: return;
"169
[e $UE 160  ]
"170
}
[e :U 171 ]
[; ;TCC_escravo.c: 170: }
[; ;TCC_escravo.c: 171: if(DADO_RX==0xBE){
"171
[e $ ! == -> _DADO_RX `i -> 190 `i 175  ]
{
[; ;TCC_escravo.c: 172: while(DADO_RX==0xBE);
"172
[e $U 176  ]
[e :U 177 ]
[e :U 176 ]
[e $ == -> _DADO_RX `i -> 190 `i 177  ]
[e :U 178 ]
[; ;TCC_escravo.c: 173: SSPIE=0;
"173
[e = _SSPIE -> -> 0 `i `b ]
[; ;TCC_escravo.c: 174: gravar_eeprom(0x22);
"174
[e ( _gravar_eeprom (1 -> -> 34 `i `uc ]
[; ;TCC_escravo.c: 175: asm("sleep");
"175
[; <" sleep ;# ">
[; ;TCC_escravo.c: 176: RD=1;
"176
[e = _RD -> -> 1 `i `b ]
[; ;TCC_escravo.c: 177: spi_write(EEDAT);
"177
[e ( _spi_write (1 _EEDAT ]
[; ;TCC_escravo.c: 178: SSPIE=1;
"178
[e = _SSPIE -> -> 1 `i `b ]
[; ;TCC_escravo.c: 179: while(DADO_RX!=0xCC);
"179
[e $U 179  ]
[e :U 180 ]
[e :U 179 ]
[e $ != -> _DADO_RX `i -> 204 `i 180  ]
[e :U 181 ]
[; ;TCC_escravo.c: 180: DADO_RX=0xFF;
"180
[e = _DADO_RX -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 181: return;
"181
[e $UE 160  ]
"182
}
[e :U 175 ]
[; ;TCC_escravo.c: 182: }
[; ;TCC_escravo.c: 183: }
"183
[e :UE 160 ]
}
"185
[v _AX7400 `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 185: void AX7400(void){
[e :U _AX7400 ]
[f ]
[; ;TCC_escravo.c: 186: RA0=0;
"186
[e = _RA0 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 187: TRISA=0b11111110;
"187
[e = _TRISA -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 188: TRISB=0b10111111;
"188
[e = _TRISB -> -> 191 `i `uc ]
[; ;TCC_escravo.c: 189: TRISC=0b01101011;
"189
[e = _TRISC -> -> 107 `i `uc ]
[; ;TCC_escravo.c: 190: while(1){
"190
[e :U 184 ]
{
[; ;TCC_escravo.c: 191: RC4=!(RA5&&RC5);
"191
[e = _RC4 ! && _RA5 _RC5 ]
[; ;TCC_escravo.c: 192: RC7=!(RC3&&RC6);
"192
[e = _RC7 ! && _RC3 _RC6 ]
[; ;TCC_escravo.c: 193: RB6=!(RB5&&RB4);
"193
[e = _RB6 ! && _RB5 _RB4 ]
[; ;TCC_escravo.c: 194: RC2=!(RC1&&RC0);
"194
[e = _RC2 ! && _RC1 _RC0 ]
"195
}
[e :U 183 ]
"190
[e $U 184  ]
[e :U 185 ]
[; ;TCC_escravo.c: 195: }
[; ;TCC_escravo.c: 196: }
"196
[e :UE 182 ]
}
"198
[v _AX7402 `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 198: void AX7402(void){
[e :U _AX7402 ]
[f ]
[; ;TCC_escravo.c: 199: RA0=0;
"199
[e = _RA0 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 200: TRISA=0b11011110;
"200
[e = _TRISA -> -> 222 `i `uc ]
[; ;TCC_escravo.c: 201: TRISB=0b11101111;
"201
[e = _TRISB -> -> 239 `i `uc ]
[; ;TCC_escravo.c: 202: TRISC=0b11110110;
"202
[e = _TRISC -> -> 246 `i `uc ]
[; ;TCC_escravo.c: 203: while(1){
"203
[e :U 188 ]
{
[; ;TCC_escravo.c: 204: RA5=!(RC5||RC4);
"204
[e = _RA5 ! || _RC5 _RC4 ]
[; ;TCC_escravo.c: 205: RC3=!(RC7||RC6);
"205
[e = _RC3 ! || _RC7 _RC6 ]
[; ;TCC_escravo.c: 206: RB4=!(RB5||RB6);
"206
[e = _RB4 ! || _RB5 _RB6 ]
[; ;TCC_escravo.c: 207: RC0=!(RC1||RC2);
"207
[e = _RC0 ! || _RC1 _RC2 ]
"208
}
[e :U 187 ]
"203
[e $U 188  ]
[e :U 189 ]
[; ;TCC_escravo.c: 208: }
[; ;TCC_escravo.c: 209: }
"209
[e :UE 186 ]
}
"211
[v _AX7404 `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 211: void AX7404(void){
[e :U _AX7404 ]
[f ]
[; ;TCC_escravo.c: 212: RA0=0;
"212
[e = _RA0 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 213: TRISA=0b11111110;
"213
[e = _TRISA -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 214: TRISB=0b10101111;
"214
[e = _TRISB -> -> 175 `i `uc ]
[; ;TCC_escravo.c: 215: TRISC=0b01010101;
"215
[e = _TRISC -> -> 85 `i `uc ]
[; ;TCC_escravo.c: 216: while(1){
"216
[e :U 192 ]
{
[; ;TCC_escravo.c: 217: RC5=!RA5;
"217
[e = _RC5 ! _RA5 ]
[; ;TCC_escravo.c: 218: RC3=!RC4;
"218
[e = _RC3 ! _RC4 ]
[; ;TCC_escravo.c: 219: RC7=!RC6;
"219
[e = _RC7 ! _RC6 ]
[; ;TCC_escravo.c: 220: RB6=!RB5;
"220
[e = _RB6 ! _RB5 ]
[; ;TCC_escravo.c: 221: RB4=!RC2;
"221
[e = _RB4 ! _RC2 ]
[; ;TCC_escravo.c: 222: RC1=!RC0;
"222
[e = _RC1 ! _RC0 ]
"223
}
[e :U 191 ]
"216
[e $U 192  ]
[e :U 193 ]
[; ;TCC_escravo.c: 223: }
[; ;TCC_escravo.c: 224: }
"224
[e :UE 190 ]
}
"226
[v _AX7408 `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 226: void AX7408(void){
[e :U _AX7408 ]
[f ]
[; ;TCC_escravo.c: 227: RA0=0;
"227
[e = _RA0 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 228: TRISA=0b11111110;
"228
[e = _TRISA -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 229: TRISB=0b10111111;
"229
[e = _TRISB -> -> 191 `i `uc ]
[; ;TCC_escravo.c: 230: TRISC=0b01101011;
"230
[e = _TRISC -> -> 107 `i `uc ]
[; ;TCC_escravo.c: 231: while(1){
"231
[e :U 196 ]
{
[; ;TCC_escravo.c: 232: RC4=(RA5&&RC5);
"232
[e = _RC4 && _RA5 _RC5 ]
[; ;TCC_escravo.c: 233: RC7=(RC3&&RC6);
"233
[e = _RC7 && _RC3 _RC6 ]
[; ;TCC_escravo.c: 234: RB6=(RB5&&RB4);
"234
[e = _RB6 && _RB5 _RB4 ]
[; ;TCC_escravo.c: 235: RC2=(RC1&&RC0);
"235
[e = _RC2 && _RC1 _RC0 ]
"236
}
[e :U 195 ]
"231
[e $U 196  ]
[e :U 197 ]
[; ;TCC_escravo.c: 236: }
[; ;TCC_escravo.c: 237: }
"237
[e :UE 194 ]
}
"239
[v _AX7432 `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 239: void AX7432(void){
[e :U _AX7432 ]
[f ]
[; ;TCC_escravo.c: 240: RA0=0;
"240
[e = _RA0 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 241: TRISA=0b11111110;
"241
[e = _TRISA -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 242: TRISB=0b10111111;
"242
[e = _TRISB -> -> 191 `i `uc ]
[; ;TCC_escravo.c: 243: TRISC=0b01101011;
"243
[e = _TRISC -> -> 107 `i `uc ]
[; ;TCC_escravo.c: 244: while(1){
"244
[e :U 200 ]
{
[; ;TCC_escravo.c: 245: RC4=(RA5||RC5);
"245
[e = _RC4 || _RA5 _RC5 ]
[; ;TCC_escravo.c: 246: RC7=(RC3||RC6);
"246
[e = _RC7 || _RC3 _RC6 ]
[; ;TCC_escravo.c: 247: RB6=(RB5||RB4);
"247
[e = _RB6 || _RB5 _RB4 ]
[; ;TCC_escravo.c: 248: RC2=(RC1||RC0);
"248
[e = _RC2 || _RC1 _RC0 ]
"249
}
[e :U 199 ]
"244
[e $U 200  ]
[e :U 201 ]
[; ;TCC_escravo.c: 249: }
[; ;TCC_escravo.c: 250: }
"250
[e :UE 198 ]
}
"252
[v _AX7447 `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 252: void AX7447(void){
[e :U _AX7447 ]
[f ]
[; ;TCC_escravo.c: 253: RA0=1;
"253
[e = _RA0 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 254: TRISA=0b11111010;
"254
[e = _TRISA -> -> 250 `i `uc ]
[; ;TCC_escravo.c: 255: TRISB=0b10001111;
"255
[e = _TRISB -> -> 143 `i `uc ]
[; ;TCC_escravo.c: 256: TRISC=0b11111000;
"256
[e = _TRISC -> -> 248 `i `uc ]
"257
[v _num `uc ~T0 @X0 1 a ]
[; ;TCC_escravo.c: 257: unsigned char num=0;
[e = _num -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 258: while(1){
"258
[e :U 204 ]
{
[; ;TCC_escravo.c: 259: if(RC5 && RC4 && RC3){
"259
[e $ ! && && _RC5 _RC4 _RC3 206  ]
{
[; ;TCC_escravo.c: 260: num=((RC6<<3)|(RA5<<2)|(RA4<<1)|(RC7));
"260
[e = _num -> | | | << -> _RC6 `i -> 3 `i << -> _RA5 `i -> 2 `i << -> _RA4 `i -> 1 `i -> _RC7 `i `uc ]
[; ;TCC_escravo.c: 261: tabela(num);
"261
[e ( _tabela (1 _num ]
"262
}
[; ;TCC_escravo.c: 262: }
[e $U 207  ]
"263
[e :U 206 ]
[; ;TCC_escravo.c: 263: else{
{
[; ;TCC_escravo.c: 264: if(!RC5 && RC4) tabela(8);
"264
[e $ ! && ! _RC5 _RC4 208  ]
[e ( _tabela (1 -> -> 8 `i `uc ]
[e :U 208 ]
[; ;TCC_escravo.c: 265: if(!RC3 && RC5 && RC4) tabela(15);
"265
[e $ ! && && ! _RC3 _RC5 _RC4 209  ]
[e ( _tabela (1 -> -> 15 `i `uc ]
[e :U 209 ]
[; ;TCC_escravo.c: 266: if(!RC4) tabela(15);
"266
[e $ ! ! _RC4 210  ]
[e ( _tabela (1 -> -> 15 `i `uc ]
[e :U 210 ]
"267
}
[e :U 207 ]
"268
}
[e :U 203 ]
"258
[e $U 204  ]
[e :U 205 ]
[; ;TCC_escravo.c: 267: }
[; ;TCC_escravo.c: 268: }
[; ;TCC_escravo.c: 269: }
"269
[e :UE 202 ]
}
"271
[v _AX7473 `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 271: void AX7473(void){
[e :U _AX7473 ]
[f ]
[; ;TCC_escravo.c: 272: RA0=1;
"272
[e = _RA0 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 273: TRISA=0b11111110;
"273
[e = _TRISA -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 274: TRISB=0b10011111;
"274
[e = _TRISB -> -> 159 `i `uc ]
[; ;TCC_escravo.c: 275: TRISC=0b00111111;
"275
[e = _TRISC -> -> 63 `i `uc ]
[; ;TCC_escravo.c: 276: while(1){
"276
[e :U 213 ]
{
[; ;TCC_escravo.c: 277: if(!RC4) up1=0;
"277
[e $ ! ! _RC4 215  ]
[e = _up1 -> -> 0 `i `b ]
[e :U 215 ]
[; ;TCC_escravo.c: 278: if(RA5 && RC3){
"278
[e $ ! && _RA5 _RC3 216  ]
{
[; ;TCC_escravo.c: 279: if(RC4 && !up1){
"279
[e $ ! && _RC4 ! _up1 217  ]
{
[; ;TCC_escravo.c: 280: up1=1;
"280
[e = _up1 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 281: RC6=RC5;
"281
[e = _RC6 _RC5 ]
[; ;TCC_escravo.c: 282: RC7=!RC6;
"282
[e = _RC7 ! _RC6 ]
"283
}
[e :U 217 ]
"284
}
[; ;TCC_escravo.c: 283: }
[; ;TCC_escravo.c: 284: }
[e $U 218  ]
"285
[e :U 216 ]
[; ;TCC_escravo.c: 285: else{
{
[; ;TCC_escravo.c: 286: if(!RA5 && !RC3){
"286
[e $ ! && ! _RA5 ! _RC3 219  ]
{
[; ;TCC_escravo.c: 287: RC6=1;
"287
[e = _RC6 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 288: RC7=1;
"288
[e = _RC7 -> -> 1 `i `b ]
"289
}
[e :U 219 ]
[; ;TCC_escravo.c: 289: }
[; ;TCC_escravo.c: 290: if(!RA5 && RC3){
"290
[e $ ! && ! _RA5 _RC3 220  ]
{
[; ;TCC_escravo.c: 291: RC6=0;
"291
[e = _RC6 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 292: RC7=1;
"292
[e = _RC7 -> -> 1 `i `b ]
"293
}
[e :U 220 ]
[; ;TCC_escravo.c: 293: }
[; ;TCC_escravo.c: 294: if(RA5 && !RC3){
"294
[e $ ! && _RA5 ! _RC3 221  ]
{
[; ;TCC_escravo.c: 295: RC6=1;
"295
[e = _RC6 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 296: RC7=0;
"296
[e = _RC7 -> -> 0 `i `b ]
"297
}
[e :U 221 ]
"298
}
[e :U 218 ]
[; ;TCC_escravo.c: 297: }
[; ;TCC_escravo.c: 298: }
[; ;TCC_escravo.c: 300: if(!RC2) up2=0;
"300
[e $ ! ! _RC2 222  ]
[e = _up2 -> -> 0 `i `b ]
[e :U 222 ]
[; ;TCC_escravo.c: 301: if(RC0 && RB4){
"301
[e $ ! && _RC0 _RB4 223  ]
{
[; ;TCC_escravo.c: 302: if(RC2 && !up2){
"302
[e $ ! && _RC2 ! _up2 224  ]
{
[; ;TCC_escravo.c: 303: up2=1;
"303
[e = _up2 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 304: RB5=RC1;
"304
[e = _RB5 _RC1 ]
[; ;TCC_escravo.c: 305: RB6=!RB5;
"305
[e = _RB6 ! _RB5 ]
"306
}
[e :U 224 ]
"307
}
[; ;TCC_escravo.c: 306: }
[; ;TCC_escravo.c: 307: }
[e $U 225  ]
"308
[e :U 223 ]
[; ;TCC_escravo.c: 308: else{
{
[; ;TCC_escravo.c: 309: if(!RC0 && !RB4){
"309
[e $ ! && ! _RC0 ! _RB4 226  ]
{
[; ;TCC_escravo.c: 310: RB5=1;
"310
[e = _RB5 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 311: RB6=1;
"311
[e = _RB6 -> -> 1 `i `b ]
"312
}
[e :U 226 ]
[; ;TCC_escravo.c: 312: }
[; ;TCC_escravo.c: 313: if(!RC0 && RB4){
"313
[e $ ! && ! _RC0 _RB4 227  ]
{
[; ;TCC_escravo.c: 314: RB5=0;
"314
[e = _RB5 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 315: RB6=1;
"315
[e = _RB6 -> -> 1 `i `b ]
"316
}
[e :U 227 ]
[; ;TCC_escravo.c: 316: }
[; ;TCC_escravo.c: 317: if(RC0 && !RB4){
"317
[e $ ! && _RC0 ! _RB4 228  ]
{
[; ;TCC_escravo.c: 318: RB5=1;
"318
[e = _RB5 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 319: RB6=0;
"319
[e = _RB6 -> -> 0 `i `b ]
"320
}
[e :U 228 ]
"321
}
[e :U 225 ]
"322
}
[e :U 212 ]
"276
[e $U 213  ]
[e :U 214 ]
[; ;TCC_escravo.c: 320: }
[; ;TCC_escravo.c: 321: }
[; ;TCC_escravo.c: 322: }
[; ;TCC_escravo.c: 323: }
"323
[e :UE 211 ]
}
"325
[v _AX7474 `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 325: void AX7474(void){
[e :U _AX7474 ]
[f ]
[; ;TCC_escravo.c: 326: RA0=0;
"326
[e = _RA0 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 327: TRISA=0b11111110;
"327
[e = _TRISA -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 328: TRISB=0b10011111;
"328
[e = _TRISB -> -> 159 `i `uc ]
[; ;TCC_escravo.c: 329: TRISC=0b00111111;
"329
[e = _TRISC -> -> 63 `i `uc ]
[; ;TCC_escravo.c: 330: while(1){
"330
[e :U 231 ]
{
[; ;TCC_escravo.c: 331: if(!RC4) up1=0;
"331
[e $ ! ! _RC4 233  ]
[e = _up1 -> -> 0 `i `b ]
[e :U 233 ]
[; ;TCC_escravo.c: 332: if(RA5 && RC3){
"332
[e $ ! && _RA5 _RC3 234  ]
{
[; ;TCC_escravo.c: 333: if(RC4 && !up1){
"333
[e $ ! && _RC4 ! _up1 235  ]
{
[; ;TCC_escravo.c: 334: up1=1;
"334
[e = _up1 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 335: RC6=RC5;
"335
[e = _RC6 _RC5 ]
[; ;TCC_escravo.c: 336: RC7=!RC6;
"336
[e = _RC7 ! _RC6 ]
"337
}
[e :U 235 ]
"338
}
[; ;TCC_escravo.c: 337: }
[; ;TCC_escravo.c: 338: }
[e $U 236  ]
"339
[e :U 234 ]
[; ;TCC_escravo.c: 339: else{
{
[; ;TCC_escravo.c: 340: if(!RA5 && !RC3){
"340
[e $ ! && ! _RA5 ! _RC3 237  ]
{
[; ;TCC_escravo.c: 341: RC6=1;
"341
[e = _RC6 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 342: RC7=1;
"342
[e = _RC7 -> -> 1 `i `b ]
"343
}
[e :U 237 ]
[; ;TCC_escravo.c: 343: }
[; ;TCC_escravo.c: 344: if(!RA5 && RC3){
"344
[e $ ! && ! _RA5 _RC3 238  ]
{
[; ;TCC_escravo.c: 345: RC6=0;
"345
[e = _RC6 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 346: RC7=1;
"346
[e = _RC7 -> -> 1 `i `b ]
"347
}
[e :U 238 ]
[; ;TCC_escravo.c: 347: }
[; ;TCC_escravo.c: 348: if(RA5 && !RC3){
"348
[e $ ! && _RA5 ! _RC3 239  ]
{
[; ;TCC_escravo.c: 349: RC6=1;
"349
[e = _RC6 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 350: RC7=0;
"350
[e = _RC7 -> -> 0 `i `b ]
"351
}
[e :U 239 ]
"352
}
[e :U 236 ]
[; ;TCC_escravo.c: 351: }
[; ;TCC_escravo.c: 352: }
[; ;TCC_escravo.c: 354: if(!RC2) up2=0;
"354
[e $ ! ! _RC2 240  ]
[e = _up2 -> -> 0 `i `b ]
[e :U 240 ]
[; ;TCC_escravo.c: 355: if(RC0 && RB4){
"355
[e $ ! && _RC0 _RB4 241  ]
{
[; ;TCC_escravo.c: 356: if(RC2 && !up2){
"356
[e $ ! && _RC2 ! _up2 242  ]
{
[; ;TCC_escravo.c: 357: up2=1;
"357
[e = _up2 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 358: RB5=RC1;
"358
[e = _RB5 _RC1 ]
[; ;TCC_escravo.c: 359: RB6=!RB5;
"359
[e = _RB6 ! _RB5 ]
"360
}
[e :U 242 ]
"361
}
[; ;TCC_escravo.c: 360: }
[; ;TCC_escravo.c: 361: }
[e $U 243  ]
"362
[e :U 241 ]
[; ;TCC_escravo.c: 362: else{
{
[; ;TCC_escravo.c: 363: if(!RC0 && !RB4){
"363
[e $ ! && ! _RC0 ! _RB4 244  ]
{
[; ;TCC_escravo.c: 364: RB5=1;
"364
[e = _RB5 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 365: RB6=1;
"365
[e = _RB6 -> -> 1 `i `b ]
"366
}
[e :U 244 ]
[; ;TCC_escravo.c: 366: }
[; ;TCC_escravo.c: 367: if(!RC0 && RB4){
"367
[e $ ! && ! _RC0 _RB4 245  ]
{
[; ;TCC_escravo.c: 368: RB5=0;
"368
[e = _RB5 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 369: RB6=1;
"369
[e = _RB6 -> -> 1 `i `b ]
"370
}
[e :U 245 ]
[; ;TCC_escravo.c: 370: }
[; ;TCC_escravo.c: 371: if(RC0 && !RB4){
"371
[e $ ! && _RC0 ! _RB4 246  ]
{
[; ;TCC_escravo.c: 372: RB5=1;
"372
[e = _RB5 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 373: RB6=0;
"373
[e = _RB6 -> -> 0 `i `b ]
"374
}
[e :U 246 ]
"375
}
[e :U 243 ]
"376
}
[e :U 230 ]
"330
[e $U 231  ]
[e :U 232 ]
[; ;TCC_escravo.c: 374: }
[; ;TCC_escravo.c: 375: }
[; ;TCC_escravo.c: 376: }
[; ;TCC_escravo.c: 377: }
"377
[e :UE 229 ]
}
"380
[v _AX7486 `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 380: void AX7486(void){
[e :U _AX7486 ]
[f ]
[; ;TCC_escravo.c: 381: RA0=0;
"381
[e = _RA0 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 382: TRISA=0b11111110;
"382
[e = _TRISA -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 383: TRISB=0b10111111;
"383
[e = _TRISB -> -> 191 `i `uc ]
[; ;TCC_escravo.c: 384: TRISC=0b01101011;
"384
[e = _TRISC -> -> 107 `i `uc ]
[; ;TCC_escravo.c: 385: while(1){
"385
[e :U 249 ]
{
[; ;TCC_escravo.c: 386: RC4=(RA5^RC5);
"386
[e = _RC4 ^ _RA5 _RC5 ]
[; ;TCC_escravo.c: 387: RC7=(RC3^RC6);
"387
[e = _RC7 ^ _RC3 _RC6 ]
[; ;TCC_escravo.c: 388: RB6=(RB5^RB4);
"388
[e = _RB6 ^ _RB5 _RB4 ]
[; ;TCC_escravo.c: 389: RC2=(RC1^RC0);
"389
[e = _RC2 ^ _RC1 _RC0 ]
"390
}
[e :U 248 ]
"385
[e $U 249  ]
[e :U 250 ]
[; ;TCC_escravo.c: 390: }
[; ;TCC_escravo.c: 391: }
"391
[e :UE 247 ]
}
"393
[v _AX74165 `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 393: void AX74165(void){
[e :U _AX74165 ]
[f ]
[; ;TCC_escravo.c: 394: RA0=1;
"394
[e = _RA0 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 395: TRISA=0b11111110;
"395
[e = _TRISA -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 396: TRISB=0b10111111;
"396
[e = _TRISB -> -> 191 `i `uc ]
[; ;TCC_escravo.c: 397: TRISC=0b01111111;
"397
[e = _TRISC -> -> 127 `i `uc ]
"398
[v _data `uc ~T0 @X0 1 a ]
[; ;TCC_escravo.c: 398: unsigned char data=0;
[e = _data -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 399: if(RB5) data|=0b10000000;
"399
[e $ ! _RB5 252  ]
[e =| _data -> -> 128 `i `uc ]
[e $U 253  ]
"400
[e :U 252 ]
[; ;TCC_escravo.c: 400: else data&=0b01111111;
[e =& _data -> -> 127 `i `uc ]
[e :U 253 ]
[; ;TCC_escravo.c: 401: RB6=0;
"401
[e = _RB6 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 402: RC7=1;
"402
[e = _RC7 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 403: while(1){
"403
[e :U 255 ]
{
[; ;TCC_escravo.c: 404: if(!RA5) up1=0;
"404
[e $ ! ! _RA5 257  ]
[e = _up1 -> -> 0 `i `b ]
[e :U 257 ]
[; ;TCC_escravo.c: 405: if(RA2) up1=1;
"405
[e $ ! _RA2 258  ]
[e = _up1 -> -> 1 `i `b ]
[e :U 258 ]
[; ;TCC_escravo.c: 406: if(!RA4){
"406
[e $ ! ! _RA4 259  ]
{
[; ;TCC_escravo.c: 407: up1=1;
"407
[e = _up1 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 408: data=0;
"408
[e = _data -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 409: if(RC6) data|=0b00000001;
"409
[e $ ! _RC6 260  ]
[e =| _data -> -> 1 `i `uc ]
[e :U 260 ]
[; ;TCC_escravo.c: 410: if(RC3) data|=0b00000010;
"410
[e $ ! _RC3 261  ]
[e =| _data -> -> 2 `i `uc ]
[e :U 261 ]
[; ;TCC_escravo.c: 411: if(RC4) data|=0b00000100;
"411
[e $ ! _RC4 262  ]
[e =| _data -> -> 4 `i `uc ]
[e :U 262 ]
[; ;TCC_escravo.c: 412: if(RC5) data|=0b00001000;
"412
[e $ ! _RC5 263  ]
[e =| _data -> -> 8 `i `uc ]
[e :U 263 ]
[; ;TCC_escravo.c: 413: if(RC0) data|=0b00010000;
"413
[e $ ! _RC0 264  ]
[e =| _data -> -> 16 `i `uc ]
[e :U 264 ]
[; ;TCC_escravo.c: 414: if(RC1) data|=0b00100000;
"414
[e $ ! _RC1 265  ]
[e =| _data -> -> 32 `i `uc ]
[e :U 265 ]
[; ;TCC_escravo.c: 415: if(RC2) data|=0b01000000;
"415
[e $ ! _RC2 266  ]
[e =| _data -> -> 64 `i `uc ]
[e :U 266 ]
[; ;TCC_escravo.c: 416: if(RB4) data|=0b10000000;
"416
[e $ ! _RB4 267  ]
[e =| _data -> -> 128 `i `uc ]
[e :U 267 ]
[; ;TCC_escravo.c: 417: RB6=data;
"417
[e = _RB6 -> _data `b ]
[; ;TCC_escravo.c: 418: RC7=!RB6;
"418
[e = _RC7 ! _RB6 ]
[; ;TCC_escravo.c: 419: data>>=1;
"419
[e =>> _data -> 1 `i ]
[; ;TCC_escravo.c: 420: if(RB5) data|=0b10000000;
"420
[e $ ! _RB5 268  ]
[e =| _data -> -> 128 `i `uc ]
[e $U 269  ]
"421
[e :U 268 ]
[; ;TCC_escravo.c: 421: else data&=0b01111111;
[e =& _data -> -> 127 `i `uc ]
[e :U 269 ]
"422
}
[e :U 259 ]
[; ;TCC_escravo.c: 422: }
[; ;TCC_escravo.c: 423: if(RA5 && !up1){
"423
[e $ ! && _RA5 ! _up1 270  ]
{
[; ;TCC_escravo.c: 424: up1=1;
"424
[e = _up1 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 425: if(RB5) data|=0b10000000;
"425
[e $ ! _RB5 271  ]
[e =| _data -> -> 128 `i `uc ]
[e $U 272  ]
"426
[e :U 271 ]
[; ;TCC_escravo.c: 426: else data&=0b01111111;
[e =& _data -> -> 127 `i `uc ]
[e :U 272 ]
[; ;TCC_escravo.c: 427: RB6=data;
"427
[e = _RB6 -> _data `b ]
[; ;TCC_escravo.c: 428: RC7=!RB6;
"428
[e = _RC7 ! _RB6 ]
[; ;TCC_escravo.c: 429: data>>=1;
"429
[e =>> _data -> 1 `i ]
"430
}
[e :U 270 ]
"431
}
[e :U 254 ]
"403
[e $U 255  ]
[e :U 256 ]
[; ;TCC_escravo.c: 430: }
[; ;TCC_escravo.c: 431: }
[; ;TCC_escravo.c: 432: }
"432
[e :UE 251 ]
}
"435
[v _AX74191 `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 435: void AX74191(void){
[e :U _AX74191 ]
[f ]
[; ;TCC_escravo.c: 436: RA0=1;
"436
[e = _RA0 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 437: TRISA=0b11011110;
"437
[e = _TRISA -> -> 222 `i `uc ]
[; ;TCC_escravo.c: 438: TRISB=0b11111111;
"438
[e = _TRISB -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 439: TRISC=0b00011001;
"439
[e = _TRISC -> -> 25 `i `uc ]
"440
[v _num `uc ~T0 @X0 1 a ]
[; ;TCC_escravo.c: 440: unsigned char num=0;
[e = _num -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 441: PORTA=0;
"441
[e = _PORTA -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 442: PORTB=0;
"442
[e = _PORTB -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 443: PORTC=0;
"443
[e = _PORTC -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 444: while(1){
"444
[e :U 275 ]
{
[; ;TCC_escravo.c: 445: if(!RC0 && !RC3 &&(num==15)) RC1=0;
"445
[e $ ! && && ! _RC0 ! _RC3 == -> _num `i -> 15 `i 277  ]
[e = _RC1 -> -> 0 `i `b ]
[e $U 278  ]
"446
[e :U 277 ]
[; ;TCC_escravo.c: 446: else if(!RC0 && RC3 &&(num==0)) RC1=0;
[e $ ! && && ! _RC0 _RC3 == -> _num `i -> 0 `i 279  ]
[e = _RC1 -> -> 0 `i `b ]
[e $U 280  ]
"447
[e :U 279 ]
[; ;TCC_escravo.c: 447: else RC1=1;
[e = _RC1 -> -> 1 `i `b ]
[e :U 280 ]
[e :U 278 ]
[; ;TCC_escravo.c: 449: if(num==15 && !RC3) RC2=1;
"449
[e $ ! && == -> _num `i -> 15 `i ! _RC3 281  ]
[e = _RC2 -> -> 1 `i `b ]
[e $U 282  ]
"450
[e :U 281 ]
[; ;TCC_escravo.c: 450: else if(num==0 && RC3) RC2=1;
[e $ ! && == -> _num `i -> 0 `i _RC3 283  ]
[e = _RC2 -> -> 1 `i `b ]
[e $U 284  ]
"451
[e :U 283 ]
[; ;TCC_escravo.c: 451: else RC2=0;
[e = _RC2 -> -> 0 `i `b ]
[e :U 284 ]
[e :U 282 ]
[; ;TCC_escravo.c: 453: if(!RC0) up1=0;
"453
[e $ ! ! _RC0 285  ]
[e = _up1 -> -> 0 `i `b ]
[e :U 285 ]
[; ;TCC_escravo.c: 455: if(!RC4 && RB4){
"455
[e $ ! && ! _RC4 _RB4 286  ]
{
[; ;TCC_escravo.c: 456: if(RC0 && !up1){
"456
[e $ ! && _RC0 ! _up1 287  ]
{
[; ;TCC_escravo.c: 457: up1=1;
"457
[e = _up1 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 458: if(RC3){
"458
[e $ ! _RC3 288  ]
{
[; ;TCC_escravo.c: 459: if (--num==0xFF) num=15;
"459
[e $ ! == -> =- _num -> -> 1 `i `uc `i -> 255 `i 289  ]
[e = _num -> -> 15 `i `uc ]
[e :U 289 ]
"460
}
[; ;TCC_escravo.c: 460: }
[e $U 290  ]
"461
[e :U 288 ]
[; ;TCC_escravo.c: 461: else{
{
[; ;TCC_escravo.c: 462: if (++num==16) num=0;
"462
[e $ ! == -> =+ _num -> -> 1 `i `uc `i -> 16 `i 291  ]
[e = _num -> -> 0 `i `uc ]
[e :U 291 ]
"463
}
[e :U 290 ]
[; ;TCC_escravo.c: 463: }
[; ;TCC_escravo.c: 464: RC5=(num);
"464
[e = _RC5 -> _num `b ]
[; ;TCC_escravo.c: 465: RA5=(num>>1);
"465
[e = _RA5 -> >> -> _num `i -> 1 `i `b ]
[; ;TCC_escravo.c: 466: RC6=(num>>2);
"466
[e = _RC6 -> >> -> _num `i -> 2 `i `b ]
[; ;TCC_escravo.c: 467: RC7=(num>>3);
"467
[e = _RC7 -> >> -> _num `i -> 3 `i `b ]
"468
}
[e :U 287 ]
"469
}
[; ;TCC_escravo.c: 468: }
[; ;TCC_escravo.c: 469: }
[e $U 292  ]
"470
[e :U 286 ]
[; ;TCC_escravo.c: 470: else{
{
[; ;TCC_escravo.c: 471: if(!RB4){
"471
[e $ ! ! _RB4 293  ]
{
[; ;TCC_escravo.c: 472: up1=1;
"472
[e = _up1 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 473: num=0;
"473
[e = _num -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 474: if(RA2) num|=0b00000001;
"474
[e $ ! _RA2 294  ]
[e =| _num -> -> 1 `i `uc ]
[e :U 294 ]
[; ;TCC_escravo.c: 475: if(RA4) num|=0b00000010;
"475
[e $ ! _RA4 295  ]
[e =| _num -> -> 2 `i `uc ]
[e :U 295 ]
[; ;TCC_escravo.c: 476: if(RB5) num|=0b00000100;
"476
[e $ ! _RB5 296  ]
[e =| _num -> -> 4 `i `uc ]
[e :U 296 ]
[; ;TCC_escravo.c: 477: if(RB6) num|=0b00001000;
"477
[e $ ! _RB6 297  ]
[e =| _num -> -> 8 `i `uc ]
[e :U 297 ]
[; ;TCC_escravo.c: 478: RC5=(num);
"478
[e = _RC5 -> _num `b ]
[; ;TCC_escravo.c: 479: RA5=(num>>1);
"479
[e = _RA5 -> >> -> _num `i -> 1 `i `b ]
[; ;TCC_escravo.c: 480: RC6=(num>>2);
"480
[e = _RC6 -> >> -> _num `i -> 2 `i `b ]
[; ;TCC_escravo.c: 481: RC7=(num>>3);
"481
[e = _RC7 -> >> -> _num `i -> 3 `i `b ]
"482
}
[e :U 293 ]
"483
}
[e :U 292 ]
"485
}
[e :U 274 ]
"444
[e $U 275  ]
[e :U 276 ]
[; ;TCC_escravo.c: 482: }
[; ;TCC_escravo.c: 483: }
[; ;TCC_escravo.c: 485: }
[; ;TCC_escravo.c: 486: }
"486
[e :UE 273 ]
}
"488
[v _AX74192 `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 488: void AX74192(void){
[e :U _AX74192 ]
[f ]
[; ;TCC_escravo.c: 489: RA0=1;
"489
[e = _RA0 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 490: TRISA=0b11011110;
"490
[e = _TRISA -> -> 222 `i `uc ]
[; ;TCC_escravo.c: 491: TRISB=0b11111111;
"491
[e = _TRISB -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 492: TRISC=0b00011001;
"492
[e = _TRISC -> -> 25 `i `uc ]
"493
[v _num `uc ~T0 @X0 1 a ]
[; ;TCC_escravo.c: 493: unsigned char num=0;
[e = _num -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 494: PORTA=0;
"494
[e = _PORTA -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 495: PORTB=0;
"495
[e = _PORTB -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 496: PORTC=0;
"496
[e = _PORTC -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 497: while(1){
"497
[e :U 300 ]
{
[; ;TCC_escravo.c: 498: if(!RC4 && (num==0)) RC1=0;
"498
[e $ ! && ! _RC4 == -> _num `i -> 0 `i 302  ]
[e = _RC1 -> -> 0 `i `b ]
[e $U 303  ]
"499
[e :U 302 ]
[; ;TCC_escravo.c: 499: else RC1=1;
[e = _RC1 -> -> 1 `i `b ]
[e :U 303 ]
[; ;TCC_escravo.c: 501: if(!RC3 && (num==9)) RC2=0;
"501
[e $ ! && ! _RC3 == -> _num `i -> 9 `i 304  ]
[e = _RC2 -> -> 0 `i `b ]
[e $U 305  ]
"502
[e :U 304 ]
[; ;TCC_escravo.c: 502: else RC2=1;
[e = _RC2 -> -> 1 `i `b ]
[e :U 305 ]
[; ;TCC_escravo.c: 504: if(!RC3) up1=0;
"504
[e $ ! ! _RC3 306  ]
[e = _up1 -> -> 0 `i `b ]
[e :U 306 ]
[; ;TCC_escravo.c: 505: if(!RC4) up2=0;
"505
[e $ ! ! _RC4 307  ]
[e = _up2 -> -> 0 `i `b ]
[e :U 307 ]
[; ;TCC_escravo.c: 507: if(RB4 && !RC0){
"507
[e $ ! && _RB4 ! _RC0 308  ]
{
[; ;TCC_escravo.c: 508: if(RC4 && RC3 && !up2){
"508
[e $ ! && && _RC4 _RC3 ! _up2 309  ]
{
[; ;TCC_escravo.c: 509: up2=1;
"509
[e = _up2 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 510: if (--num==0xFF) num=9;
"510
[e $ ! == -> =- _num -> -> 1 `i `uc `i -> 255 `i 310  ]
[e = _num -> -> 9 `i `uc ]
[e :U 310 ]
[; ;TCC_escravo.c: 511: RC5=(num);
"511
[e = _RC5 -> _num `b ]
[; ;TCC_escravo.c: 512: RA5=(num>>1);
"512
[e = _RA5 -> >> -> _num `i -> 1 `i `b ]
[; ;TCC_escravo.c: 513: RC6=(num>>2);
"513
[e = _RC6 -> >> -> _num `i -> 2 `i `b ]
[; ;TCC_escravo.c: 514: RC7=(num>>3);
"514
[e = _RC7 -> >> -> _num `i -> 3 `i `b ]
"515
}
[e :U 309 ]
[; ;TCC_escravo.c: 515: }
[; ;TCC_escravo.c: 517: if(RC4 && RC3 && !up1){
"517
[e $ ! && && _RC4 _RC3 ! _up1 311  ]
{
[; ;TCC_escravo.c: 518: up1=1;
"518
[e = _up1 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 519: if (++num==10) num=0;
"519
[e $ ! == -> =+ _num -> -> 1 `i `uc `i -> 10 `i 312  ]
[e = _num -> -> 0 `i `uc ]
[e :U 312 ]
[; ;TCC_escravo.c: 520: RC5=(num);
"520
[e = _RC5 -> _num `b ]
[; ;TCC_escravo.c: 521: RA5=(num>>1);
"521
[e = _RA5 -> >> -> _num `i -> 1 `i `b ]
[; ;TCC_escravo.c: 522: RC6=(num>>2);
"522
[e = _RC6 -> >> -> _num `i -> 2 `i `b ]
[; ;TCC_escravo.c: 523: RC7=(num>>3);
"523
[e = _RC7 -> >> -> _num `i -> 3 `i `b ]
"524
}
[e :U 311 ]
"525
}
[; ;TCC_escravo.c: 524: }
[; ;TCC_escravo.c: 525: }
[e $U 313  ]
"526
[e :U 308 ]
[; ;TCC_escravo.c: 526: else{
{
[; ;TCC_escravo.c: 527: if(!RB4){
"527
[e $ ! ! _RB4 314  ]
{
[; ;TCC_escravo.c: 528: up1=1;
"528
[e = _up1 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 529: up2=1;
"529
[e = _up2 -> -> 1 `i `b ]
[; ;TCC_escravo.c: 530: num=0;
"530
[e = _num -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 531: if(RA2) num|=0b00000001;
"531
[e $ ! _RA2 315  ]
[e =| _num -> -> 1 `i `uc ]
[e :U 315 ]
[; ;TCC_escravo.c: 532: if(RA4) num|=0b00000010;
"532
[e $ ! _RA4 316  ]
[e =| _num -> -> 2 `i `uc ]
[e :U 316 ]
[; ;TCC_escravo.c: 533: if(RB5) num|=0b00000100;
"533
[e $ ! _RB5 317  ]
[e =| _num -> -> 4 `i `uc ]
[e :U 317 ]
[; ;TCC_escravo.c: 534: if(RB6) num|=0b00001000;
"534
[e $ ! _RB6 318  ]
[e =| _num -> -> 8 `i `uc ]
[e :U 318 ]
[; ;TCC_escravo.c: 535: RC5=(num);
"535
[e = _RC5 -> _num `b ]
[; ;TCC_escravo.c: 536: RA5=(num>>1);
"536
[e = _RA5 -> >> -> _num `i -> 1 `i `b ]
[; ;TCC_escravo.c: 537: RC6=(num>>2);
"537
[e = _RC6 -> >> -> _num `i -> 2 `i `b ]
[; ;TCC_escravo.c: 538: RC7=(num>>3);
"538
[e = _RC7 -> >> -> _num `i -> 3 `i `b ]
"539
}
[e :U 314 ]
"540
}
[e :U 313 ]
"542
}
[e :U 299 ]
"497
[e $U 300  ]
[e :U 301 ]
[; ;TCC_escravo.c: 539: }
[; ;TCC_escravo.c: 540: }
[; ;TCC_escravo.c: 542: }
[; ;TCC_escravo.c: 543: }
"543
[e :UE 298 ]
}
"545
[v _select_portas `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 545: void select_portas(void){
[e :U _select_portas ]
[f ]
[; ;TCC_escravo.c: 546: RA0=0;
"546
[e = _RA0 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 547: TRISA=0b11111110;
"547
[e = _TRISA -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 548: TRISB=0b10111111;
"548
[e = _TRISB -> -> 191 `i `uc ]
[; ;TCC_escravo.c: 549: TRISC=0b01101011;
"549
[e = _TRISC -> -> 107 `i `uc ]
[; ;TCC_escravo.c: 550: EEADR=0x21;
"550
[e = _EEADR -> -> 33 `i `uc ]
[; ;TCC_escravo.c: 551: RD=1;
"551
[e = _RD -> -> 1 `i `b ]
[; ;TCC_escravo.c: 552: _nop();
"552
[e ( __nop ..  ]
[; ;TCC_escravo.c: 553: PORTA1=(EEDAT&0x0F);
"553
[e = _PORTA1 -> & -> _EEDAT `i -> 15 `i `uc ]
[; ;TCC_escravo.c: 554: PORTA2=((EEDAT>>4)&0x0F);
"554
[e = _PORTA2 -> & >> -> _EEDAT `i -> 4 `i -> 15 `i `uc ]
[; ;TCC_escravo.c: 555: EEADR=0x22;
"555
[e = _EEADR -> -> 34 `i `uc ]
[; ;TCC_escravo.c: 556: RD=1;
"556
[e = _RD -> -> 1 `i `b ]
[; ;TCC_escravo.c: 557: _nop();
"557
[e ( __nop ..  ]
[; ;TCC_escravo.c: 558: PORTA3=(EEDAT&0x0F);
"558
[e = _PORTA3 -> & -> _EEDAT `i -> 15 `i `uc ]
[; ;TCC_escravo.c: 559: PORTA4=((EEDAT>>4)&0x0F);
"559
[e = _PORTA4 -> & >> -> _EEDAT `i -> 4 `i -> 15 `i `uc ]
[; ;TCC_escravo.c: 560: while(1){
"560
[e :U 321 ]
{
[; ;TCC_escravo.c: 561: switch(PORTA1){
"561
[e $U 324  ]
{
[; ;TCC_escravo.c: 562: case 0: RC4=(RC5&RA5); break;
"562
[e :U 325 ]
[e = _RC4 & _RC5 _RA5 ]
[e $U 323  ]
[; ;TCC_escravo.c: 563: case 1: RC4=!(RC5&RA5); break;
"563
[e :U 326 ]
[e = _RC4 ! & _RC5 _RA5 ]
[e $U 323  ]
[; ;TCC_escravo.c: 564: case 2: RC4=(RC5|RA5); break;
"564
[e :U 327 ]
[e = _RC4 | _RC5 _RA5 ]
[e $U 323  ]
[; ;TCC_escravo.c: 565: case 3: RC4=!(RC5|RA5); break;
"565
[e :U 328 ]
[e = _RC4 ! | _RC5 _RA5 ]
[e $U 323  ]
[; ;TCC_escravo.c: 566: case 4: RC4=(RC5^RA5); break;
"566
[e :U 329 ]
[e = _RC4 ^ _RC5 _RA5 ]
[e $U 323  ]
[; ;TCC_escravo.c: 567: case 5: RC4=!(RC5^RA5); break;
"567
[e :U 330 ]
[e = _RC4 ! ^ _RC5 _RA5 ]
[e $U 323  ]
[; ;TCC_escravo.c: 568: case 6: RC4=(!RC5); break;
"568
[e :U 331 ]
[e = _RC4 ! _RC5 ]
[e $U 323  ]
"569
}
[; ;TCC_escravo.c: 569: }
[e $U 323  ]
"561
[e :U 324 ]
[e [\ _PORTA1 , $ -> -> 0 `i `uc 325
 , $ -> -> 1 `i `uc 326
 , $ -> -> 2 `i `uc 327
 , $ -> -> 3 `i `uc 328
 , $ -> -> 4 `i `uc 329
 , $ -> -> 5 `i `uc 330
 , $ -> -> 6 `i `uc 331
 323 ]
"569
[e :U 323 ]
[; ;TCC_escravo.c: 570: switch(PORTA2){
"570
[e $U 333  ]
{
[; ;TCC_escravo.c: 571: case 0: RC7=(RC3&RC6); break;
"571
[e :U 334 ]
[e = _RC7 & _RC3 _RC6 ]
[e $U 332  ]
[; ;TCC_escravo.c: 572: case 1: RC7=!(RC3&RC6); break;
"572
[e :U 335 ]
[e = _RC7 ! & _RC3 _RC6 ]
[e $U 332  ]
[; ;TCC_escravo.c: 573: case 2: RC7=(RC3|RC6); break;
"573
[e :U 336 ]
[e = _RC7 | _RC3 _RC6 ]
[e $U 332  ]
[; ;TCC_escravo.c: 574: case 3: RC7=!(RC3|RC6); break;
"574
[e :U 337 ]
[e = _RC7 ! | _RC3 _RC6 ]
[e $U 332  ]
[; ;TCC_escravo.c: 575: case 4: RC7=(RC3^RC6); break;
"575
[e :U 338 ]
[e = _RC7 ^ _RC3 _RC6 ]
[e $U 332  ]
[; ;TCC_escravo.c: 576: case 5: RC7=!(RC3^RC6); break;
"576
[e :U 339 ]
[e = _RC7 ! ^ _RC3 _RC6 ]
[e $U 332  ]
[; ;TCC_escravo.c: 577: case 6: RC7=(!RC3); break;
"577
[e :U 340 ]
[e = _RC7 ! _RC3 ]
[e $U 332  ]
"578
}
[; ;TCC_escravo.c: 578: }
[e $U 332  ]
"570
[e :U 333 ]
[e [\ _PORTA2 , $ -> -> 0 `i `uc 334
 , $ -> -> 1 `i `uc 335
 , $ -> -> 2 `i `uc 336
 , $ -> -> 3 `i `uc 337
 , $ -> -> 4 `i `uc 338
 , $ -> -> 5 `i `uc 339
 , $ -> -> 6 `i `uc 340
 332 ]
"578
[e :U 332 ]
[; ;TCC_escravo.c: 579: switch(PORTA3){
"579
[e $U 342  ]
{
[; ;TCC_escravo.c: 580: case 0: RB6=(RB4&RB7); break;
"580
[e :U 343 ]
[e = _RB6 & _RB4 _RB7 ]
[e $U 341  ]
[; ;TCC_escravo.c: 581: case 1: RB6=!(RB4&RB7); break;
"581
[e :U 344 ]
[e = _RB6 ! & _RB4 _RB7 ]
[e $U 341  ]
[; ;TCC_escravo.c: 582: case 2: RB6=(RB4|RB7); break;
"582
[e :U 345 ]
[e = _RB6 | _RB4 _RB7 ]
[e $U 341  ]
[; ;TCC_escravo.c: 583: case 3: RB6=!(RB4|RB7); break;
"583
[e :U 346 ]
[e = _RB6 ! | _RB4 _RB7 ]
[e $U 341  ]
[; ;TCC_escravo.c: 584: case 4: RB6=(RB4^RB7); break;
"584
[e :U 347 ]
[e = _RB6 ^ _RB4 _RB7 ]
[e $U 341  ]
[; ;TCC_escravo.c: 585: case 5: RB6=!(RB4^RB7); break;
"585
[e :U 348 ]
[e = _RB6 ! ^ _RB4 _RB7 ]
[e $U 341  ]
[; ;TCC_escravo.c: 586: case 6: RB6=(!RB7); break;
"586
[e :U 349 ]
[e = _RB6 ! _RB7 ]
[e $U 341  ]
"587
}
[; ;TCC_escravo.c: 587: }
[e $U 341  ]
"579
[e :U 342 ]
[e [\ _PORTA3 , $ -> -> 0 `i `uc 343
 , $ -> -> 1 `i `uc 344
 , $ -> -> 2 `i `uc 345
 , $ -> -> 3 `i `uc 346
 , $ -> -> 4 `i `uc 347
 , $ -> -> 5 `i `uc 348
 , $ -> -> 6 `i `uc 349
 341 ]
"587
[e :U 341 ]
[; ;TCC_escravo.c: 588: switch(PORTA4){
"588
[e $U 351  ]
{
[; ;TCC_escravo.c: 589: case 0: RC2=(RC0&RC1); break;
"589
[e :U 352 ]
[e = _RC2 & _RC0 _RC1 ]
[e $U 350  ]
[; ;TCC_escravo.c: 590: case 1: RC2=!(RC0&RC1); break;
"590
[e :U 353 ]
[e = _RC2 ! & _RC0 _RC1 ]
[e $U 350  ]
[; ;TCC_escravo.c: 591: case 2: RC2=(RC0|RC1); break;
"591
[e :U 354 ]
[e = _RC2 | _RC0 _RC1 ]
[e $U 350  ]
[; ;TCC_escravo.c: 592: case 3: RC2=!(RC0|RC1); break;
"592
[e :U 355 ]
[e = _RC2 ! | _RC0 _RC1 ]
[e $U 350  ]
[; ;TCC_escravo.c: 593: case 4: RC2=(RC0^RC1); break;
"593
[e :U 356 ]
[e = _RC2 ^ _RC0 _RC1 ]
[e $U 350  ]
[; ;TCC_escravo.c: 594: case 5: RC2=(RC0^RC1); break;
"594
[e :U 357 ]
[e = _RC2 ^ _RC0 _RC1 ]
[e $U 350  ]
[; ;TCC_escravo.c: 595: case 6: RC2=(!RC0); break;
"595
[e :U 358 ]
[e = _RC2 ! _RC0 ]
[e $U 350  ]
"596
}
[; ;TCC_escravo.c: 596: }
[e $U 350  ]
"588
[e :U 351 ]
[e [\ _PORTA4 , $ -> -> 0 `i `uc 352
 , $ -> -> 1 `i `uc 353
 , $ -> -> 2 `i `uc 354
 , $ -> -> 3 `i `uc 355
 , $ -> -> 4 `i `uc 356
 , $ -> -> 5 `i `uc 357
 , $ -> -> 6 `i `uc 358
 350 ]
"596
[e :U 350 ]
"597
}
[e :U 320 ]
"560
[e $U 321  ]
[e :U 322 ]
[; ;TCC_escravo.c: 597: }
[; ;TCC_escravo.c: 598: }
"598
[e :UE 319 ]
}
"601
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;TCC_escravo.c: 601: void main(){
[e :U _main ]
[f ]
[; ;TCC_escravo.c: 602: OSCCON=0b01110000;
"602
[e = _OSCCON -> -> 112 `i `uc ]
[; ;TCC_escravo.c: 603: ANSEL=0;
"603
[e = _ANSEL -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 604: ANSELH=0;
"604
[e = _ANSELH -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 605: TRISA=0b11111110;
"605
[e = _TRISA -> -> 254 `i `uc ]
[; ;TCC_escravo.c: 606: RA0=0;
"606
[e = _RA0 -> -> 0 `i `b ]
[; ;TCC_escravo.c: 607: TRISB=0xFF;
"607
[e = _TRISB -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 608: TRISC=0xFF;
"608
[e = _TRISC -> -> 255 `i `uc ]
[; ;TCC_escravo.c: 609: OPTION_REG=0b10000000;
"609
[e = _OPTION_REG -> -> 128 `i `uc ]
[; ;TCC_escravo.c: 610: INTCON=0b11000000;
"610
[e = _INTCON -> -> 192 `i `uc ]
[; ;TCC_escravo.c: 611: EECON1=0;
"611
[e = _EECON1 -> -> 0 `i `uc ]
[; ;TCC_escravo.c: 612: while(RA4&&RA5&&RC4&&RC3&&RC5&&RA1&&RA2&&RC0&&RC1&&RC2) modo_programacao();
"612
[e $U 360  ]
[e :U 361 ]
[e ( _modo_programacao ..  ]
[e :U 360 ]
[e $ && && && && && && && && && _RA4 _RA5 _RC4 _RC3 _RC5 _RA1 _RA2 _RC0 _RC1 _RC2 361  ]
[e :U 362 ]
[; ;TCC_escravo.c: 613: EEADR=0x01;
"613
[e = _EEADR -> -> 1 `i `uc ]
[; ;TCC_escravo.c: 614: RD=1;
"614
[e = _RD -> -> 1 `i `b ]
[; ;TCC_escravo.c: 615: _nop();
"615
[e ( __nop ..  ]
[; ;TCC_escravo.c: 616: switch(EEDAT){
"616
[e $U 364  ]
{
[; ;TCC_escravo.c: 617: case 0: AX7400(); break;
"617
[e :U 365 ]
[e ( _AX7400 ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 619: case 2: AX7402(); break;
"619
[e :U 366 ]
[e ( _AX7402 ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 621: case 4: AX7404(); break;
"621
[e :U 367 ]
[e ( _AX7404 ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 623: case 8: AX7408(); break;
"623
[e :U 368 ]
[e ( _AX7408 ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 625: case 32: AX7432(); break;
"625
[e :U 369 ]
[e ( _AX7432 ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 627: case 47: AX7447(); break;
"627
[e :U 370 ]
[e ( _AX7447 ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 629: case 73: AX7473(); break;
"629
[e :U 371 ]
[e ( _AX7473 ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 631: case 74: AX7474(); break;
"631
[e :U 372 ]
[e ( _AX7474 ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 633: case 86: AX7486(); break;
"633
[e :U 373 ]
[e ( _AX7486 ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 635: case 165: AX74165(); break;
"635
[e :U 374 ]
[e ( _AX74165 ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 637: case 191: AX74191(); break;
"637
[e :U 375 ]
[e ( _AX74191 ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 639: case 192: AX74192(); break;
"639
[e :U 376 ]
[e ( _AX74192 ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 641: case 222: select_portas(); break;
"641
[e :U 377 ]
[e ( _select_portas ..  ]
[e $U 363  ]
[; ;TCC_escravo.c: 643: default:
"643
[e :U 378 ]
[; ;TCC_escravo.c: 644: GIE=0;
"644
[e = _GIE -> -> 0 `i `b ]
[; ;TCC_escravo.c: 645: asm("sleep");
"645
[; <" sleep ;# ">
[; ;TCC_escravo.c: 646: break;
"646
[e $U 363  ]
"647
}
[; ;TCC_escravo.c: 647: }
[e $U 363  ]
"616
[e :U 364 ]
[e [\ _EEDAT , $ -> -> 0 `i `uc 365
 , $ -> -> 2 `i `uc 366
 , $ -> -> 4 `i `uc 367
 , $ -> -> 8 `i `uc 368
 , $ -> -> 32 `i `uc 369
 , $ -> -> 47 `i `uc 370
 , $ -> -> 73 `i `uc 371
 , $ -> -> 74 `i `uc 372
 , $ -> -> 86 `i `uc 373
 , $ -> -> 165 `i `uc 374
 , $ -> -> 191 `i `uc 375
 , $ -> -> 192 `i `uc 376
 , $ -> -> 222 `i `uc 377
 378 ]
"647
[e :U 363 ]
[; ;TCC_escravo.c: 648: }
"648
[e :UE 359 ]
}
