==============================================================
File generated on Sun Nov 15 18:11:55 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Nov 15 18:12:56 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Nov 15 18:13:25 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 102.863 ; gain = 18.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 102.863 ; gain = 18.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 107.230 ; gain = 22.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 109.234 ; gain = 24.555
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (vhls/convolution.cpp:117) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (vhls/convolution.cpp:143) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (vhls/convolution.cpp:153) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (vhls/convolution.cpp:157) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (vhls/convolution.cpp:166) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (vhls/convolution.cpp:208) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (vhls/convolution.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (vhls/convolution.cpp:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (vhls/convolution.cpp:105) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'lbuf' (vhls/convolution.cpp:106) accessed through non-constant indices on dimension 1 (vhls/convolution.cpp:149:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (vhls/convolution.cpp:106) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (vhls/convolution.cpp:97)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:01:24 . Memory (MB): peak = 211.957 ; gain = 127.277
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:02:28 . Memory (MB): peak = 211.957 ; gain = 127.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 167.809 seconds; current allocated memory: 162.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.439 seconds; current allocated memory: 182.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hw_conv_mux_5099_8_1_1' to 'hw_conv_mux_5099_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hw_conv_mux_5099_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.244 seconds; current allocated memory: 201.961 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:31 ; elapsed = 00:03:16 . Memory (MB): peak = 330.898 ; gain = 246.219
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 195.894 seconds; peak allocated memory: 201.961 MB.
==============================================================
File generated on Sun Nov 15 18:18:29 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Nov 15 18:33:26 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Nov 19 11:03:04 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Nov 19 11:03:55 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 102.625 ; gain = 17.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 102.625 ; gain = 17.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 107.191 ; gain = 22.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 109.059 ; gain = 24.395
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (vhls/convolution.cpp:117) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (vhls/convolution.cpp:143) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (vhls/convolution.cpp:153) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (vhls/convolution.cpp:157) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (vhls/convolution.cpp:166) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (vhls/convolution.cpp:208) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (vhls/convolution.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (vhls/convolution.cpp:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (vhls/convolution.cpp:105) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'lbuf' (vhls/convolution.cpp:106) accessed through non-constant indices on dimension 1 (vhls/convolution.cpp:149:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (vhls/convolution.cpp:106) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (vhls/convolution.cpp:97)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:01:29 . Memory (MB): peak = 212.656 ; gain = 127.992
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:10 ; elapsed = 00:02:44 . Memory (MB): peak = 212.656 ; gain = 127.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 187.323 seconds; current allocated memory: 162.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.795 seconds; current allocated memory: 182.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hw_conv_mux_5099_8_1_1' to 'hw_conv_mux_5099_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hw_conv_mux_5099_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 10.119 seconds; current allocated memory: 201.986 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:53 ; elapsed = 00:03:39 . Memory (MB): peak = 331.809 ; gain = 247.145
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 219.512 seconds; peak allocated memory: 201.986 MB.
==============================================================
File generated on Thu Nov 19 11:50:49 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim file generation failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Nov 19 11:51:22 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
