// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module calc_hist (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        image_buffer_0_address0,
        image_buffer_0_ce0,
        image_buffer_0_q0,
        image_buffer_1_address0,
        image_buffer_1_ce0,
        image_buffer_1_q0,
        image_buffer_2_address0,
        image_buffer_2_ce0,
        image_buffer_2_q0,
        image_buffer_3_address0,
        image_buffer_3_ce0,
        image_buffer_3_q0,
        image_buffer_4_address0,
        image_buffer_4_ce0,
        image_buffer_4_q0,
        image_buffer_5_address0,
        image_buffer_5_ce0,
        image_buffer_5_q0,
        image_buffer_6_address0,
        image_buffer_6_ce0,
        image_buffer_6_q0,
        image_buffer_7_address0,
        image_buffer_7_ce0,
        image_buffer_7_q0,
        image_buffer_8_address0,
        image_buffer_8_ce0,
        image_buffer_8_q0,
        image_buffer_9_address0,
        image_buffer_9_ce0,
        image_buffer_9_q0,
        image_buffer_10_address0,
        image_buffer_10_ce0,
        image_buffer_10_q0,
        image_buffer_11_address0,
        image_buffer_11_ce0,
        image_buffer_11_q0,
        image_buffer_12_address0,
        image_buffer_12_ce0,
        image_buffer_12_q0,
        image_buffer_13_address0,
        image_buffer_13_ce0,
        image_buffer_13_q0,
        image_buffer_14_address0,
        image_buffer_14_ce0,
        image_buffer_14_q0,
        image_buffer_15_address0,
        image_buffer_15_ce0,
        image_buffer_15_q0,
        rst_address0,
        rst_ce0,
        rst_q0,
        rst_address1,
        rst_ce1,
        rst_we1,
        rst_d1
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state10 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] image_buffer_0_address0;
output   image_buffer_0_ce0;
input  [7:0] image_buffer_0_q0;
output  [6:0] image_buffer_1_address0;
output   image_buffer_1_ce0;
input  [7:0] image_buffer_1_q0;
output  [6:0] image_buffer_2_address0;
output   image_buffer_2_ce0;
input  [7:0] image_buffer_2_q0;
output  [6:0] image_buffer_3_address0;
output   image_buffer_3_ce0;
input  [7:0] image_buffer_3_q0;
output  [6:0] image_buffer_4_address0;
output   image_buffer_4_ce0;
input  [7:0] image_buffer_4_q0;
output  [6:0] image_buffer_5_address0;
output   image_buffer_5_ce0;
input  [7:0] image_buffer_5_q0;
output  [6:0] image_buffer_6_address0;
output   image_buffer_6_ce0;
input  [7:0] image_buffer_6_q0;
output  [6:0] image_buffer_7_address0;
output   image_buffer_7_ce0;
input  [7:0] image_buffer_7_q0;
output  [6:0] image_buffer_8_address0;
output   image_buffer_8_ce0;
input  [7:0] image_buffer_8_q0;
output  [6:0] image_buffer_9_address0;
output   image_buffer_9_ce0;
input  [7:0] image_buffer_9_q0;
output  [6:0] image_buffer_10_address0;
output   image_buffer_10_ce0;
input  [7:0] image_buffer_10_q0;
output  [6:0] image_buffer_11_address0;
output   image_buffer_11_ce0;
input  [7:0] image_buffer_11_q0;
output  [6:0] image_buffer_12_address0;
output   image_buffer_12_ce0;
input  [7:0] image_buffer_12_q0;
output  [6:0] image_buffer_13_address0;
output   image_buffer_13_ce0;
input  [7:0] image_buffer_13_q0;
output  [6:0] image_buffer_14_address0;
output   image_buffer_14_ce0;
input  [7:0] image_buffer_14_q0;
output  [6:0] image_buffer_15_address0;
output   image_buffer_15_ce0;
input  [7:0] image_buffer_15_q0;
output  [5:0] rst_address0;
output   rst_ce0;
input  [15:0] rst_q0;
output  [5:0] rst_address1;
output   rst_ce1;
output   rst_we1;
output  [15:0] rst_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg image_buffer_0_ce0;
reg image_buffer_1_ce0;
reg image_buffer_2_ce0;
reg image_buffer_3_ce0;
reg image_buffer_4_ce0;
reg image_buffer_5_ce0;
reg image_buffer_6_ce0;
reg image_buffer_7_ce0;
reg image_buffer_8_ce0;
reg image_buffer_9_ce0;
reg image_buffer_10_ce0;
reg image_buffer_11_ce0;
reg image_buffer_12_ce0;
reg image_buffer_13_ce0;
reg image_buffer_14_ce0;
reg image_buffer_15_ce0;
reg[5:0] rst_address0;
reg rst_ce0;
reg[5:0] rst_address1;
reg rst_ce1;
reg rst_we1;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] indvar_flatten1_reg_437;
reg   [7:0] indvar_flatten_reg_448;
reg   [4:0] y_reg_459;
reg   [5:0] x_reg_470;
reg   [1:0] i_reg_481;
reg   [15:0] reg_492;
reg    ap_enable_reg_pp0_iter6;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_15_reg_1454;
reg   [0:0] ap_reg_pp0_iter5_tmp_15_reg_1454;
reg   [0:0] tmp_19_reg_1458;
reg   [0:0] ap_reg_pp0_iter5_tmp_19_reg_1458;
reg   [0:0] icmp_reg_1462;
reg   [0:0] ap_reg_pp0_iter5_icmp_reg_1462;
reg   [0:0] tmp_29_reg_1466;
reg   [0:0] ap_reg_pp0_iter5_tmp_29_reg_1466;
reg   [0:0] tmp_34_reg_1470;
reg   [0:0] ap_reg_pp0_iter5_tmp_34_reg_1470;
reg   [0:0] tmp_74_reg_1474;
reg   [0:0] ap_reg_pp0_iter5_tmp_74_reg_1474;
reg   [0:0] tmp_44_reg_1484;
reg   [0:0] ap_reg_pp0_iter5_tmp_44_reg_1484;
reg   [0:0] tmp_49_reg_1488;
reg   [0:0] ap_reg_pp0_iter5_tmp_49_reg_1488;
reg   [0:0] tmp_54_reg_1492;
reg   [0:0] ap_reg_pp0_iter5_tmp_54_reg_1492;
reg   [0:0] tmp_59_reg_1496;
reg   [0:0] ap_reg_pp0_iter5_tmp_59_reg_1496;
reg   [0:0] tmp_64_reg_1500;
reg   [0:0] ap_reg_pp0_iter5_tmp_64_reg_1500;
wire   [0:0] exitcond_flatten1_fu_503_p2;
reg   [0:0] exitcond_flatten1_reg_1274;
wire    ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten1_reg_1274;
reg   [0:0] ap_reg_pp0_iter2_exitcond_flatten1_reg_1274;
reg   [0:0] ap_reg_pp0_iter3_exitcond_flatten1_reg_1274;
wire   [10:0] indvar_flatten_next1_fu_509_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_flatten_fu_515_p2;
reg   [0:0] exitcond_flatten_reg_1283;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten_reg_1283;
wire   [7:0] indvar_flatten_next_fu_527_p3;
wire   [7:0] tmp_s_fu_555_p2;
reg   [7:0] tmp_s_reg_1297;
wire   [4:0] y_t_mid2_v_fu_574_p3;
reg   [4:0] y_t_mid2_v_reg_1302;
reg    ap_enable_reg_pp0_iter1;
wire   [3:0] tmp_24_fu_581_p1;
reg   [3:0] tmp_24_reg_1307;
reg   [3:0] ap_reg_pp0_iter2_tmp_24_reg_1307;
wire   [0:0] exitcond_mid_fu_596_p2;
reg   [0:0] exitcond_mid_reg_1312;
wire   [1:0] i_mid2_fu_613_p3;
reg   [1:0] i_mid2_reg_1317;
reg   [1:0] ap_reg_pp0_iter2_i_mid2_reg_1317;
reg   [1:0] ap_reg_pp0_iter3_i_mid2_reg_1317;
reg   [1:0] ap_reg_pp0_iter4_i_mid2_reg_1317;
wire   [7:0] tmp_mid1_fu_641_p2;
reg   [7:0] tmp_mid1_reg_1344;
wire   [5:0] x_mid2_fu_647_p3;
wire   [1:0] i_1_fu_655_p2;
wire   [7:0] pix_fu_706_p18;
reg   [7:0] pix_reg_1439;
wire   [0:0] tmp_15_fu_743_p2;
reg   [0:0] ap_reg_pp0_iter6_tmp_15_reg_1454;
wire   [0:0] tmp_19_fu_748_p2;
reg   [0:0] ap_reg_pp0_iter6_tmp_19_reg_1458;
wire   [0:0] icmp_fu_762_p2;
reg   [0:0] ap_reg_pp0_iter6_icmp_reg_1462;
wire   [0:0] tmp_29_fu_768_p2;
reg   [0:0] ap_reg_pp0_iter6_tmp_29_reg_1466;
wire   [0:0] tmp_34_fu_773_p2;
reg   [0:0] ap_reg_pp0_iter6_tmp_34_reg_1470;
wire   [0:0] tmp_74_fu_778_p3;
reg   [0:0] ap_reg_pp0_iter6_tmp_74_reg_1474;
reg   [5:0] rst_addr_6_reg_1478;
reg   [5:0] ap_reg_pp0_iter5_rst_addr_6_reg_1478;
reg   [5:0] ap_reg_pp0_iter6_rst_addr_6_reg_1478;
wire   [0:0] tmp_44_fu_828_p2;
reg   [0:0] ap_reg_pp0_iter6_tmp_44_reg_1484;
wire   [0:0] tmp_49_fu_833_p2;
reg   [0:0] ap_reg_pp0_iter6_tmp_49_reg_1488;
wire   [0:0] tmp_54_fu_838_p2;
reg   [0:0] ap_reg_pp0_iter6_tmp_54_reg_1492;
wire   [0:0] tmp_59_fu_843_p2;
reg   [0:0] ap_reg_pp0_iter6_tmp_59_reg_1496;
wire   [0:0] tmp_64_fu_848_p2;
reg   [0:0] ap_reg_pp0_iter6_tmp_64_reg_1500;
wire   [6:0] tmp_65_fu_875_p2;
reg   [6:0] tmp_65_reg_1504;
reg   [5:0] rst_addr_10_reg_1510;
reg   [5:0] ap_reg_pp0_iter5_rst_addr_10_reg_1510;
reg   [5:0] ap_reg_pp0_iter6_rst_addr_10_reg_1510;
reg   [5:0] rst_addr_9_reg_1516;
reg   [5:0] ap_reg_pp0_iter5_rst_addr_9_reg_1516;
reg   [5:0] ap_reg_pp0_iter6_rst_addr_9_reg_1516;
reg   [5:0] rst_addr_8_reg_1522;
reg   [5:0] ap_reg_pp0_iter5_rst_addr_8_reg_1522;
reg   [5:0] ap_reg_pp0_iter6_rst_addr_8_reg_1522;
reg   [5:0] rst_addr_7_reg_1528;
reg   [5:0] ap_reg_pp0_iter5_rst_addr_7_reg_1528;
reg   [5:0] ap_reg_pp0_iter6_rst_addr_7_reg_1528;
reg   [5:0] rst_addr_5_reg_1534;
reg   [5:0] ap_reg_pp0_iter5_rst_addr_5_reg_1534;
reg   [5:0] ap_reg_pp0_iter6_rst_addr_5_reg_1534;
reg   [5:0] rst_addr_12_reg_1540;
reg   [5:0] ap_reg_pp0_iter6_rst_addr_12_reg_1540;
reg   [5:0] rst_addr_11_reg_1546;
reg   [5:0] ap_reg_pp0_iter6_rst_addr_11_reg_1546;
reg   [5:0] rst_addr_4_reg_1552;
reg   [5:0] ap_reg_pp0_iter6_rst_addr_4_reg_1552;
reg   [5:0] rst_addr_3_reg_1558;
reg   [5:0] ap_reg_pp0_iter6_rst_addr_3_reg_1558;
reg   [5:0] rst_addr_2_reg_1564;
reg   [5:0] ap_reg_pp0_iter6_rst_addr_2_reg_1564;
reg   [5:0] rst_addr_reg_1570;
reg   [5:0] ap_reg_pp0_iter6_rst_addr_reg_1570;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter7;
reg   [4:0] ap_phi_mux_y_phi_fu_463_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_14_fu_686_p1;
wire   [63:0] tmp_42_fu_823_p1;
wire   [63:0] tmp_62_fu_915_p1;
wire   [63:0] tmp_57_fu_954_p1;
wire   [63:0] tmp_52_fu_997_p1;
wire   [63:0] tmp_47_fu_1040_p1;
wire   [63:0] tmp_37_fu_1083_p1;
wire   [63:0] tmp_70_fu_1093_p1;
wire   [63:0] tmp_67_fu_1103_p1;
wire   [63:0] tmp_32_fu_1146_p1;
wire   [63:0] tmp_27_fu_1189_p1;
wire   [63:0] tmp_22_fu_1232_p1;
wire   [63:0] tmp_17_fu_1269_p1;
wire   [7:0] indvar_flatten_op_fu_521_p2;
wire   [4:0] tmp_fu_539_p1;
wire   [6:0] p_shl_fu_543_p3;
wire   [7:0] p_shl_cast_fu_551_p1;
wire   [7:0] x_cast4_fu_535_p1;
wire   [4:0] y_s_fu_568_p2;
wire   [0:0] exitcond_fu_590_p2;
wire   [0:0] not_exitcond_flatten_fu_585_p2;
wire   [5:0] x_mid_fu_561_p3;
wire   [0:0] tmp_39_fu_608_p2;
wire   [5:0] x_1_fu_602_p2;
wire   [4:0] tmp_72_fu_625_p1;
wire   [6:0] p_shl_mid1_fu_629_p3;
wire   [7:0] p_shl_cast_mid1_fu_637_p1;
wire   [7:0] x_cast4_mid1_fu_621_p1;
wire   [7:0] tmp_mid_fu_661_p3;
wire   [7:0] i_cast3_fu_673_p1;
wire   [7:0] tmp_mid2_fu_667_p3;
wire   [7:0] tmp_13_fu_676_p2;
wire  signed [31:0] tmp_13_cast_fu_682_p1;
wire   [1:0] tmp_73_fu_753_p4;
wire   [5:0] p_shl11_fu_785_p3;
wire   [3:0] p_shl12_fu_796_p3;
wire   [6:0] p_shl11_cast_fu_792_p1;
wire   [6:0] p_shl12_cast_fu_803_p1;
wire   [6:0] tmp_40_fu_807_p2;
wire   [6:0] tmp_41_fu_813_p2;
wire  signed [31:0] tmp_41_cast_fu_819_p1;
wire   [5:0] p_shl21_fu_853_p3;
wire   [3:0] p_shl22_fu_864_p3;
wire   [6:0] p_shl21_cast_fu_860_p1;
wire   [6:0] p_shl22_cast_fu_871_p1;
wire   [5:0] p_shl19_fu_881_p3;
wire   [3:0] p_shl20_fu_892_p3;
wire   [6:0] p_shl19_cast_fu_888_p1;
wire   [6:0] p_shl20_cast_fu_899_p1;
wire   [6:0] tmp_60_fu_903_p2;
wire   [6:0] tmp_61_fu_909_p2;
wire   [5:0] p_shl17_fu_920_p3;
wire   [3:0] p_shl18_fu_931_p3;
wire   [6:0] p_shl17_cast_fu_927_p1;
wire   [6:0] p_shl18_cast_fu_938_p1;
wire   [6:0] tmp_55_fu_942_p2;
wire   [6:0] tmp_56_fu_948_p2;
wire   [5:0] p_shl15_fu_959_p3;
wire   [3:0] p_shl16_fu_970_p3;
wire   [6:0] p_shl15_cast_fu_966_p1;
wire   [6:0] p_shl16_cast_fu_977_p1;
wire   [6:0] tmp_50_fu_981_p2;
wire   [6:0] tmp_51_fu_987_p2;
wire  signed [31:0] tmp_51_cast_fu_993_p1;
wire   [5:0] p_shl13_fu_1002_p3;
wire   [3:0] p_shl14_fu_1013_p3;
wire   [6:0] p_shl13_cast_fu_1009_p1;
wire   [6:0] p_shl14_cast_fu_1020_p1;
wire   [6:0] tmp_45_fu_1024_p2;
wire   [6:0] tmp_46_fu_1030_p2;
wire  signed [31:0] tmp_46_cast_fu_1036_p1;
wire   [5:0] p_shl9_fu_1045_p3;
wire   [3:0] p_shl10_fu_1056_p3;
wire   [6:0] p_shl9_cast_fu_1052_p1;
wire   [6:0] p_shl10_cast_fu_1063_p1;
wire   [6:0] tmp_35_fu_1067_p2;
wire   [6:0] tmp_36_fu_1073_p2;
wire  signed [31:0] tmp_36_cast_fu_1079_p1;
wire   [6:0] tmp_69_fu_1088_p2;
wire   [6:0] tmp_66_fu_1098_p2;
wire   [5:0] p_shl7_fu_1108_p3;
wire   [3:0] p_shl8_fu_1119_p3;
wire   [6:0] p_shl7_cast_fu_1115_p1;
wire   [6:0] p_shl8_cast_fu_1126_p1;
wire   [6:0] tmp_30_fu_1130_p2;
wire   [6:0] tmp_31_fu_1136_p2;
wire  signed [31:0] tmp_31_cast_fu_1142_p1;
wire   [5:0] p_shl5_fu_1151_p3;
wire   [3:0] p_shl6_fu_1162_p3;
wire   [6:0] p_shl5_cast_fu_1158_p1;
wire   [6:0] p_shl6_cast_fu_1169_p1;
wire   [6:0] tmp_25_fu_1173_p2;
wire   [6:0] tmp_26_fu_1179_p2;
wire  signed [31:0] tmp_26_cast_fu_1185_p1;
wire   [5:0] p_shl3_fu_1194_p3;
wire   [3:0] p_shl4_fu_1205_p3;
wire   [6:0] p_shl3_cast_fu_1201_p1;
wire   [6:0] p_shl4_cast_fu_1212_p1;
wire   [6:0] tmp_20_fu_1216_p2;
wire  signed [31:0] tmp_20_cast_fu_1222_p1;
wire   [31:0] tmp_21_fu_1226_p2;
wire   [5:0] p_shl1_fu_1237_p3;
wire   [3:0] p_shl2_fu_1248_p3;
wire   [6:0] p_shl1_cast_fu_1244_p1;
wire   [6:0] p_shl2_cast_fu_1255_p1;
wire   [6:0] tmp_16_fu_1259_p2;
wire  signed [31:0] tmp_16_cast_fu_1265_p1;
wire    ap_CS_fsm_state10;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_585;
reg    ap_condition_479;
reg    ap_condition_486;
reg    ap_condition_593;
reg    ap_condition_598;
reg    ap_condition_603;
reg    ap_condition_608;
reg    ap_condition_613;
reg    ap_condition_493;
reg    ap_condition_500;
reg    ap_condition_637;
reg    ap_condition_653;
reg    ap_condition_659;
reg    ap_condition_665;
reg    ap_condition_671;
reg    ap_condition_677;
reg    ap_condition_683;
reg    ap_condition_689;
reg    ap_condition_695;
reg    ap_condition_701;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

color_hist_mux_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
color_hist_mux_16bkb_U1(
    .din0(image_buffer_0_q0),
    .din1(image_buffer_1_q0),
    .din2(image_buffer_2_q0),
    .din3(image_buffer_3_q0),
    .din4(image_buffer_4_q0),
    .din5(image_buffer_5_q0),
    .din6(image_buffer_6_q0),
    .din7(image_buffer_7_q0),
    .din8(image_buffer_8_q0),
    .din9(image_buffer_9_q0),
    .din10(image_buffer_10_q0),
    .din11(image_buffer_11_q0),
    .din12(image_buffer_12_q0),
    .din13(image_buffer_13_q0),
    .din14(image_buffer_14_q0),
    .din15(image_buffer_15_q0),
    .din16(ap_reg_pp0_iter2_tmp_24_reg_1307),
    .dout(pix_fu_706_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_fu_503_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state3)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1274 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_481 <= i_1_fu_655_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_481 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_fu_503_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten1_reg_437 <= indvar_flatten_next1_fu_509_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten1_reg_437 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_fu_503_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_448 <= indvar_flatten_next_fu_527_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_448 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1274 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_reg_470 <= x_mid2_fu_647_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_reg_470 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_1274 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        y_reg_459 <= y_t_mid2_v_reg_1302;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_reg_459 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_exitcond_flatten1_reg_1274 <= exitcond_flatten1_reg_1274;
        ap_reg_pp0_iter1_exitcond_flatten_reg_1283 <= exitcond_flatten_reg_1283;
        exitcond_flatten1_reg_1274 <= exitcond_flatten1_fu_503_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter2_exitcond_flatten1_reg_1274 <= ap_reg_pp0_iter1_exitcond_flatten1_reg_1274;
        ap_reg_pp0_iter2_i_mid2_reg_1317 <= i_mid2_reg_1317;
        ap_reg_pp0_iter2_tmp_24_reg_1307 <= tmp_24_reg_1307;
        ap_reg_pp0_iter3_exitcond_flatten1_reg_1274 <= ap_reg_pp0_iter2_exitcond_flatten1_reg_1274;
        ap_reg_pp0_iter3_i_mid2_reg_1317 <= ap_reg_pp0_iter2_i_mid2_reg_1317;
        ap_reg_pp0_iter4_i_mid2_reg_1317 <= ap_reg_pp0_iter3_i_mid2_reg_1317;
        ap_reg_pp0_iter5_icmp_reg_1462 <= icmp_reg_1462;
        ap_reg_pp0_iter5_rst_addr_10_reg_1510[5 : 2] <= rst_addr_10_reg_1510[5 : 2];
        ap_reg_pp0_iter5_rst_addr_5_reg_1534[5 : 2] <= rst_addr_5_reg_1534[5 : 2];
        ap_reg_pp0_iter5_rst_addr_6_reg_1478[5 : 2] <= rst_addr_6_reg_1478[5 : 2];
        ap_reg_pp0_iter5_rst_addr_7_reg_1528[5 : 2] <= rst_addr_7_reg_1528[5 : 2];
        ap_reg_pp0_iter5_rst_addr_8_reg_1522[5 : 2] <= rst_addr_8_reg_1522[5 : 2];
        ap_reg_pp0_iter5_rst_addr_9_reg_1516[5 : 2] <= rst_addr_9_reg_1516[5 : 2];
        ap_reg_pp0_iter5_tmp_15_reg_1454 <= tmp_15_reg_1454;
        ap_reg_pp0_iter5_tmp_19_reg_1458 <= tmp_19_reg_1458;
        ap_reg_pp0_iter5_tmp_29_reg_1466 <= tmp_29_reg_1466;
        ap_reg_pp0_iter5_tmp_34_reg_1470 <= tmp_34_reg_1470;
        ap_reg_pp0_iter5_tmp_44_reg_1484 <= tmp_44_reg_1484;
        ap_reg_pp0_iter5_tmp_49_reg_1488 <= tmp_49_reg_1488;
        ap_reg_pp0_iter5_tmp_54_reg_1492 <= tmp_54_reg_1492;
        ap_reg_pp0_iter5_tmp_59_reg_1496 <= tmp_59_reg_1496;
        ap_reg_pp0_iter5_tmp_64_reg_1500 <= tmp_64_reg_1500;
        ap_reg_pp0_iter5_tmp_74_reg_1474 <= tmp_74_reg_1474;
        ap_reg_pp0_iter6_icmp_reg_1462 <= ap_reg_pp0_iter5_icmp_reg_1462;
        ap_reg_pp0_iter6_rst_addr_10_reg_1510[5 : 2] <= ap_reg_pp0_iter5_rst_addr_10_reg_1510[5 : 2];
        ap_reg_pp0_iter6_rst_addr_11_reg_1546[5 : 2] <= rst_addr_11_reg_1546[5 : 2];
        ap_reg_pp0_iter6_rst_addr_12_reg_1540[5 : 2] <= rst_addr_12_reg_1540[5 : 2];
        ap_reg_pp0_iter6_rst_addr_2_reg_1564[5 : 2] <= rst_addr_2_reg_1564[5 : 2];
        ap_reg_pp0_iter6_rst_addr_3_reg_1558[5 : 2] <= rst_addr_3_reg_1558[5 : 2];
        ap_reg_pp0_iter6_rst_addr_4_reg_1552[5 : 2] <= rst_addr_4_reg_1552[5 : 2];
        ap_reg_pp0_iter6_rst_addr_5_reg_1534[5 : 2] <= ap_reg_pp0_iter5_rst_addr_5_reg_1534[5 : 2];
        ap_reg_pp0_iter6_rst_addr_6_reg_1478[5 : 2] <= ap_reg_pp0_iter5_rst_addr_6_reg_1478[5 : 2];
        ap_reg_pp0_iter6_rst_addr_7_reg_1528[5 : 2] <= ap_reg_pp0_iter5_rst_addr_7_reg_1528[5 : 2];
        ap_reg_pp0_iter6_rst_addr_8_reg_1522[5 : 2] <= ap_reg_pp0_iter5_rst_addr_8_reg_1522[5 : 2];
        ap_reg_pp0_iter6_rst_addr_9_reg_1516[5 : 2] <= ap_reg_pp0_iter5_rst_addr_9_reg_1516[5 : 2];
        ap_reg_pp0_iter6_rst_addr_reg_1570[5 : 2] <= rst_addr_reg_1570[5 : 2];
        ap_reg_pp0_iter6_tmp_15_reg_1454 <= ap_reg_pp0_iter5_tmp_15_reg_1454;
        ap_reg_pp0_iter6_tmp_19_reg_1458 <= ap_reg_pp0_iter5_tmp_19_reg_1458;
        ap_reg_pp0_iter6_tmp_29_reg_1466 <= ap_reg_pp0_iter5_tmp_29_reg_1466;
        ap_reg_pp0_iter6_tmp_34_reg_1470 <= ap_reg_pp0_iter5_tmp_34_reg_1470;
        ap_reg_pp0_iter6_tmp_44_reg_1484 <= ap_reg_pp0_iter5_tmp_44_reg_1484;
        ap_reg_pp0_iter6_tmp_49_reg_1488 <= ap_reg_pp0_iter5_tmp_49_reg_1488;
        ap_reg_pp0_iter6_tmp_54_reg_1492 <= ap_reg_pp0_iter5_tmp_54_reg_1492;
        ap_reg_pp0_iter6_tmp_59_reg_1496 <= ap_reg_pp0_iter5_tmp_59_reg_1496;
        ap_reg_pp0_iter6_tmp_64_reg_1500 <= ap_reg_pp0_iter5_tmp_64_reg_1500;
        ap_reg_pp0_iter6_tmp_74_reg_1474 <= ap_reg_pp0_iter5_tmp_74_reg_1474;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_fu_503_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten_reg_1283 <= exitcond_flatten_fu_515_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1274 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_mid_reg_1312 <= exitcond_mid_fu_596_p2;
        i_mid2_reg_1317 <= i_mid2_fu_613_p3;
        tmp_24_reg_1307 <= tmp_24_fu_581_p1;
        tmp_mid1_reg_1344 <= tmp_mid1_fu_641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_reg_1462 <= icmp_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond_flatten1_reg_1274 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pix_reg_1439 <= pix_fu_706_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_tmp_15_reg_1454 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_tmp_19_reg_1458 == 1'd1) & (ap_reg_pp0_iter5_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_icmp_reg_1462 == 1'd1) & (ap_reg_pp0_iter5_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter5_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_tmp_29_reg_1466 == 1'd1) & (ap_reg_pp0_iter5_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter5_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter5_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_tmp_34_reg_1470 == 1'd1) & (ap_reg_pp0_iter5_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter5_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter5_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter5_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_tmp_44_reg_1484 == 1'd1) & (ap_reg_pp0_iter5_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter5_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter5_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter5_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter5_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter5_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_tmp_49_reg_1488 == 1'd1) & (ap_reg_pp0_iter5_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter5_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter5_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter5_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter5_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter5_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter5_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_tmp_54_reg_1492 == 1'd1) & (ap_reg_pp0_iter5_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter5_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter5_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter5_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter5_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter5_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter5_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter5_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_tmp_59_reg_1496 == 1'd1) & (ap_reg_pp0_iter5_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter5_tmp_54_reg_1492 == 1'd0) & (ap_reg_pp0_iter5_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter5_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter5_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter5_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter5_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter5_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter5_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_tmp_64_reg_1500 == 1'd1) & (ap_reg_pp0_iter5_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter5_tmp_59_reg_1496 == 1'd0) & (ap_reg_pp0_iter5_tmp_54_reg_1492 == 1'd0) & (ap_reg_pp0_iter5_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter5_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter5_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter5_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter5_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter5_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter5_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter5_tmp_64_reg_1500 == 1'd0) & (ap_reg_pp0_iter5_tmp_59_reg_1496 == 1'd0) & (ap_reg_pp0_iter5_tmp_54_reg_1492 == 1'd0) & (ap_reg_pp0_iter5_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter5_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter5_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter5_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter5_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter5_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter5_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_tmp_74_reg_1474 == 1'd0) & (ap_reg_pp0_iter5_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter5_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter5_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter5_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter5_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_492 <= rst_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_59_fu_843_p2 == 1'd1) & (tmp_74_fu_778_p3 == 1'd1) & (tmp_54_fu_838_p2 == 1'd0) & (tmp_49_fu_833_p2 == 1'd0) & (tmp_44_fu_828_p2 == 1'd0) & (tmp_34_fu_773_p2 == 1'd0) & (tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rst_addr_10_reg_1510[5 : 2] <= tmp_62_fu_915_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_64_reg_1500 == 1'd1) & (tmp_74_reg_1474 == 1'd1) & (tmp_59_reg_1496 == 1'd0) & (tmp_54_reg_1492 == 1'd0) & (tmp_49_reg_1488 == 1'd0) & (tmp_44_reg_1484 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rst_addr_11_reg_1546[5 : 2] <= tmp_67_fu_1103_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_74_reg_1474 == 1'd1) & (tmp_64_reg_1500 == 1'd0) & (tmp_59_reg_1496 == 1'd0) & (tmp_54_reg_1492 == 1'd0) & (tmp_49_reg_1488 == 1'd0) & (tmp_44_reg_1484 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rst_addr_12_reg_1540[5 : 2] <= tmp_70_fu_1093_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_19_reg_1458 == 1'd1) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rst_addr_2_reg_1564[5 : 2] <= tmp_22_fu_1232_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_reg_1462 == 1'd1) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rst_addr_3_reg_1558[5 : 2] <= tmp_27_fu_1189_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_reg_1466 == 1'd1) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rst_addr_4_reg_1552[5 : 2] <= tmp_32_fu_1146_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_34_fu_773_p2 == 1'd1) & (tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rst_addr_5_reg_1534[5 : 2] <= tmp_37_fu_1083_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_74_fu_778_p3 == 1'd0) & (tmp_34_fu_773_p2 == 1'd0) & (tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rst_addr_6_reg_1478[5 : 2] <= tmp_42_fu_823_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_44_fu_828_p2 == 1'd1) & (tmp_74_fu_778_p3 == 1'd1) & (tmp_34_fu_773_p2 == 1'd0) & (tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rst_addr_7_reg_1528[5 : 2] <= tmp_47_fu_1040_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_49_fu_833_p2 == 1'd1) & (tmp_74_fu_778_p3 == 1'd1) & (tmp_44_fu_828_p2 == 1'd0) & (tmp_34_fu_773_p2 == 1'd0) & (tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rst_addr_8_reg_1522[5 : 2] <= tmp_52_fu_997_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_54_fu_838_p2 == 1'd1) & (tmp_74_fu_778_p3 == 1'd1) & (tmp_49_fu_833_p2 == 1'd0) & (tmp_44_fu_828_p2 == 1'd0) & (tmp_34_fu_773_p2 == 1'd0) & (tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rst_addr_9_reg_1516[5 : 2] <= tmp_57_fu_954_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_reg_1454 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rst_addr_reg_1570[5 : 2] <= tmp_17_fu_1269_p1[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter3_exitcond_flatten1_reg_1274 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_15_reg_1454 <= tmp_15_fu_743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_19_reg_1458 <= tmp_19_fu_748_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_29_reg_1466 <= tmp_29_fu_768_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_34_reg_1470 <= tmp_34_fu_773_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_74_fu_778_p3 == 1'd1) & (tmp_34_fu_773_p2 == 1'd0) & (tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_44_reg_1484 <= tmp_44_fu_828_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_74_fu_778_p3 == 1'd1) & (tmp_44_fu_828_p2 == 1'd0) & (tmp_34_fu_773_p2 == 1'd0) & (tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_49_reg_1488 <= tmp_49_fu_833_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_74_fu_778_p3 == 1'd1) & (tmp_49_fu_833_p2 == 1'd0) & (tmp_44_fu_828_p2 == 1'd0) & (tmp_34_fu_773_p2 == 1'd0) & (tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_54_reg_1492 <= tmp_54_fu_838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_74_fu_778_p3 == 1'd1) & (tmp_54_fu_838_p2 == 1'd0) & (tmp_49_fu_833_p2 == 1'd0) & (tmp_44_fu_828_p2 == 1'd0) & (tmp_34_fu_773_p2 == 1'd0) & (tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_59_reg_1496 <= tmp_59_fu_843_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_74_fu_778_p3 == 1'd1) & (tmp_59_fu_843_p2 == 1'd0) & (tmp_54_fu_838_p2 == 1'd0) & (tmp_49_fu_833_p2 == 1'd0) & (tmp_44_fu_828_p2 == 1'd0) & (tmp_34_fu_773_p2 == 1'd0) & (tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_64_reg_1500 <= tmp_64_fu_848_p2;
        tmp_65_reg_1504[6 : 2] <= tmp_65_fu_875_p2[6 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_34_fu_773_p2 == 1'd0) & (tmp_29_fu_768_p2 == 1'd0) & (icmp_fu_762_p2 == 1'd0) & (tmp_19_fu_748_p2 == 1'd0) & (tmp_15_fu_743_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_74_reg_1474 <= pix_reg_1439[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1283 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_s_reg_1297 <= tmp_s_fu_555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten1_reg_1274 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        y_t_mid2_v_reg_1302 <= y_t_mid2_v_fu_574_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_1274 == 1'd0))) begin
        ap_phi_mux_y_phi_fu_463_p4 = y_t_mid2_v_reg_1302;
    end else begin
        ap_phi_mux_y_phi_fu_463_p4 = y_reg_459;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_0_ce0 = 1'b1;
    end else begin
        image_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_10_ce0 = 1'b1;
    end else begin
        image_buffer_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_11_ce0 = 1'b1;
    end else begin
        image_buffer_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_12_ce0 = 1'b1;
    end else begin
        image_buffer_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_13_ce0 = 1'b1;
    end else begin
        image_buffer_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_14_ce0 = 1'b1;
    end else begin
        image_buffer_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_15_ce0 = 1'b1;
    end else begin
        image_buffer_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_1_ce0 = 1'b1;
    end else begin
        image_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_2_ce0 = 1'b1;
    end else begin
        image_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_3_ce0 = 1'b1;
    end else begin
        image_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_4_ce0 = 1'b1;
    end else begin
        image_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_5_ce0 = 1'b1;
    end else begin
        image_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_6_ce0 = 1'b1;
    end else begin
        image_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_7_ce0 = 1'b1;
    end else begin
        image_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_8_ce0 = 1'b1;
    end else begin
        image_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_buffer_9_ce0 = 1'b1;
    end else begin
        image_buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((tmp_15_reg_1454 == 1'd1)) begin
            rst_address0 = tmp_17_fu_1269_p1;
        end else if (((tmp_19_reg_1458 == 1'd1) & (tmp_15_reg_1454 == 1'd0))) begin
            rst_address0 = tmp_22_fu_1232_p1;
        end else if ((1'b1 == ap_condition_500)) begin
            rst_address0 = tmp_27_fu_1189_p1;
        end else if ((1'b1 == ap_condition_493)) begin
            rst_address0 = tmp_32_fu_1146_p1;
        end else if ((1'b1 == ap_condition_613)) begin
            rst_address0 = rst_addr_5_reg_1534;
        end else if ((1'b1 == ap_condition_608)) begin
            rst_address0 = rst_addr_7_reg_1528;
        end else if ((1'b1 == ap_condition_603)) begin
            rst_address0 = rst_addr_8_reg_1522;
        end else if ((1'b1 == ap_condition_598)) begin
            rst_address0 = rst_addr_9_reg_1516;
        end else if ((1'b1 == ap_condition_593)) begin
            rst_address0 = rst_addr_10_reg_1510;
        end else if ((1'b1 == ap_condition_486)) begin
            rst_address0 = tmp_67_fu_1103_p1;
        end else if ((1'b1 == ap_condition_479)) begin
            rst_address0 = tmp_70_fu_1093_p1;
        end else if ((1'b1 == ap_condition_585)) begin
            rst_address0 = rst_addr_6_reg_1478;
        end else begin
            rst_address0 = 'bx;
        end
    end else begin
        rst_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if ((ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd1)) begin
            rst_address1 = ap_reg_pp0_iter6_rst_addr_reg_1570;
        end else if (((ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd1) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0))) begin
            rst_address1 = ap_reg_pp0_iter6_rst_addr_2_reg_1564;
        end else if ((1'b1 == ap_condition_701)) begin
            rst_address1 = ap_reg_pp0_iter6_rst_addr_3_reg_1558;
        end else if ((1'b1 == ap_condition_695)) begin
            rst_address1 = ap_reg_pp0_iter6_rst_addr_4_reg_1552;
        end else if ((1'b1 == ap_condition_689)) begin
            rst_address1 = ap_reg_pp0_iter6_rst_addr_5_reg_1534;
        end else if ((1'b1 == ap_condition_683)) begin
            rst_address1 = ap_reg_pp0_iter6_rst_addr_7_reg_1528;
        end else if ((1'b1 == ap_condition_677)) begin
            rst_address1 = ap_reg_pp0_iter6_rst_addr_8_reg_1522;
        end else if ((1'b1 == ap_condition_671)) begin
            rst_address1 = ap_reg_pp0_iter6_rst_addr_9_reg_1516;
        end else if ((1'b1 == ap_condition_665)) begin
            rst_address1 = ap_reg_pp0_iter6_rst_addr_10_reg_1510;
        end else if ((1'b1 == ap_condition_659)) begin
            rst_address1 = ap_reg_pp0_iter6_rst_addr_11_reg_1546;
        end else if ((1'b1 == ap_condition_653)) begin
            rst_address1 = ap_reg_pp0_iter6_rst_addr_12_reg_1540;
        end else if ((1'b1 == ap_condition_637)) begin
            rst_address1 = ap_reg_pp0_iter6_rst_addr_6_reg_1478;
        end else begin
            rst_address1 = 'bx;
        end
    end else begin
        rst_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_15_reg_1454 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_19_reg_1458 == 1'd1) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_reg_1462 == 1'd1) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_29_reg_1466 == 1'd1) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_34_reg_1470 == 1'd1) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_74_reg_1474 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_44_reg_1484 == 1'd1) & (tmp_74_reg_1474 == 1'd1) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_49_reg_1488 == 1'd1) & (tmp_74_reg_1474 == 1'd1) & (tmp_44_reg_1484 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_54_reg_1492 == 1'd1) & (tmp_74_reg_1474 == 1'd1) & (tmp_49_reg_1488 == 1'd0) & (tmp_44_reg_1484 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_59_reg_1496 == 1'd1) & (tmp_74_reg_1474 == 1'd1) & (tmp_54_reg_1492 == 1'd0) & (tmp_49_reg_1488 == 1'd0) & (tmp_44_reg_1484 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_64_reg_1500 == 1'd1) & (tmp_74_reg_1474 == 1'd1) & (tmp_59_reg_1496 == 1'd0) & (tmp_54_reg_1492 == 1'd0) & (tmp_49_reg_1488 == 1'd0) & (tmp_44_reg_1484 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_74_reg_1474 == 1'd1) & (tmp_64_reg_1500 == 1'd0) & (tmp_59_reg_1496 == 1'd0) & (tmp_54_reg_1492 == 1'd0) & (tmp_49_reg_1488 == 1'd0) & (tmp_44_reg_1484 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rst_ce0 = 1'b1;
    end else begin
        rst_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd1) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd1) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd1) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd1) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_54_reg_1492 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_59_reg_1496 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_54_reg_1492 == 1'd0) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_64_reg_1500 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_59_reg_1496 == 1'd0) & (ap_reg_pp0_iter6_tmp_54_reg_1492 == 1'd0) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_64_reg_1500 == 1'd0) & (ap_reg_pp0_iter6_tmp_59_reg_1496 == 1'd0) & (ap_reg_pp0_iter6_tmp_54_reg_1492 == 1'd0) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rst_ce1 = 1'b1;
    end else begin
        rst_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd1) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd1) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd1) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd1) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_54_reg_1492 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_59_reg_1496 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_54_reg_1492 == 1'd0) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_64_reg_1500 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_59_reg_1496 == 1'd0) & (ap_reg_pp0_iter6_tmp_54_reg_1492 == 1'd0) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_64_reg_1500 == 1'd0) & (ap_reg_pp0_iter6_tmp_59_reg_1496 == 1'd0) & (ap_reg_pp0_iter6_tmp_54_reg_1492 == 1'd0) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rst_we1 = 1'b1;
    end else begin
        rst_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_enable_reg_pp0_iter6 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_enable_reg_pp0_iter6 == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_479 = ((tmp_74_reg_1474 == 1'd1) & (tmp_64_reg_1500 == 1'd0) & (tmp_59_reg_1496 == 1'd0) & (tmp_54_reg_1492 == 1'd0) & (tmp_49_reg_1488 == 1'd0) & (tmp_44_reg_1484 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_486 = ((tmp_64_reg_1500 == 1'd1) & (tmp_74_reg_1474 == 1'd1) & (tmp_59_reg_1496 == 1'd0) & (tmp_54_reg_1492 == 1'd0) & (tmp_49_reg_1488 == 1'd0) & (tmp_44_reg_1484 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_493 = ((tmp_29_reg_1466 == 1'd1) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_500 = ((icmp_reg_1462 == 1'd1) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_585 = ((tmp_74_reg_1474 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_593 = ((tmp_59_reg_1496 == 1'd1) & (tmp_74_reg_1474 == 1'd1) & (tmp_54_reg_1492 == 1'd0) & (tmp_49_reg_1488 == 1'd0) & (tmp_44_reg_1484 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_598 = ((tmp_54_reg_1492 == 1'd1) & (tmp_74_reg_1474 == 1'd1) & (tmp_49_reg_1488 == 1'd0) & (tmp_44_reg_1484 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_603 = ((tmp_49_reg_1488 == 1'd1) & (tmp_74_reg_1474 == 1'd1) & (tmp_44_reg_1484 == 1'd0) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_608 = ((tmp_44_reg_1484 == 1'd1) & (tmp_74_reg_1474 == 1'd1) & (tmp_34_reg_1470 == 1'd0) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_613 = ((tmp_34_reg_1470 == 1'd1) & (tmp_29_reg_1466 == 1'd0) & (icmp_reg_1462 == 1'd0) & (tmp_19_reg_1458 == 1'd0) & (tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_637 = ((ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_653 = ((ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_64_reg_1500 == 1'd0) & (ap_reg_pp0_iter6_tmp_59_reg_1496 == 1'd0) & (ap_reg_pp0_iter6_tmp_54_reg_1492 == 1'd0) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_659 = ((ap_reg_pp0_iter6_tmp_64_reg_1500 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_59_reg_1496 == 1'd0) & (ap_reg_pp0_iter6_tmp_54_reg_1492 == 1'd0) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_665 = ((ap_reg_pp0_iter6_tmp_59_reg_1496 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_54_reg_1492 == 1'd0) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_671 = ((ap_reg_pp0_iter6_tmp_54_reg_1492 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd0) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_677 = ((ap_reg_pp0_iter6_tmp_49_reg_1488 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd0) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_683 = ((ap_reg_pp0_iter6_tmp_44_reg_1484 == 1'd1) & (ap_reg_pp0_iter6_tmp_74_reg_1474 == 1'd1) & (ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd0) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_689 = ((ap_reg_pp0_iter6_tmp_34_reg_1470 == 1'd1) & (ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd0) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_695 = ((ap_reg_pp0_iter6_tmp_29_reg_1466 == 1'd1) & (ap_reg_pp0_iter6_icmp_reg_1462 == 1'd0) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0));
end

always @ (*) begin
    ap_condition_701 = ((ap_reg_pp0_iter6_icmp_reg_1462 == 1'd1) & (ap_reg_pp0_iter6_tmp_19_reg_1458 == 1'd0) & (ap_reg_pp0_iter6_tmp_15_reg_1454 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign exitcond_flatten1_fu_503_p2 = ((indvar_flatten1_reg_437 == 11'd1536) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_515_p2 = ((indvar_flatten_reg_448 == 8'd96) ? 1'b1 : 1'b0);

assign exitcond_fu_590_p2 = ((i_reg_481 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond_mid_fu_596_p2 = (not_exitcond_flatten_fu_585_p2 & exitcond_fu_590_p2);

assign i_1_fu_655_p2 = (i_mid2_fu_613_p3 + 2'd1);

assign i_cast3_fu_673_p1 = i_mid2_reg_1317;

assign i_mid2_fu_613_p3 = ((tmp_39_fu_608_p2[0:0] === 1'b1) ? 2'd0 : i_reg_481);

assign icmp_fu_762_p2 = ((tmp_73_fu_753_p4 == 2'd0) ? 1'b1 : 1'b0);

assign image_buffer_0_address0 = tmp_14_fu_686_p1;

assign image_buffer_10_address0 = tmp_14_fu_686_p1;

assign image_buffer_11_address0 = tmp_14_fu_686_p1;

assign image_buffer_12_address0 = tmp_14_fu_686_p1;

assign image_buffer_13_address0 = tmp_14_fu_686_p1;

assign image_buffer_14_address0 = tmp_14_fu_686_p1;

assign image_buffer_15_address0 = tmp_14_fu_686_p1;

assign image_buffer_1_address0 = tmp_14_fu_686_p1;

assign image_buffer_2_address0 = tmp_14_fu_686_p1;

assign image_buffer_3_address0 = tmp_14_fu_686_p1;

assign image_buffer_4_address0 = tmp_14_fu_686_p1;

assign image_buffer_5_address0 = tmp_14_fu_686_p1;

assign image_buffer_6_address0 = tmp_14_fu_686_p1;

assign image_buffer_7_address0 = tmp_14_fu_686_p1;

assign image_buffer_8_address0 = tmp_14_fu_686_p1;

assign image_buffer_9_address0 = tmp_14_fu_686_p1;

assign indvar_flatten_next1_fu_509_p2 = (11'd1 + indvar_flatten1_reg_437);

assign indvar_flatten_next_fu_527_p3 = ((exitcond_flatten_fu_515_p2[0:0] === 1'b1) ? 8'd1 : indvar_flatten_op_fu_521_p2);

assign indvar_flatten_op_fu_521_p2 = (indvar_flatten_reg_448 + 8'd1);

assign not_exitcond_flatten_fu_585_p2 = (exitcond_flatten_reg_1283 ^ 1'd1);

assign p_shl10_cast_fu_1063_p1 = p_shl10_fu_1056_p3;

assign p_shl10_fu_1056_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {2'd0}};

assign p_shl11_cast_fu_792_p1 = p_shl11_fu_785_p3;

assign p_shl11_fu_785_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {4'd0}};

assign p_shl12_cast_fu_803_p1 = p_shl12_fu_796_p3;

assign p_shl12_fu_796_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {2'd0}};

assign p_shl13_cast_fu_1009_p1 = p_shl13_fu_1002_p3;

assign p_shl13_fu_1002_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {4'd0}};

assign p_shl14_cast_fu_1020_p1 = p_shl14_fu_1013_p3;

assign p_shl14_fu_1013_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {2'd0}};

assign p_shl15_cast_fu_966_p1 = p_shl15_fu_959_p3;

assign p_shl15_fu_959_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {4'd0}};

assign p_shl16_cast_fu_977_p1 = p_shl16_fu_970_p3;

assign p_shl16_fu_970_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {2'd0}};

assign p_shl17_cast_fu_927_p1 = p_shl17_fu_920_p3;

assign p_shl17_fu_920_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {4'd0}};

assign p_shl18_cast_fu_938_p1 = p_shl18_fu_931_p3;

assign p_shl18_fu_931_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {2'd0}};

assign p_shl19_cast_fu_888_p1 = p_shl19_fu_881_p3;

assign p_shl19_fu_881_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {4'd0}};

assign p_shl1_cast_fu_1244_p1 = p_shl1_fu_1237_p3;

assign p_shl1_fu_1237_p3 = {{ap_reg_pp0_iter4_i_mid2_reg_1317}, {4'd0}};

assign p_shl20_cast_fu_899_p1 = p_shl20_fu_892_p3;

assign p_shl20_fu_892_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {2'd0}};

assign p_shl21_cast_fu_860_p1 = p_shl21_fu_853_p3;

assign p_shl21_fu_853_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {4'd0}};

assign p_shl22_cast_fu_871_p1 = p_shl22_fu_864_p3;

assign p_shl22_fu_864_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {2'd0}};

assign p_shl2_cast_fu_1255_p1 = p_shl2_fu_1248_p3;

assign p_shl2_fu_1248_p3 = {{ap_reg_pp0_iter4_i_mid2_reg_1317}, {2'd0}};

assign p_shl3_cast_fu_1201_p1 = p_shl3_fu_1194_p3;

assign p_shl3_fu_1194_p3 = {{ap_reg_pp0_iter4_i_mid2_reg_1317}, {4'd0}};

assign p_shl4_cast_fu_1212_p1 = p_shl4_fu_1205_p3;

assign p_shl4_fu_1205_p3 = {{ap_reg_pp0_iter4_i_mid2_reg_1317}, {2'd0}};

assign p_shl5_cast_fu_1158_p1 = p_shl5_fu_1151_p3;

assign p_shl5_fu_1151_p3 = {{ap_reg_pp0_iter4_i_mid2_reg_1317}, {4'd0}};

assign p_shl6_cast_fu_1169_p1 = p_shl6_fu_1162_p3;

assign p_shl6_fu_1162_p3 = {{ap_reg_pp0_iter4_i_mid2_reg_1317}, {2'd0}};

assign p_shl7_cast_fu_1115_p1 = p_shl7_fu_1108_p3;

assign p_shl7_fu_1108_p3 = {{ap_reg_pp0_iter4_i_mid2_reg_1317}, {4'd0}};

assign p_shl8_cast_fu_1126_p1 = p_shl8_fu_1119_p3;

assign p_shl8_fu_1119_p3 = {{ap_reg_pp0_iter4_i_mid2_reg_1317}, {2'd0}};

assign p_shl9_cast_fu_1052_p1 = p_shl9_fu_1045_p3;

assign p_shl9_fu_1045_p3 = {{ap_reg_pp0_iter3_i_mid2_reg_1317}, {4'd0}};

assign p_shl_cast_fu_551_p1 = p_shl_fu_543_p3;

assign p_shl_cast_mid1_fu_637_p1 = p_shl_mid1_fu_629_p3;

assign p_shl_fu_543_p3 = {{tmp_fu_539_p1}, {2'd0}};

assign p_shl_mid1_fu_629_p3 = {{tmp_72_fu_625_p1}, {2'd0}};

assign rst_d1 = (reg_492 + 16'd1);

assign tmp_13_cast_fu_682_p1 = $signed(tmp_13_fu_676_p2);

assign tmp_13_fu_676_p2 = (i_cast3_fu_673_p1 + tmp_mid2_fu_667_p3);

assign tmp_14_fu_686_p1 = $unsigned(tmp_13_cast_fu_682_p1);

assign tmp_15_fu_743_p2 = ((pix_reg_1439 < 8'd21) ? 1'b1 : 1'b0);

assign tmp_16_cast_fu_1265_p1 = $signed(tmp_16_fu_1259_p2);

assign tmp_16_fu_1259_p2 = (p_shl1_cast_fu_1244_p1 - p_shl2_cast_fu_1255_p1);

assign tmp_17_fu_1269_p1 = $unsigned(tmp_16_cast_fu_1265_p1);

assign tmp_19_fu_748_p2 = ((pix_reg_1439 < 8'd42) ? 1'b1 : 1'b0);

assign tmp_20_cast_fu_1222_p1 = $signed(tmp_20_fu_1216_p2);

assign tmp_20_fu_1216_p2 = (p_shl3_cast_fu_1201_p1 - p_shl4_cast_fu_1212_p1);

assign tmp_21_fu_1226_p2 = (tmp_20_cast_fu_1222_p1 | 32'd1);

assign tmp_22_fu_1232_p1 = tmp_21_fu_1226_p2;

assign tmp_24_fu_581_p1 = y_t_mid2_v_fu_574_p3[3:0];

assign tmp_25_fu_1173_p2 = (p_shl5_cast_fu_1158_p1 - p_shl6_cast_fu_1169_p1);

assign tmp_26_cast_fu_1185_p1 = $signed(tmp_26_fu_1179_p2);

assign tmp_26_fu_1179_p2 = (tmp_25_fu_1173_p2 | 7'd2);

assign tmp_27_fu_1189_p1 = $unsigned(tmp_26_cast_fu_1185_p1);

assign tmp_29_fu_768_p2 = ((pix_reg_1439 < 8'd85) ? 1'b1 : 1'b0);

assign tmp_30_fu_1130_p2 = (p_shl7_cast_fu_1115_p1 - p_shl8_cast_fu_1126_p1);

assign tmp_31_cast_fu_1142_p1 = $signed(tmp_31_fu_1136_p2);

assign tmp_31_fu_1136_p2 = (tmp_30_fu_1130_p2 | 7'd3);

assign tmp_32_fu_1146_p1 = $unsigned(tmp_31_cast_fu_1142_p1);

assign tmp_34_fu_773_p2 = ((pix_reg_1439 < 8'd106) ? 1'b1 : 1'b0);

assign tmp_35_fu_1067_p2 = (p_shl9_cast_fu_1052_p1 - p_shl10_cast_fu_1063_p1);

assign tmp_36_cast_fu_1079_p1 = $signed(tmp_36_fu_1073_p2);

assign tmp_36_fu_1073_p2 = (tmp_35_fu_1067_p2 + 7'd4);

assign tmp_37_fu_1083_p1 = $unsigned(tmp_36_cast_fu_1079_p1);

assign tmp_39_fu_608_p2 = (exitcond_mid_fu_596_p2 | exitcond_flatten_reg_1283);

assign tmp_40_fu_807_p2 = (p_shl11_cast_fu_792_p1 - p_shl12_cast_fu_803_p1);

assign tmp_41_cast_fu_819_p1 = $signed(tmp_41_fu_813_p2);

assign tmp_41_fu_813_p2 = (tmp_40_fu_807_p2 + 7'd5);

assign tmp_42_fu_823_p1 = $unsigned(tmp_41_cast_fu_819_p1);

assign tmp_44_fu_828_p2 = ((pix_reg_1439 < 8'd149) ? 1'b1 : 1'b0);

assign tmp_45_fu_1024_p2 = (p_shl13_cast_fu_1009_p1 - p_shl14_cast_fu_1020_p1);

assign tmp_46_cast_fu_1036_p1 = $signed(tmp_46_fu_1030_p2);

assign tmp_46_fu_1030_p2 = (tmp_45_fu_1024_p2 + 7'd6);

assign tmp_47_fu_1040_p1 = $unsigned(tmp_46_cast_fu_1036_p1);

assign tmp_49_fu_833_p2 = ((pix_reg_1439 < 8'd170) ? 1'b1 : 1'b0);

assign tmp_50_fu_981_p2 = (p_shl15_cast_fu_966_p1 - p_shl16_cast_fu_977_p1);

assign tmp_51_cast_fu_993_p1 = $signed(tmp_51_fu_987_p2);

assign tmp_51_fu_987_p2 = (tmp_50_fu_981_p2 + 7'd7);

assign tmp_52_fu_997_p1 = $unsigned(tmp_51_cast_fu_993_p1);

assign tmp_54_fu_838_p2 = ((pix_reg_1439 < 8'd192) ? 1'b1 : 1'b0);

assign tmp_55_fu_942_p2 = (p_shl17_cast_fu_927_p1 - p_shl18_cast_fu_938_p1);

assign tmp_56_fu_948_p2 = (tmp_55_fu_942_p2 + 7'd8);

assign tmp_57_fu_954_p1 = tmp_56_fu_948_p2;

assign tmp_59_fu_843_p2 = ((pix_reg_1439 < 8'd213) ? 1'b1 : 1'b0);

assign tmp_60_fu_903_p2 = (p_shl19_cast_fu_888_p1 - p_shl20_cast_fu_899_p1);

assign tmp_61_fu_909_p2 = (tmp_60_fu_903_p2 + 7'd9);

assign tmp_62_fu_915_p1 = tmp_61_fu_909_p2;

assign tmp_64_fu_848_p2 = ((pix_reg_1439 < 8'd234) ? 1'b1 : 1'b0);

assign tmp_65_fu_875_p2 = (p_shl21_cast_fu_860_p1 - p_shl22_cast_fu_871_p1);

assign tmp_66_fu_1098_p2 = (tmp_65_reg_1504 + 7'd10);

assign tmp_67_fu_1103_p1 = tmp_66_fu_1098_p2;

assign tmp_69_fu_1088_p2 = (tmp_65_reg_1504 + 7'd11);

assign tmp_70_fu_1093_p1 = tmp_69_fu_1088_p2;

assign tmp_72_fu_625_p1 = x_1_fu_602_p2[4:0];

assign tmp_73_fu_753_p4 = {{pix_reg_1439[7:6]}};

assign tmp_74_fu_778_p3 = pix_reg_1439[32'd7];

assign tmp_fu_539_p1 = x_reg_470[4:0];

assign tmp_mid1_fu_641_p2 = (p_shl_cast_mid1_fu_637_p1 - x_cast4_mid1_fu_621_p1);

assign tmp_mid2_fu_667_p3 = ((exitcond_mid_reg_1312[0:0] === 1'b1) ? tmp_mid1_reg_1344 : tmp_mid_fu_661_p3);

assign tmp_mid_fu_661_p3 = ((ap_reg_pp0_iter1_exitcond_flatten_reg_1283[0:0] === 1'b1) ? 8'd0 : tmp_s_reg_1297);

assign tmp_s_fu_555_p2 = (p_shl_cast_fu_551_p1 - x_cast4_fu_535_p1);

assign x_1_fu_602_p2 = (6'd1 + x_mid_fu_561_p3);

assign x_cast4_fu_535_p1 = x_reg_470;

assign x_cast4_mid1_fu_621_p1 = x_1_fu_602_p2;

assign x_mid2_fu_647_p3 = ((exitcond_mid_fu_596_p2[0:0] === 1'b1) ? x_1_fu_602_p2 : x_mid_fu_561_p3);

assign x_mid_fu_561_p3 = ((exitcond_flatten_reg_1283[0:0] === 1'b1) ? 6'd0 : x_reg_470);

assign y_s_fu_568_p2 = (5'd1 + ap_phi_mux_y_phi_fu_463_p4);

assign y_t_mid2_v_fu_574_p3 = ((exitcond_flatten_reg_1283[0:0] === 1'b1) ? y_s_fu_568_p2 : ap_phi_mux_y_phi_fu_463_p4);

always @ (posedge ap_clk) begin
    rst_addr_6_reg_1478[1:0] <= 2'b01;
    ap_reg_pp0_iter5_rst_addr_6_reg_1478[1:0] <= 2'b01;
    ap_reg_pp0_iter6_rst_addr_6_reg_1478[1:0] <= 2'b01;
    tmp_65_reg_1504[1:0] <= 2'b00;
    rst_addr_10_reg_1510[1:0] <= 2'b01;
    ap_reg_pp0_iter5_rst_addr_10_reg_1510[1:0] <= 2'b01;
    ap_reg_pp0_iter6_rst_addr_10_reg_1510[1:0] <= 2'b01;
    rst_addr_9_reg_1516[1:0] <= 2'b00;
    ap_reg_pp0_iter5_rst_addr_9_reg_1516[1:0] <= 2'b00;
    ap_reg_pp0_iter6_rst_addr_9_reg_1516[1:0] <= 2'b00;
    rst_addr_8_reg_1522[1:0] <= 2'b11;
    ap_reg_pp0_iter5_rst_addr_8_reg_1522[1:0] <= 2'b11;
    ap_reg_pp0_iter6_rst_addr_8_reg_1522[1:0] <= 2'b11;
    rst_addr_7_reg_1528[1:0] <= 2'b10;
    ap_reg_pp0_iter5_rst_addr_7_reg_1528[1:0] <= 2'b10;
    ap_reg_pp0_iter6_rst_addr_7_reg_1528[1:0] <= 2'b10;
    rst_addr_5_reg_1534[1:0] <= 2'b00;
    ap_reg_pp0_iter5_rst_addr_5_reg_1534[1:0] <= 2'b00;
    ap_reg_pp0_iter6_rst_addr_5_reg_1534[1:0] <= 2'b00;
    rst_addr_12_reg_1540[1:0] <= 2'b11;
    ap_reg_pp0_iter6_rst_addr_12_reg_1540[1:0] <= 2'b11;
    rst_addr_11_reg_1546[1:0] <= 2'b10;
    ap_reg_pp0_iter6_rst_addr_11_reg_1546[1:0] <= 2'b10;
    rst_addr_4_reg_1552[1:0] <= 2'b11;
    ap_reg_pp0_iter6_rst_addr_4_reg_1552[1:0] <= 2'b11;
    rst_addr_3_reg_1558[1:0] <= 2'b10;
    ap_reg_pp0_iter6_rst_addr_3_reg_1558[1:0] <= 2'b10;
    rst_addr_2_reg_1564[1:0] <= 2'b01;
    ap_reg_pp0_iter6_rst_addr_2_reg_1564[1:0] <= 2'b01;
    rst_addr_reg_1570[1:0] <= 2'b00;
    ap_reg_pp0_iter6_rst_addr_reg_1570[1:0] <= 2'b00;
end

endmodule //calc_hist
