// Seed: 2720400710
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output supply1 id_1;
  tri1 id_10;
  assign id_1 = id_10++ != -1;
  wire id_11;
  assign module_1.id_4 = 0;
  wire id_12, id_13, id_14;
  wire ["" >  1 : 1 'b0] id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output uwire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1,
      id_4,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
  inout wire id_2;
  input wire id_1;
  assign id_4 = -1;
endmodule
