
---------- Begin Simulation Statistics ----------
final_tick                               187565790500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 568345                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711520                       # Number of bytes of host memory used
host_op_rate                                   898584                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   175.95                       # Real time elapsed on the host
host_tick_rate                             1066019666                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     158105592                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.187566                       # Number of seconds simulated
sim_ticks                                187565790500                       # Number of ticks simulated
system.cpu.Branches                           8068245                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     158105592                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        375131581                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  375131581                       # Number of busy cycles
system.cpu.num_cc_register_reads             26309364                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            50490369                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4194429                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               33007950                       # Number of float alu accesses
system.cpu.num_fp_insts                      33007950                       # number of float instructions
system.cpu.num_fp_register_reads             36021489                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            28984633                       # number of times the floating registers were written
system.cpu.num_func_calls                      911313                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             137710574                       # Number of integer alu accesses
system.cpu.num_int_insts                    137710574                       # number of integer instructions
system.cpu.num_int_register_reads           303623416                       # number of times the integer registers were read
system.cpu.num_int_register_writes          116067071                       # number of times the integer registers were written
system.cpu.num_load_insts                    42950395                       # Number of load instructions
system.cpu.num_mem_refs                      50914575                       # number of memory refs
system.cpu.num_store_insts                    7964180                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                737110      0.47%      0.47% # Class of executed instruction
system.cpu.op_class::IntAlu                  83725076     52.96%     53.42% # Class of executed instruction
system.cpu.op_class::IntMult                  3991004      2.52%     55.95% # Class of executed instruction
system.cpu.op_class::IntDiv                     35934      0.02%     55.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                 7424559      4.70%     60.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1104      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6594      0.00%     60.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                  2217297      1.40%     62.07% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.07% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13550      0.01%     62.08% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1026602      0.65%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShift                    341      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd             3435965      2.17%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              516159      0.33%     65.23% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              103976      0.07%     65.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            3955815      2.50%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                256      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     67.80% # Class of executed instruction
system.cpu.op_class::MemRead                 33643170     21.28%     89.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 4944921      3.13%     92.20% # Class of executed instruction
system.cpu.op_class::FloatMemRead             9307225      5.89%     98.09% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            3019259      1.91%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  158105917                       # Class of executed instruction
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22574                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        19587                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          475                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        45782                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            475                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     50891443                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50891443                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50891443                       # number of overall hits
system.cpu.dcache.overall_hits::total        50891443                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        23182                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23182                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23182                       # number of overall misses
system.cpu.dcache.overall_misses::total         23182                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1608365000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1608365000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1608365000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1608365000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50914625                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50914625                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50914625                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50914625                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000455                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000455                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69379.906824                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69379.906824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69379.906824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69379.906824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4681                       # number of writebacks
system.cpu.dcache.writebacks::total              4681                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        23182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        23182                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23182                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1585183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1585183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1585183000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1585183000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000455                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000455                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000455                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000455                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68379.906824                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68379.906824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68379.906824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68379.906824                       # average overall mshr miss latency
system.cpu.dcache.replacements                  19086                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42932109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42932109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1280621000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1280621000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42950473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42950473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69735.406230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69735.406230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18364                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18364                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1262257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1262257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68735.406230                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68735.406230                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7959334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7959334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    327744000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    327744000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7964152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7964152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68024.906600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68024.906600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4818                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4818                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    322926000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    322926000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67024.906600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67024.906600                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4086.211442                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50914625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2196.299931                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4086.211442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         4094                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101852432                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101852432                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    42950693                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7964190                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1293                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           115                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    134834550                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        134834550                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    134834550                       # number of overall hits
system.cpu.icache.overall_hits::total       134834550                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3013                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3013                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3013                       # number of overall misses
system.cpu.icache.overall_misses::total          3013                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    232369000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    232369000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    232369000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    232369000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    134837563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    134837563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    134837563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    134837563                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77122.137405                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77122.137405                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77122.137405                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77122.137405                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          501                       # number of writebacks
system.cpu.icache.writebacks::total               501                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3013                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3013                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3013                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3013                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    229356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    229356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    229356000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    229356000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76122.137405                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76122.137405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76122.137405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76122.137405                       # average overall mshr miss latency
system.cpu.icache.replacements                    501                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    134834550                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       134834550                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3013                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3013                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    232369000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    232369000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    134837563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    134837563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77122.137405                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77122.137405                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3013                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3013                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    229356000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    229356000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76122.137405                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76122.137405                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2476.233953                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           134837563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3013                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          44751.929306                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2476.233953                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.604549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.604549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         269678139                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        269678139                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   134837674                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           376                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 187565790500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4172                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4181                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                4172                       # number of overall hits
system.l2.overall_hits::total                    4181                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3004                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19010                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22014                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3004                       # number of overall misses
system.l2.overall_misses::.cpu.data             19010                       # number of overall misses
system.l2.overall_misses::total                 22014                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    224742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1506599500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1731341500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    224742000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1506599500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1731341500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3013                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23182                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26195                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3013                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23182                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26195                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997013                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.820033                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.840389                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997013                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.820033                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.840389                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74814.247670                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79252.998422                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78647.292632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74814.247670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79252.998422                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78647.292632                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  88                       # number of writebacks
system.l2.writebacks::total                        88                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22014                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22014                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    194702000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1316499500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1511201500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    194702000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1316499500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1511201500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.820033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.840389                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.820033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.840389                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64814.247670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69252.998422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68647.292632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64814.247670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69252.998422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68647.292632                       # average overall mshr miss latency
system.l2.replacements                            992                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4681                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4681                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4681                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4681                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          501                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              501                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          501                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          501                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               828                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   828                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3990                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3990                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    307005000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     307005000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.828144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.828144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76943.609023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76943.609023                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    267105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    267105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.828144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.828144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66943.609023                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66943.609023                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    224742000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    224742000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74814.247670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74814.247670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    194702000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    194702000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64814.247670                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64814.247670                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15020                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15020                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1199594500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1199594500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        18364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.817905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.817905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79866.478029                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79866.478029                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1049394500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1049394500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.817905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.817905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69866.478029                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69866.478029                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 20844.847972                       # Cycle average of tags in use
system.l2.tags.total_refs                       45739                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22125                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.067299                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     105.070137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2537.774493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18202.003342                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.077447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.555481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.636134                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         21133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        21133                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.644928                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    113689                       # Number of tag accesses
system.l2.tags.data_accesses                   113689                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     19009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001107220500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               92291                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 34                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         88                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22014                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       88                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.16                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 22014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   88                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          10001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3593.760148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13198.855178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  704448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      3.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   19477184500                       # Total gap between requests
system.mem_ctrls.avgGap                     881240.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        96128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       608288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         1152                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 512502.838304088276                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3243064.731465517543                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6141.844933071631                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3004                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        19010                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           88                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     72115750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    539909500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   8117587000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24006.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28401.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  92245306.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        96128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       608320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        704448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        96128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        96128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         2816                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         2816                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3004                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        19010                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          22014                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           88                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            88                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       512503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3243235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          3755738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       512503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       512503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        15013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           15013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        15013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       512503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3243235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         3770752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                22013                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  36                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               199281500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             110065000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          612025250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9052.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27802.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               15193                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 26                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.22                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         6830                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   206.608492                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   128.326216                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   255.144738                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3490     51.10%     51.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1746     25.56%     76.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          512      7.50%     84.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          296      4.33%     88.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          189      2.77%     91.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           91      1.33%     92.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           70      1.02%     93.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           44      0.64%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          392      5.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         6830                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1408832                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               2304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                7.511135                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.012284                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        25439820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        13521585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       84951720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy         83520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14806062960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4800942990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  67982364480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   87713367075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.640537                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 176692288750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6263140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4610361750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        23326380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        12398265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       72221100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        104400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14806062960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4837096950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  67951919040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   87703129095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.585954                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 176615344000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6263140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4687306500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18024                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           88                       # Transaction distribution
system.membus.trans_dist::CleanEvict              472                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3990                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3990                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18024                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        44588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        44588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  44588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       707264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       707264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  707264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22014                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22014    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22014                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            22772000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73635750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             21377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          501                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           15309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4818                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3013                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18364                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6527                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        65450                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 71977                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       112448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       891616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1004064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             992                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27187                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017472                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.131023                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26712     98.25%     98.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    475      1.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27187                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 187565790500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           25482000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3013000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23182000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
