m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vb2gray
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1702306073
!i10b 1
!s100 BH2Q440zI`81b6?lI3<TW0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IXaMmQRNC>gQOW<HDm`K<T1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SIM
w1698662719
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/b2gray.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/b2gray.sv
!i122 54
L0 6 9
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1702306072.000000
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/b2gray.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/b2gray.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vb2hot_encod
R0
R1
!i10b 1
!s100 ONhU8oj9>:d_Y9aIU=I5K3
R2
IngJSbLXRACmDhYN74MGGK3
R3
S1
R4
w1702301832
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/b2hot_encod.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/b2hot_encod.sv
!i122 58
L0 6 14
R5
r1
!s85 0
31
Z8 !s108 1702306073.000000
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/b2hot_encod.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/b2hot_encod.sv|
!i113 1
R6
R7
vcounter_en_updown
R0
R1
!i10b 1
!s100 Zih6?W7K38>hJ[]?_2AP52
R2
I[oQoUVJkGad53[k6EnoKI0
R3
S1
R4
w1702301898
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/counter_en_updown.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/counter_en_updown.sv
!i122 55
L0 6 42
R5
r1
!s85 0
31
R8
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/counter_en_updown.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/counter_en_updown.sv|
!i113 1
R6
R7
vgray_counter
R0
R1
!i10b 1
!s100 l7o63Y0^Gl12]5maVNdnn2
R2
IEWjaL[?_0M?c;fO;WA<?R2
R3
S1
R4
w1698666521
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/gray_counter.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/gray_counter.sv
!i122 56
L0 6 18
R5
r1
!s85 0
31
R8
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/gray_counter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/SYS_VERILOG/gray_counter.sv|
!i113 1
R6
R7
vtestbench
R0
R1
!i10b 1
!s100 d:aL[<XjXP8`@5KE2Wc:U3
R2
I6mF_XgS^gRYjXgUzfIb353
R3
S1
R4
w1702306062
8C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/TB/tb_gray_counter.sv
FC:/Users/andre/Desktop/LabDigitalElectronics/Lab5/TB/tb_gray_counter.sv
!i122 57
L0 7 55
R5
r1
!s85 0
31
R8
!s107 C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/TB/tb_gray_counter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/andre/Desktop/LabDigitalElectronics/Lab5/TB/tb_gray_counter.sv|
!i113 1
R6
R7
