Pipelined CPU Design
ASHMITA SINHA
CPU ARCHITECT
INTEL CORPORATION

References/Credits
ï‚§Books references:
ï‚§H&P
ï‚§H&H, Digital Design & Computer Architecture, Chapter 7
ï‚§Prof Onur Mutluâ€™s lecture on Pipelined CPUs, ETH Zurich, Springâ€™25
ï‚§Modern day CPUs uarch example
ï‚§https://chipsandcheese.com/p/skylake -intels -longest -serving -architecture?utm_source=publication- search

WB MEM EX ID/RF IF MIPS Single Cycle : Recall
WHAT DOES INSTRUCTION PROCESSING COMPRISE OF?
ï‚§IF : Instruction Fetch (instruction pointed by PC)
ï‚§ID/RF : Instruction Decode (ID) and fetching operands from register file (RF)
ï‚§EX : Execute instruction (compute bound) or evaluate effective memory address (memory bound)
ï‚§MEM : Memory Fetch
ï‚§WB : Write Back/update register file
Registers
Register #Data
Register #
Data
memoryAddress
DataRegister #PC Instruction ALU
Instruction
memoryAddress

MIPS Single Cycle : Recall
Chapeter  7.11 complete H & H [PC] : lw   $s3, 8($s0)
Fetch: 
 Instr  <- INST_MEM[PC]
 PC  < - PC + 4
Decode:  Generate Control Signals ( Instr )
 RF : Read $s0
 Sign extend offset (8)
Execute: Compute effective address
              Addr < - sign_ext(8) + base ($s0)
Data Memory: ReadData <- DATA_MEM[ addr ]
Write Back:
 Dest ($s3) < - ReadData 
Control Path/Signals
Data Elements/Signals/Paths

Single Cycle uarch : What are the issues?
ï‚§Important CPU metrics:
ï‚§Performance
ï‚§Power 
ï‚§Area 
ï‚§Memory Bandwidth
Performance : Time Period (hence Clk freq) limited by slowest ISA instructionPower : Each data path element is always active  (no 
clk gating possible)
Area : Hardware utilization is not optimal
Mem BW : Measured in bytes per second, impacted 
by limited clock frequency, and inefficient hardware utilization

Pipelining : What is needed?
Arch 
Staten+1Arch 
StatenInstruction execution 
IF + ID + EX + MEM + WB
T ï‚§Divide  into stages   -  Exploit  parallelism  
amongst  the instructions
ï‚§Add pipeline  registers  to carry  information  
along  with  each instruction
ï‚§Propagate  data  signals  across  stages,  
wherever  required  Pipelining Data Path Pipelining Control Path
Arch 
Staten+1Arch 
StatenIF EX ID MEMWBTâ€™=T/5 
Pipestage  Registersï‚§Propagate  control  signals  to the right  
stages
ï‚§Decode  once,  and propagate  them  to right  
stages
ï‚§Carry  instruction word  in each  stage,  and 
generate  control  signals  needed  for each  
stage
Control
EXMWB
MWB
WB
IF/ID ID/EX EX/MEM MEM/WBInstructionPipelining is fundamentally exploiting parallelism amongst the instructions in a sequential stream
Control Signal Pipelining figure from Chapeter  7.11 complete H & H 

Pipelining : Letâ€™s revisit CPU metrics 
Performance: 
â—¦We are able to reduce clock time period, and hence frequency
â—¦Cycle time is determined by slowest pipe stage
â—¦Our throughput has increased â€“ instructions executed in a cycle
â—¦ð‘†ð‘†ð‘†ð‘†ð‘†ð‘†ð‘†ð‘†ð‘†ð‘†ð‘†ð‘†ð‘†ð‘† =ð´ð´ð´ð´ð´ð´ð´ð´ð´ð´ð´ð´ð´ð´  ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð´ð´ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–  ð‘–ð‘–ð‘–ð‘–ð‘¡ð‘¡ð´ð´ ð‘¤ð‘¤ð‘–ð‘–ð‘–ð‘–ð‘¤ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–  ð‘ð‘ð‘–ð‘–ð‘ð‘ð´ð´ð‘ð‘ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð´ð´
ð´ð´ð´ð´ð´ð´ð´ð´ð´ð´ð´ð´ð´ð´  ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð´ð´ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–  ð‘–ð‘–ð‘–ð‘–ð‘¡ð‘¡ð´ð´ ð‘¤ð‘¤ð‘–ð‘–ð‘–ð‘–ð‘¤ ð‘ð‘ð‘–ð‘–ð‘ð‘ð´ð´ð‘ð‘ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð‘–ð´ð´
â—¦                  =(100+50+100+100+50 ð‘–ð‘–ð‘–ð‘–)
100  ð‘–ð‘–ð‘–ð‘– = 4 times
â—¦Did we take a hit on instruction latency?
Power:
â—¦We can gate using control signals if a given stage is not used 
(for instance MEM stage for compute bound instruction)
Area: 
â—¦Much better hardware utilization
Mem BW:
â—¦Clock freq increased, hardware better utilized, so consumed 
bytes per sec increasescycle n cycle n+1 cycle n+2 cycle n+3 cycle n+4 cycle n+5 cycle n+6 cycle n+7 cycle n+8 cycle n+9
Instr0 IF ID EX MEM WB
Instr1 IF ID EX MEM WB
Instr2 IF ID EX MEM WB
Instr3 IF ID EX MEM WB
Instr4 IF ID EX MEM WB
Instr5 IF ID EX MEM WB
100ns 50ns 100ns 100ns 50ns
IF ID EX MEM WBSlowest pipe stage takes 100ns ïƒ³ cycle 
time

Pipelining : Cost that we pay?
Can we keep on increasing pipe stages to achieve higher clock frequencies?
ï‚§Instruction  latency  penalty
ï‚§If stages  are not perfectly  balanced
ï‚§Misprediction  penalty  
ï‚§Flushing  of pipeline,  deeper  the pipeline,  higher  is 
the penalty
ï‚§Pipe  stage  registersâ€™  hardware  cost
ï‚§Throughput  increase  limited
ï‚§Hardware  complexity  â€“ to resolve  pipelining  
dependencies  (hazards)
Cost              = (ðºðº
ð‘˜ð‘˜ + R) * k = G + R*k
Throughput =1
(ð‘‡ð‘‡
ð‘˜ð‘˜)+ð‘†ð‘† 
Max is still cap -ed at 1
1 ðºðºð´ð´ð‘–ð‘–ð´ð´ ð·ð·ð´ð´ð‘ð‘ð´ð´ð·ð· +ð‘†ð‘† k-stage pipelinedCost              = G + R
Throughput =1
ð‘‡ð‘‡+ð‘†ð‘†
Combo:
G gatesT->combo delay
Sequential:R -> register cost
S->register delay unpipelined
Figure credit to Prof Onur Mutluâ€™s foilset  on Pipelined CPU Design, ETH Zurich, Sprinâ€™25

Pipelining: Verilog Code 
â€¦..
CLK100H 101H 102H
OutputFinalM110HCombInM100H
CombOutM100H110H

MIPS : Letâ€™s start pipelining â€“ Data path
TInstruction
memoryAddress4
320AddAdd
result
Shift
left 2
InstructionM
u
x0
1
Add
PC
0Write
dataM
u
x1RegistersRead
data 1
Read
data 2Read
register 1
Read
register 2
16Sign
extendWrite
register
Write
dataRead
dataAddress
Data
memory
1ALU
resultM
u
xALUZeroIF: Instruction fetch ID: Instruction decode/
register file readEX: Execute/
address calculationMEM: Memory accessWB: Write back
RF
write
T/k ps T/k psInstruction
memoryAddress4
320AddAdd
result
Shift
left2InstructionIF/ID EX/MEM MEM/WBM
u
x0
1
Add
PC
0Write
dataM
u
x1RegistersRead
data1
Read
data2Read
register1
Read
register2
16
Sign
extendWrite
register
Write
dataRead
data
1ALU
resultM
u
xALUZeroID/EX
Data
memoryAddressInstruction
memoryAddress4
320AddAdd
result
Shift
left 2InstructionIF/ID EX/MEM MEM/WBM
u
x0
1
Add
PC
0Write
dataM
u
x1RegistersRead
data 1
Read
data 2Read
register 1
Read
register 2
16Sign
extendWrite
register
Write
dataRead
data
1ALU
resultM
u
xALUZeroID/EX
Data
memoryAddressIRDPCF
PCD+4
PCE+4
nPCMAE BE ImmE
AoutM BM
MDRW AoutW
Figure credit to Prof Onur Mutluâ€™s foilset  on Pipelined CPU Design, ETH Zurich, Sprinâ€™25

MIPS : Letâ€™s start pipelining â€“ Control path
PC
Instruction
memory
InstructionAdd
Instruction
[20â€“16]
MemtoReg
ALUOpBranch
RegDstALUSrc4
16 32Instruction
[15â€“0]00
M
u
x0
1AddAdd
result
Registers
Write
register
Write
dataRead
data 1
Read
data 2Read
register 1
Read
register 2
Sign
extendM
u
x
1ALU
resultZero
Write
dataRead
dataM
u
x1
ALU
controlShift
left 2RegWrite
MemReadControl
ALU
Instruction
[15â€“11]6EXMWB
MWB
WBIF/IDPCSrc
ID/EX
EX/MEM
MEM/WBM
u
x0
1
MemWrite
Address
Data
memoryAddress
Figure credit to Prof Onur Mutluâ€™s foilset  on Pipelined CPU Design, ETH Zurich, Sprinâ€™25

PC
Instruction
memory
InstructionAdd
Instruction
[20â€“16]
MemtoReg
ALUOpBranch
RegDstALUSrc4
16 32Instruction
[15â€“0]00
M
u
x0
1AddAdd
result
Registers
Write
register
Write
dataRead
data 1
Read
data 2Read
register 1
Read
register 2
Sign
extendM
u
x
1ALU
resultZero
Write
dataRead
dataM
u
x1
ALU
controlShift
left 2RegWrite
MemReadControl
ALU
Instruction
[15â€“11]6EXMWB
MWB
WBIF/IDPCSrc
ID/EX
EX/MEM
MEM/WBM
u
x0
1
MemWrite
Address
Data
memoryAddress
IF ID/RF EX MEM WBMIPS Pipelined uarch  : lw example

Pipeline Hazards/Dependencies 
When an instructionâ€™s execution cannot make progress due to a dependence on earlier instructionâ€™s execution 
There is always a work -around but it always has a trade -off that you need to assess!!Structural Hazard Data Hazard Control Hazard
ï‚§When does  it happen?  
ï‚§Resource  conflict  (resource  not fully  pipelined,  limited  ports  to 
mem structures,  etc)
ï‚§Example  : Letâ€™s  say RF has a single  port  to read  or write . Decode  
vs WB stage
ï‚§How  do you resolve  it?
ï‚§Deal  with  trade -offs
ï‚§Duplicate  hardware,  increase  the number  of ports  
accessing  mem structures
ï‚§Stall  the conflicting  instruction till resource  is available  â€“ be 
careful  in selecting  which instruction to stall

Pipeline Hazards/Dependencies 
When an instructionâ€™s execution cannot make progress due to a dependence on earlier instructionâ€™s execution 
There is always a work -around but it always has a trade -off that you need to assess!!Structural Hazard Data Hazard Control Hazard
True/Flow dependence
RAWOutput dependence
WAWAnti dependence
WAR
Not enough arch 
registers availableInstrâ€™s exec is 
dependent on earlier instrâ€™s result

Pipeline Hazards : Data dependence
ï‚§Detection  of data  hazards  
ï‚§At h/w or compiler
ï‚§Handling  data  hazards  (to name a few..)
ï‚§Compiler  solutions
ï‚§Insert  nops
ï‚§Re-arrange  code  / Delayed  loads
ï‚§Hardware  solutions
ï‚§Data forwarding  to required  stage  (uarch  timing  path)
ï‚§Insertion  of stalls  or bubbles
ï‚§Supporting  in-order  fetch  and retirement  (maintaining  
program  order)  while  supporting out of order  execution .
There is always a work -around but it always has a trade -off that you need to assess!!
H& H: DDCA_Chapter  7

Pipeline Hazards/Dependencies 
When an instructionâ€™s execution cannot make progress due to a dependence on earlier instructionâ€™s execution 
There is always a work -around but it always has a trade -off that you need to assess!!Structural Hazard Data Hazard Control Hazard
ï‚§When does it happen?
ï‚§Branches, interrupts, exceptions â€“ anything that changes PC
ï‚§How do you resolve it?
ï‚§Minimize penalty! 
ï‚§Resolve branch target address earlier by adding additional 
hardware
ï‚§Compiler : branch delay slot
ï‚§Branch prediction heuristics
ï‚§BPU one of the very important component in 
todayâ€™s CPU design

Pipeline Hazards: Control Dependence
H& H: DDCA_Chapter  7

Modern day CPUs : Complexities in uarch
ï‚§Deeply pipelined stages 
ï‚§Complex Instructions 
ï‚§Vector instructions (SIMD)
ï‚§AMX instructions to support AI applications 
ï‚§Length decoding, instr to uop mapping
ï‚§Address space : VA vs PA 
ï‚§On-chip vs off -chip memory
ï‚§Importance of mem hierarchy
ï‚§Caches, Prefetchers 
ï‚§Branch Prediction 
ï‚§Out of order execution (EX/ID/Retirement)
ï‚§Multi cycle execution â€“  FMAs, ALUs, Integer/Floating Point
ï‚§Importance of queues to cover latencies (next level cache/mem)
ï‚§Multi processors
ï‚§Multi threading

Memory Hierarchy : 
Latency, Area (increasing order)
.
.
Main Memory
â€¦
..
How can we hide some of this latency? 
Graph Credit : https://jsmemtest.chipsandcheese.com/latencydata 

Modern Day CPU uarch
IF
â€¢Branch Predictor
â€¢VA -> PA translator
â€¢Access to L0$, if Miss L2$
â€¢Buffers to queue up instructionsID/RF
â€¢Instruction dispatches from IQ
â€¢Multiple decoders
â€¢Ucode  instr  -> uops
â€¢Resource allocation (Register 
renaming/ scoreboarding  for out 
of order execution)
Out of Order Execution
â€¢Reorder buffer
â€¢RFs
â€¢Scheduler â€“ makes sure all source 
operands are available before dispatching uop for execution
â€¢Multicycle execution unitsMEM + Mid level $â€¢Loads/Stores handling
â€¢Data TLB
â€¢L1$ ïƒ  L2$ 
â€¢Prefetchers!!
â€¢Sends requests (that miss all internal caches) to uncore, and tracks life of such requests
Graph Credit : https://jsmemtest.chipsandcheese.com/latencydata 

BACKUP















MIPS : Pipelined uarchPCD+4
IRDPCF
PCE+4 R1E R2EImmEEXEEMEMEWBE
PCM ALUM R2MMEME WBE
WBWB ALUWB MDRWB