===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5029 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2763 ( 14.7%)    0.2763 ( 18.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2308 ( 12.3%)    0.2308 ( 15.4%)    Parse modules
    0.0422 (  2.2%)    0.0422 (  2.8%)    Verify circuit
    1.4012 ( 74.6%)    1.0253 ( 68.2%)  'firrtl.circuit' Pipeline
    0.0442 (  2.4%)    0.0442 (  2.9%)    LowerFIRRTLAnnotations
    0.2151 ( 11.4%)    0.1190 (  7.9%)    'firrtl.module' Pipeline
    0.0793 (  4.2%)    0.0446 (  3.0%)      DropName
    0.1357 (  7.2%)    0.0744 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0092 (  0.5%)    0.0050 (  0.3%)    'firrtl.module' Pipeline
    0.0091 (  0.5%)    0.0050 (  0.3%)      LowerCHIRRTLPass
    0.0149 (  0.8%)    0.0149 (  1.0%)    InferWidths
    0.0433 (  2.3%)    0.0433 (  2.9%)    MemToRegOfVec
    0.0755 (  4.0%)    0.0755 (  5.0%)    InferResets
    0.0057 (  0.3%)    0.0057 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0116 (  0.6%)    0.0116 (  0.8%)    WireDFT
    0.0543 (  2.9%)    0.0291 (  1.9%)    'firrtl.module' Pipeline
    0.0543 (  2.9%)    0.0291 (  1.9%)      FlattenMemory
    0.0796 (  4.2%)    0.0796 (  5.3%)    LowerFIRRTLTypes
    0.0974 (  5.2%)    0.0525 (  3.5%)    'firrtl.module' Pipeline
    0.0951 (  5.1%)    0.0514 (  3.4%)      ExpandWhens
    0.0023 (  0.1%)    0.0012 (  0.1%)      SFCCompat
    0.0327 (  1.7%)    0.0327 (  2.2%)    Inliner
    0.0241 (  1.3%)    0.0241 (  1.6%)    'firrtl.module' Pipeline
    0.0241 (  1.3%)    0.0241 (  1.6%)      RandomizeRegisterInit
    0.0133 (  0.7%)    0.0133 (  0.9%)    CheckCombCycles
    0.0017 (  0.1%)    0.0017 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1891 ( 10.1%)    0.1891 ( 12.6%)    'firrtl.module' Pipeline
    0.1787 (  9.5%)    0.1787 ( 11.9%)      Canonicalizer
    0.0104 (  0.6%)    0.0104 (  0.7%)      InferReadWrite
    0.0043 (  0.2%)    0.0043 (  0.3%)    PrefixModules
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0311 (  1.7%)    0.0311 (  2.1%)    IMConstProp
    0.0012 (  0.1%)    0.0012 (  0.1%)    AddSeqMemPorts
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0116 (  0.6%)    0.0116 (  0.8%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0011 (  0.1%)    0.0011 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0157 (  0.8%)    0.0157 (  1.0%)    SymbolDCE
    0.0012 (  0.1%)    0.0012 (  0.1%)    BlackBoxReader
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1327 (  7.1%)    0.1327 (  8.8%)    'firrtl.module' Pipeline
    0.0093 (  0.5%)    0.0093 (  0.6%)      DropName
    0.1234 (  6.6%)    0.1234 (  8.2%)      Canonicalizer
    0.0162 (  0.9%)    0.0162 (  1.1%)    IMDeadCodeElim
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0021 (  0.1%)    0.0021 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0078 (  0.4%)    0.0078 (  0.5%)    LowerXMR
    0.0009 (  0.0%)    0.0009 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0357 (  1.9%)    0.0357 (  2.4%)  LowerFIRRTLToHW
    0.0007 (  0.0%)    0.0007 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0511 (  2.7%)    0.0511 (  3.4%)  'hw.module' Pipeline
    0.0103 (  0.6%)    0.0103 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0176 (  0.9%)    0.0176 (  1.2%)    Canonicalizer
    0.0066 (  0.4%)    0.0066 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0165 (  0.9%)    0.0165 (  1.1%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0427 (  2.3%)    0.0427 (  2.8%)  'hw.module' Pipeline
    0.0145 (  0.8%)    0.0145 (  1.0%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0137 (  0.7%)    0.0137 (  0.9%)    Canonicalizer
    0.0093 (  0.5%)    0.0093 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0052 (  0.3%)    0.0052 (  0.3%)    HWCleanup
    0.0083 (  0.4%)    0.0083 (  0.5%)  'hw.module' Pipeline
    0.0003 (  0.0%)    0.0003 (  0.0%)    HWLegalizeModules
    0.0079 (  0.4%)    0.0079 (  0.5%)    PrettifyVerilog
    0.0067 (  0.4%)    0.0067 (  0.4%)  StripDebugInfoWithPred
    0.0524 (  2.8%)    0.0524 (  3.5%)  ExportVerilog
    0.0155 (  0.8%)    0.0155 (  1.0%)  'builtin.module' Pipeline
    0.0143 (  0.8%)    0.0143 (  1.0%)    'hw.module' Pipeline
    0.0143 (  0.8%)    0.0143 (  1.0%)      PrepareForEmission
   -0.0142 ( -0.8%)   -0.0142 ( -0.9%)  Rest
    1.8788 (100.0%)    1.5029 (100.0%)  Total

{
  totalTime: 1.515,
  maxMemory: 70918144
}
