
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.908153                       # Number of seconds simulated
sim_ticks                                908153246672                       # Number of ticks simulated
final_tick                               908153246672                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 103631                       # Simulator instruction rate (inst/s)
host_op_rate                                   118022                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              132233246                       # Simulator tick rate (ticks/s)
host_mem_usage                                1118596                       # Number of bytes of host memory used
host_seconds                                  6867.81                       # Real time elapsed on the host
sim_insts                                   711717735                       # Number of instructions simulated
sim_ops                                     810553451                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        10871296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      1044480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11947136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     11701056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11701056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           169864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        16320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              186674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        182829                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             182829                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              34532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           11970773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       1150114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13155418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         34532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            34532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12884451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12884451                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12884451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             34532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          11970773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      1150114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             26039869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      186674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     182829                       # Number of write requests accepted
system.mem_ctrls.readBursts                    373348                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   365658                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                9284416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2662720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9972608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11947136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11701056                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  83210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 53989                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             36516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             36336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             38905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             42027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             39377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40177                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  908145075775                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                373348                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               365658                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  135413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       299503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     64.296598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    61.800375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    20.385983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63         31915     10.66%     10.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       252167     84.20%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        14819      4.95%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          397      0.13%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           87      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           15      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           15      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            9      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           79      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       299503                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.838141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.507105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         17225     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.086240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.072797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.729840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              623      3.62%      3.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              178      1.03%      4.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14668     85.13%     89.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              693      4.02%     93.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1049      6.09%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17231                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9909936554                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             15712696554                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1450690000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34155.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54155.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        10.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   155900                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  146379                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2457747.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                534612855                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             281772422.399976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               341202288                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              291698784                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            537400500                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            983255982                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         40270416.000002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    676780249.949994                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    39301411.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     2601195071.399997                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           6327524124.750190                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower              6.967463                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         884558081372                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    446736662                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2907865000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 830804005672                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  10917075975                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   20025154554                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  43052408809                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               130485080                       # Number of BP lookups
system.cpu.branchPred.condPredicted          75587239                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            295153                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             48434935                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                48434090                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.998255                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                18549982                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             192                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              178                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           74                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    30                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1090219985                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             307853                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      722402490                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   130485080                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           66984086                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    1089577195                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  594536                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            70                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          356                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 479807355                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   245                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1090182774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.754396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.838745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                550225461     50.47%     50.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                257484762     23.62%     74.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                282472551     25.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1090182774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.119687                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.662621                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 90463430                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             591830229                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 287982123                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             119610061                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 296931                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             47935311                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   345                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              812445738                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               1164408                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 296931                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                151343379                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                54369831                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles      371536865                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 345070227                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             167565541                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              811261936                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                581496                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               7801198                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      5                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               39152448                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               50214276                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           901425507                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3646554725                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        823347171                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5314                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             900422457                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1003047                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           17969834                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts       17969833                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 150324065                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            152782652                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           128797360                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          14943047                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               23                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  775121798                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded            35939632                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 811055419                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               148                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          507978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        53925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1090182774                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.743963                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.837873                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           557968426     51.18%     51.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           253373277     23.24%     74.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           278841071     25.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1090182774                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4648095     14.85%     14.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              26650164     85.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             520489040     64.17%     64.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              8987096      1.11%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    8      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              4      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            152779942     18.84%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           128794135     15.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2586      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2599      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              811055419                       # Type of FU issued
system.cpu.iq.rate                           0.743937                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    31298270                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038590                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2743581620                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         811566231                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    811042185                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10410                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               5254                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5178                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              842348472                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5210                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6000082                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14215                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          766                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2077                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          886                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 296931                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    9394                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10318                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           811061435                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             152782652                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            128797360                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts           17969831                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9244                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2077                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         294528                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          846                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               295374                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             811052159                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             152782014                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3260                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             5                       # number of nop insts executed
system.cpu.iew.exec_refs                    281578614                       # number of memory reference insts executed
system.cpu.iew.exec_branches                128509969                       # Number of branches executed
system.cpu.iew.exec_stores                  128796600                       # Number of stores executed
system.cpu.iew.exec_rate                     0.743934                       # Inst execution rate
system.cpu.iew.wb_sent                      811048514                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     811047363                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 339682436                       # num instructions producing a value
system.cpu.iew.wb_consumers                 429002523                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.743930                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.791796                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          507166                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls        35939630                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            294823                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   1089877034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.743711                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.846816                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    566229486     51.95%     51.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    236741645     21.72%     73.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    286905903     26.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1089877034                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            711717735                       # Number of instructions committed
system.cpu.commit.committedOps              810553451                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      281564911                       # Number of memory references committed
system.cpu.commit.loads                     152768437                       # Number of loads committed
system.cpu.commit.membars                    17969800                       # Number of memory barriers committed
system.cpu.commit.branches                  128508639                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5158                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 682335012                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17970020                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        520003606     64.15%     64.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         8984930      1.11%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            4      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       152765868     18.85%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      128793889     15.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2569      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2585      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         810553451                       # Class of committed instruction
system.cpu.commit.bw_lim_events             286905903                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1614031345                       # The number of ROB reads
system.cpu.rob.rob_writes                  1622426977                       # The number of ROB writes
system.cpu.timesIdled                             415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           37211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   711717735                       # Number of Instructions Simulated
system.cpu.committedOps                     810553451                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.531815                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.531815                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.652820                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.652820                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                822551339                       # number of integer regfile reads
system.cpu.int_regfile_writes               505907824                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      5234                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5166                       # number of floating regfile writes
system.cpu.cc_regfile_reads                2918445493                       # number of cc regfile reads
system.cpu.cc_regfile_writes                350469000                       # number of cc regfile writes
system.cpu.misc_regfile_reads               425367294                       # number of misc regfile reads
system.cpu.misc_regfile_writes               71879201                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3088303                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1017.862373                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           281473010                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3089327                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             91.111433                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218246                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1017.862373                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.994006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1141342355                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1141342355                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    137796482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       137796482                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    107736915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      107736915                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data     17969796                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     17969796                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data     17969800                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     17969800                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     245533397                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        245533397                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    245533414                       # number of overall hits
system.cpu.dcache.overall_hits::total       245533414                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           493                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      3089737                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3089737                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      3090230                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3090230                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3090243                       # number of overall misses
system.cpu.dcache.overall_misses::total       3090243                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     34241298                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34241298                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  60649034012                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  60649034012                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       394009                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       394009                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  60683275310                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60683275310                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  60683275310                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60683275310                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    137796975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    137796975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    110826652                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    110826652                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data     17969800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     17969800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data     17969800                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     17969800                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    248623627                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    248623627                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    248623657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    248623657                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027879                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027879                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.433333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.433333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012429                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012429                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012429                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012429                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 69454.965517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69454.965517                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 19629.189802                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19629.189802                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 98502.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 98502.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19637.138760                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19637.138760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19637.056151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19637.056151                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3088303                       # number of writebacks
system.cpu.dcache.writebacks::total           3088303                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          859                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          913                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          913                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          913                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          913                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          439                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      3088878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3088878                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3089317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3089317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3089326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3089326                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     28649369                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28649369                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  55449406362                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  55449406362                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data      1019592                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1019592                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       122451                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       122451                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  55478055731                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55478055731                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  55479075323                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55479075323                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.027871                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027871                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012426                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012426                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012426                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012426                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65260.521640                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65260.521640                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 17951.309946                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17951.309946                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data       113288                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       113288                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       122451                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       122451                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17958.032708                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17958.032708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17958.310429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17958.310429                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               163                       # number of replacements
system.cpu.icache.tags.tagsinuse           357.528506                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           479806746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               523                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          917412.516252                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   357.528506                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.698298                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.698298                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         959615233                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        959615233                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    479806746                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       479806746                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     479806746                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        479806746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    479806746                       # number of overall hits
system.cpu.icache.overall_hits::total       479806746                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          609                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           609                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          609                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            609                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          609                       # number of overall misses
system.cpu.icache.overall_misses::total           609                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     56509876                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56509876                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     56509876                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56509876                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     56509876                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56509876                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    479807355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    479807355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    479807355                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    479807355                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    479807355                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    479807355                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 92791.257800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92791.257800                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 92791.257800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92791.257800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 92791.257800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92791.257800                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         9053                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               114                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.412281                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          163                       # number of writebacks
system.cpu.icache.writebacks::total               163                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           86                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           86                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          523                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          523                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          523                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     51207002                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51207002                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     51207002                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51207002                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     51207002                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51207002                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 97910.137667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97910.137667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 97910.137667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97910.137667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 97910.137667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97910.137667                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           195264                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              195264                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              24516936                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    183408                       # number of replacements
system.l2.tags.tagsinuse                  1850.971677                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    185267                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  10748000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1850.306513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     0.665163                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.903470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.903795                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1859                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          931                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.907715                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  27817900                       # Number of tag accesses
system.l2.tags.data_accesses                 27817900                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3087919                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3087919                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          517                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              517                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            2919194                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2919194                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              30                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 30                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               241                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2919435                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2919465                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   30                       # number of overall hits
system.l2.overall_hits::cpu.data              2919435                       # number of overall hits
system.l2.overall_hits::total                 2919465                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           169684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              169684                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              493                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             208                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 493                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              169892                       # number of demand (read+write) misses
system.l2.demand_misses::total                 170385                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                493                       # number of overall misses
system.l2.overall_misses::cpu.data             169892                       # number of overall misses
system.l2.overall_misses::total                170385                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16118345082                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16118345082                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     49995827                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49995827                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     26052075                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     26052075                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      49995827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   16144397157                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16194392984                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     49995827                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  16144397157                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16194392984                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3087919                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3087919                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          517                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          517                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        3088878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3088878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          523                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            523                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               523                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3089327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3089850                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              523                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3089327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3089850                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.054934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.054934                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.942639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.942639                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.463252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.463252                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.942639                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.054993                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055143                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.942639                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.054993                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055143                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 94990.364925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94990.364925                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101411.413793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101411.413793                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 125250.360577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125250.360577                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101411.413793                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 95027.412456                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95045.884227                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101411.413793                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 95027.412456                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95045.884227                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        92                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               182829                       # number of writebacks
system.l2.writebacks::total                    182829                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data            24                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               24                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  31                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 31                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher        16390                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          16390                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       169660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         169660                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          204                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         169864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            170354                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        169864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        16390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           186744                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1016516002                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1016516002                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  14347006765                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14347006765                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     44728931                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44728931                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     23419274                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23419274                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     44728931                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  14370426039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14415154970                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     44728931                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  14370426039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1016516002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15431670972                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.054926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.054926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.936902                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.936902                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.454343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.454343                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.936902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.054984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055133                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.936902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.054984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060438                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 62020.500427                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62020.500427                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 84563.284009                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84563.284009                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 91283.532653                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91283.532653                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 114800.362745                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114800.362745                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 91283.532653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 84599.597555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84618.822980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 91283.532653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 84599.597555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 62020.500427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82635.431243                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        370082                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       183431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17014                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       182829                       # Transaction distribution
system.membus.trans_dist::CleanEvict              579                       # Transaction distribution
system.membus.trans_dist::ReadExReq            169660                       # Transaction distribution
system.membus.trans_dist::ReadExResp           169660                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          17014                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       556756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 556756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23648192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23648192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            186674                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  186674    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              186674                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1275537642                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          999429521                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6178316                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3088466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             70                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           70                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 908153246672                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3270748                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          547                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             579                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            16792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3088878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3088878                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           523                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          449                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9266957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9268166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    395368320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              395412224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          200200                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11701056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3290050                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000030                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005513                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3289950    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    100      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3290050                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10291921584                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1309473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7720231501                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
