Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Wed May 20 15:40:38 2020
| Host         : JohnsGo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file InverterMain_timing_summary_routed.rpt -pb InverterMain_timing_summary_routed.pb -rpx InverterMain_timing_summary_routed.rpx -warn_on_violation
| Design       : InverterMain
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: divider/count_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.997        0.000                      0                    2        0.686        0.000                      0                    2       41.166        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.997        0.000                      0                    2        0.686        0.000                      0                    2       41.166        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.997ns  (required time - arrival time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.898%)  route 1.750ns (75.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 88.154 - 83.333 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.611     5.118    divider/CLK
    SLICE_X0Y64          FDCE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     5.574 f  divider/count_reg[0]/Q
                         net (fo=2, routed)           1.750     7.324    divider/count[0]
    SLICE_X0Y64          LUT1 (Prop_lut1_I0_O)        0.124     7.448 r  divider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.448    divider/p_0_in[0]
    SLICE_X0Y64          FDCE                                         r  divider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.493    88.154    divider/CLK
    SLICE_X0Y64          FDCE                                         r  divider/count_reg[0]/C
                         clock pessimism              0.297    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)        0.029    88.445    divider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         88.445    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                 80.997    

Slack (MET) :             81.017ns  (required time - arrival time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.606ns (25.726%)  route 1.750ns (74.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 88.154 - 83.333 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.611     5.118    divider/CLK
    SLICE_X0Y64          FDCE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     5.574 r  divider/count_reg[0]/Q
                         net (fo=2, routed)           1.750     7.324    divider/count[0]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.150     7.474 r  divider/count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.474    divider/p_0_in[1]
    SLICE_X0Y64          FDCE                                         r  divider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.493    88.154    divider/CLK
    SLICE_X0Y64          FDCE                                         r  divider/count_reg[1]/C
                         clock pessimism              0.297    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)        0.075    88.491    divider/count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.491    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 81.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 divider/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.226ns (28.492%)  route 0.567ns (71.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.583     1.454    divider/CLK
    SLICE_X0Y64          FDCE                                         r  divider/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.128     1.582 r  divider/count_reg[1]/Q
                         net (fo=15, routed)          0.567     2.149    divider/Q[0]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.098     2.247 r  divider/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.247    divider/p_0_in[1]
    SLICE_X0Y64          FDCE                                         r  divider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.852     1.968    divider/CLK
    SLICE_X0Y64          FDCE                                         r  divider/count_reg[1]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X0Y64          FDCE (Hold_fdce_C_D)         0.107     1.561    divider/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.086%)  route 0.789ns (80.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.583     1.454    divider/CLK
    SLICE_X0Y64          FDCE                                         r  divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.141     1.595 f  divider/count_reg[0]/Q
                         net (fo=2, routed)           0.789     2.384    divider/count[0]
    SLICE_X0Y64          LUT1 (Prop_lut1_I0_O)        0.045     2.429 r  divider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.429    divider/p_0_in[0]
    SLICE_X0Y64          FDCE                                         r  divider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.852     1.968    divider/CLK
    SLICE_X0Y64          FDCE                                         r  divider/count_reg[0]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X0Y64          FDCE (Hold_fdce_C_D)         0.091     1.545    divider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.884    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK12MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  CLK12MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X0Y64     divider/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X0Y64     divider/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X0Y64     divider/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X0Y64     divider/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X0Y64     divider/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X0Y64     divider/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.667      41.167     SLICE_X0Y64     divider/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.667      41.167     SLICE_X0Y64     divider/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.667      41.167     SLICE_X0Y64     divider/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.667      41.167     SLICE_X0Y64     divider/count_reg[1]/C



