{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693100115172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693100115173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 02:35:15 2023 " "Processing started: Sun Aug 27 02:35:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693100115173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693100115173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693100115173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693100115517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693100115517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifty_mhz_1hz_2hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifty_mhz_1hz_2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifty_mhz_1hz_2hz-converter " "Found design unit 1: fifty_mhz_1hz_2hz-converter" {  } { { "fifty_mhz_1hz_2hz.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/fifty_mhz_1hz_2hz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128055 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifty_mhz_1hz_2hz " "Found entity 1: fifty_mhz_1hz_2hz" {  } { { "fifty_mhz_1hz_2hz.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/fifty_mhz_1hz_2hz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693100128055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_incrementer-logic " "Found design unit 1: time_incrementer-logic" {  } { { "time_incrementer.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128057 ""} { "Info" "ISGN_ENTITY_NAME" "1 time_incrementer " "Found entity 1: time_incrementer" {  } { { "time_incrementer.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693100128057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalClock-logic " "Found design unit 1: DigitalClock-logic" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128058 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Found entity 1: DigitalClock" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693100128058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-decode " "Found design unit 1: seven_seg-decode" {  } { { "seven_seg.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/seven_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128059 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693100128059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_indicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file second_indicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second_indicator-controller " "Found design unit 1: second_indicator-controller" {  } { { "second_indicator.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/second_indicator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128060 ""} { "Info" "ISGN_ENTITY_NAME" "1 second_indicator " "Found entity 1: second_indicator" {  } { { "second_indicator.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/second_indicator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693100128060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hour_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_controller-controller " "Found design unit 1: hour_controller-controller" {  } { { "hour_controller.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128061 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour_controller " "Found entity 1: hour_controller" {  } { { "hour_controller.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693100128061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minute_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute_controller-controller " "Found design unit 1: minute_controller-controller" {  } { { "minute_controller.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128063 ""} { "Info" "ISGN_ENTITY_NAME" "1 minute_controller " "Found entity 1: minute_controller" {  } { { "minute_controller.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693100128063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693100128063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalClock " "Elaborating entity \"DigitalClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693100128095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignore DigitalClock.vhd(67) " "Verilog HDL or VHDL warning at DigitalClock.vhd(67): object \"ignore\" assigned a value but never read" {  } { { "DigitalClock.vhd" "" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693100128097 "|DigitalClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:hour_tens_seg " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:hour_tens_seg\"" {  } { { "DigitalClock.vhd" "hour_tens_seg" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693100128111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_incrementer time_incrementer:t_incrementer " "Elaborating entity \"time_incrementer\" for hierarchy \"time_incrementer:t_incrementer\"" {  } { { "DigitalClock.vhd" "t_incrementer" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693100128114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_controller time_incrementer:t_incrementer\|hour_controller:hr_controller " "Elaborating entity \"hour_controller\" for hierarchy \"time_incrementer:t_incrementer\|hour_controller:hr_controller\"" {  } { { "time_incrementer.vhd" "hr_controller" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693100128116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_controller time_incrementer:t_incrementer\|minute_controller:min_controller " "Elaborating entity \"minute_controller\" for hierarchy \"time_incrementer:t_incrementer\|minute_controller:min_controller\"" {  } { { "time_incrementer.vhd" "min_controller" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693100128119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifty_mhz_1hz_2hz fifty_mhz_1hz_2hz:one_hz " "Elaborating entity \"fifty_mhz_1hz_2hz\" for hierarchy \"fifty_mhz_1hz_2hz:one_hz\"" {  } { { "DigitalClock.vhd" "one_hz" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693100128122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_indicator second_indicator:s_ind " "Elaborating entity \"second_indicator\" for hierarchy \"second_indicator:s_ind\"" {  } { { "DigitalClock.vhd" "s_ind" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693100128124 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "minute_tens\[3\] minute_tens\[3\]~direct " "Net \"minute_tens\[3\]\", which fans out to \"minute_tens\[3\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_min_tens\[3\] " "Net is fed by \"time_incrementer:t_incrementer\|new_min_tens\[3\]\"" {  } { { "time_incrementer.vhd" "new_min_tens\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_tens\[3\] " "Net is fed by \"minute_controller:min_controller\|min_tens\[3\]\"" {  } { { "minute_controller.vhd" "min_tens\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_tens\[3\]~reg0 " "Net is fed by \"minute_controller:min_controller\|min_tens\[3\]~reg0\"" {  } { { "minute_controller.vhd" "min_tens\[3\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[3\] " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[3\]\"" {  } { { "minute_controller.vhd" "min_tens\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[3\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[3\]~reg0\"" {  } { { "minute_controller.vhd" "min_tens\[3\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""}  } { { "DigitalClock.vhd" "minute_tens\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "minute_tens\[3\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 74 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128217 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "minute_tens\[2\] minute_tens\[2\]~direct " "Net \"minute_tens\[2\]\", which fans out to \"minute_tens\[2\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_min_tens\[2\] " "Net is fed by \"time_incrementer:t_incrementer\|new_min_tens\[2\]\"" {  } { { "time_incrementer.vhd" "new_min_tens\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_tens\[2\] " "Net is fed by \"minute_controller:min_controller\|min_tens\[2\]\"" {  } { { "minute_controller.vhd" "min_tens\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_tens\[2\]~reg0 " "Net is fed by \"minute_controller:min_controller\|min_tens\[2\]~reg0\"" {  } { { "minute_controller.vhd" "min_tens\[2\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[2\] " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[2\]\"" {  } { { "minute_controller.vhd" "min_tens\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[2\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[2\]~reg0\"" {  } { { "minute_controller.vhd" "min_tens\[2\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""}  } { { "DigitalClock.vhd" "minute_tens\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "minute_tens\[2\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 74 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128217 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "minute_tens\[1\] minute_tens\[1\]~direct " "Net \"minute_tens\[1\]\", which fans out to \"minute_tens\[1\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_min_tens\[1\] " "Net is fed by \"time_incrementer:t_incrementer\|new_min_tens\[1\]\"" {  } { { "time_incrementer.vhd" "new_min_tens\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_tens\[1\] " "Net is fed by \"minute_controller:min_controller\|min_tens\[1\]\"" {  } { { "minute_controller.vhd" "min_tens\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_tens\[1\]~reg0 " "Net is fed by \"minute_controller:min_controller\|min_tens\[1\]~reg0\"" {  } { { "minute_controller.vhd" "min_tens\[1\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[1\] " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[1\]\"" {  } { { "minute_controller.vhd" "min_tens\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[1\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[1\]~reg0\"" {  } { { "minute_controller.vhd" "min_tens\[1\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""}  } { { "DigitalClock.vhd" "minute_tens\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "minute_tens\[1\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 74 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128217 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "minute_tens\[0\] minute_tens\[0\]~direct " "Net \"minute_tens\[0\]\", which fans out to \"minute_tens\[0\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_min_tens\[0\] " "Net is fed by \"time_incrementer:t_incrementer\|new_min_tens\[0\]\"" {  } { { "time_incrementer.vhd" "new_min_tens\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_tens\[0\] " "Net is fed by \"minute_controller:min_controller\|min_tens\[0\]\"" {  } { { "minute_controller.vhd" "min_tens\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_tens\[0\]~reg0 " "Net is fed by \"minute_controller:min_controller\|min_tens\[0\]~reg0\"" {  } { { "minute_controller.vhd" "min_tens\[0\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[0\] " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[0\]\"" {  } { { "minute_controller.vhd" "min_tens\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[0\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_tens\[0\]~reg0\"" {  } { { "minute_controller.vhd" "min_tens\[0\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128217 ""}  } { { "DigitalClock.vhd" "minute_tens\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "minute_tens\[0\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 74 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128217 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "minute_unit\[3\] minute_unit\[3\]~direct " "Net \"minute_unit\[3\]\", which fans out to \"minute_unit\[3\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_min_unit\[3\] " "Net is fed by \"time_incrementer:t_incrementer\|new_min_unit\[3\]\"" {  } { { "time_incrementer.vhd" "new_min_unit\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_unit\[3\] " "Net is fed by \"minute_controller:min_controller\|min_unit\[3\]\"" {  } { { "minute_controller.vhd" "min_unit\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_unit\[3\]~reg0 " "Net is fed by \"minute_controller:min_controller\|min_unit\[3\]~reg0\"" {  } { { "minute_controller.vhd" "min_unit\[3\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[3\] " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[3\]\"" {  } { { "minute_controller.vhd" "min_unit\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[3\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[3\]~reg0\"" {  } { { "minute_controller.vhd" "min_unit\[3\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""}  } { { "DigitalClock.vhd" "minute_unit\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "minute_unit\[3\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 75 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128218 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "minute_unit\[2\] minute_unit\[2\]~direct " "Net \"minute_unit\[2\]\", which fans out to \"minute_unit\[2\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_min_unit\[2\] " "Net is fed by \"time_incrementer:t_incrementer\|new_min_unit\[2\]\"" {  } { { "time_incrementer.vhd" "new_min_unit\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_unit\[2\] " "Net is fed by \"minute_controller:min_controller\|min_unit\[2\]\"" {  } { { "minute_controller.vhd" "min_unit\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_unit\[2\]~reg0 " "Net is fed by \"minute_controller:min_controller\|min_unit\[2\]~reg0\"" {  } { { "minute_controller.vhd" "min_unit\[2\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[2\] " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[2\]\"" {  } { { "minute_controller.vhd" "min_unit\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[2\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[2\]~reg0\"" {  } { { "minute_controller.vhd" "min_unit\[2\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""}  } { { "DigitalClock.vhd" "minute_unit\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "minute_unit\[2\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 75 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128218 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "minute_unit\[1\] minute_unit\[1\]~direct " "Net \"minute_unit\[1\]\", which fans out to \"minute_unit\[1\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_min_unit\[1\] " "Net is fed by \"time_incrementer:t_incrementer\|new_min_unit\[1\]\"" {  } { { "time_incrementer.vhd" "new_min_unit\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_unit\[1\] " "Net is fed by \"minute_controller:min_controller\|min_unit\[1\]\"" {  } { { "minute_controller.vhd" "min_unit\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_unit\[1\]~reg0 " "Net is fed by \"minute_controller:min_controller\|min_unit\[1\]~reg0\"" {  } { { "minute_controller.vhd" "min_unit\[1\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[1\] " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[1\]\"" {  } { { "minute_controller.vhd" "min_unit\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[1\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[1\]~reg0\"" {  } { { "minute_controller.vhd" "min_unit\[1\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""}  } { { "DigitalClock.vhd" "minute_unit\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "minute_unit\[1\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 75 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128218 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "minute_unit\[0\] minute_unit\[0\]~direct " "Net \"minute_unit\[0\]\", which fans out to \"minute_unit\[0\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_min_unit\[0\] " "Net is fed by \"time_incrementer:t_incrementer\|new_min_unit\[0\]\"" {  } { { "time_incrementer.vhd" "new_min_unit\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_unit\[0\] " "Net is fed by \"minute_controller:min_controller\|min_unit\[0\]\"" {  } { { "minute_controller.vhd" "min_unit\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "minute_controller:min_controller\|min_unit\[0\]~reg0 " "Net is fed by \"minute_controller:min_controller\|min_unit\[0\]~reg0\"" {  } { { "minute_controller.vhd" "min_unit\[0\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[0\] " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[0\]\"" {  } { { "minute_controller.vhd" "min_unit\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[0\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|minute_controller:min_controller\|min_unit\[0\]~reg0\"" {  } { { "minute_controller.vhd" "min_unit\[0\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/minute_controller.vhd" 19 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""}  } { { "DigitalClock.vhd" "minute_unit\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "minute_unit\[0\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 75 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128218 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "hour_tens\[3\] hour_tens\[3\]~direct " "Net \"hour_tens\[3\]\", which fans out to \"hour_tens\[3\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_hour_tens\[3\] " "Net is fed by \"time_incrementer:t_incrementer\|new_hour_tens\[3\]\"" {  } { { "time_incrementer.vhd" "new_hour_tens\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_tens\[3\] " "Net is fed by \"hour_controller:hr_controller\|hr_tens\[3\]\"" {  } { { "hour_controller.vhd" "hr_tens\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_tens\[3\]~reg0 " "Net is fed by \"hour_controller:hr_controller\|hr_tens\[3\]~reg0\"" {  } { { "hour_controller.vhd" "hr_tens\[3\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[3\] " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[3\]\"" {  } { { "hour_controller.vhd" "hr_tens\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[3\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[3\]~reg0\"" {  } { { "hour_controller.vhd" "hr_tens\[3\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128218 ""}  } { { "DigitalClock.vhd" "hour_tens\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "hour_tens\[3\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 72 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128218 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "hour_tens\[2\] hour_tens\[2\]~direct " "Net \"hour_tens\[2\]\", which fans out to \"hour_tens\[2\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_hour_tens\[2\] " "Net is fed by \"time_incrementer:t_incrementer\|new_hour_tens\[2\]\"" {  } { { "time_incrementer.vhd" "new_hour_tens\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_tens\[2\] " "Net is fed by \"hour_controller:hr_controller\|hr_tens\[2\]\"" {  } { { "hour_controller.vhd" "hr_tens\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_tens\[2\]~reg0 " "Net is fed by \"hour_controller:hr_controller\|hr_tens\[2\]~reg0\"" {  } { { "hour_controller.vhd" "hr_tens\[2\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[2\] " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[2\]\"" {  } { { "hour_controller.vhd" "hr_tens\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[2\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[2\]~reg0\"" {  } { { "hour_controller.vhd" "hr_tens\[2\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""}  } { { "DigitalClock.vhd" "hour_tens\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "hour_tens\[2\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 72 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128219 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "hour_tens\[1\] hour_tens\[1\]~direct " "Net \"hour_tens\[1\]\", which fans out to \"hour_tens\[1\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_hour_tens\[1\] " "Net is fed by \"time_incrementer:t_incrementer\|new_hour_tens\[1\]\"" {  } { { "time_incrementer.vhd" "new_hour_tens\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_tens\[1\] " "Net is fed by \"hour_controller:hr_controller\|hr_tens\[1\]\"" {  } { { "hour_controller.vhd" "hr_tens\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_tens\[1\]~reg0 " "Net is fed by \"hour_controller:hr_controller\|hr_tens\[1\]~reg0\"" {  } { { "hour_controller.vhd" "hr_tens\[1\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[1\] " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[1\]\"" {  } { { "hour_controller.vhd" "hr_tens\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[1\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[1\]~reg0\"" {  } { { "hour_controller.vhd" "hr_tens\[1\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""}  } { { "DigitalClock.vhd" "hour_tens\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "hour_tens\[1\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 72 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128219 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "hour_tens\[0\] hour_tens\[0\]~direct " "Net \"hour_tens\[0\]\", which fans out to \"hour_tens\[0\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_hour_tens\[0\] " "Net is fed by \"time_incrementer:t_incrementer\|new_hour_tens\[0\]\"" {  } { { "time_incrementer.vhd" "new_hour_tens\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_tens\[0\] " "Net is fed by \"hour_controller:hr_controller\|hr_tens\[0\]\"" {  } { { "hour_controller.vhd" "hr_tens\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_tens\[0\]~reg0 " "Net is fed by \"hour_controller:hr_controller\|hr_tens\[0\]~reg0\"" {  } { { "hour_controller.vhd" "hr_tens\[0\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[0\] " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[0\]\"" {  } { { "hour_controller.vhd" "hr_tens\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[0\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_tens\[0\]~reg0\"" {  } { { "hour_controller.vhd" "hr_tens\[0\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128219 ""}  } { { "DigitalClock.vhd" "hour_tens\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "hour_tens\[0\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 72 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128219 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "hour_unit\[3\] hour_unit\[3\]~direct " "Net \"hour_unit\[3\]\", which fans out to \"hour_unit\[3\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_hour_unit\[3\] " "Net is fed by \"time_incrementer:t_incrementer\|new_hour_unit\[3\]\"" {  } { { "time_incrementer.vhd" "new_hour_unit\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_unit\[3\] " "Net is fed by \"hour_controller:hr_controller\|hr_unit\[3\]\"" {  } { { "hour_controller.vhd" "hr_unit\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_unit\[3\]~reg0 " "Net is fed by \"hour_controller:hr_controller\|hr_unit\[3\]~reg0\"" {  } { { "hour_controller.vhd" "hr_unit\[3\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[3\] " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[3\]\"" {  } { { "hour_controller.vhd" "hr_unit\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[3\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[3\]~reg0\"" {  } { { "hour_controller.vhd" "hr_unit\[3\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""}  } { { "DigitalClock.vhd" "hour_unit\[3\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "hour_unit\[3\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 73 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128220 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "hour_unit\[2\] hour_unit\[2\]~direct " "Net \"hour_unit\[2\]\", which fans out to \"hour_unit\[2\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_hour_unit\[2\] " "Net is fed by \"time_incrementer:t_incrementer\|new_hour_unit\[2\]\"" {  } { { "time_incrementer.vhd" "new_hour_unit\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_unit\[2\] " "Net is fed by \"hour_controller:hr_controller\|hr_unit\[2\]\"" {  } { { "hour_controller.vhd" "hr_unit\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_unit\[2\]~reg0 " "Net is fed by \"hour_controller:hr_controller\|hr_unit\[2\]~reg0\"" {  } { { "hour_controller.vhd" "hr_unit\[2\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[2\] " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[2\]\"" {  } { { "hour_controller.vhd" "hr_unit\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[2\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[2\]~reg0\"" {  } { { "hour_controller.vhd" "hr_unit\[2\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""}  } { { "DigitalClock.vhd" "hour_unit\[2\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "hour_unit\[2\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 73 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128220 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "hour_unit\[1\] hour_unit\[1\]~direct " "Net \"hour_unit\[1\]\", which fans out to \"hour_unit\[1\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_hour_unit\[1\] " "Net is fed by \"time_incrementer:t_incrementer\|new_hour_unit\[1\]\"" {  } { { "time_incrementer.vhd" "new_hour_unit\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_unit\[1\] " "Net is fed by \"hour_controller:hr_controller\|hr_unit\[1\]\"" {  } { { "hour_controller.vhd" "hr_unit\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_unit\[1\]~reg0 " "Net is fed by \"hour_controller:hr_controller\|hr_unit\[1\]~reg0\"" {  } { { "hour_controller.vhd" "hr_unit\[1\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[1\] " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[1\]\"" {  } { { "hour_controller.vhd" "hr_unit\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[1\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[1\]~reg0\"" {  } { { "hour_controller.vhd" "hr_unit\[1\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128220 ""}  } { { "DigitalClock.vhd" "hour_unit\[1\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "hour_unit\[1\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 73 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128220 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "hour_unit\[0\] hour_unit\[0\]~direct " "Net \"hour_unit\[0\]\", which fans out to \"hour_unit\[0\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|new_hour_unit\[0\] " "Net is fed by \"time_incrementer:t_incrementer\|new_hour_unit\[0\]\"" {  } { { "time_incrementer.vhd" "new_hour_unit\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/time_incrementer.vhd" 8 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128221 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_unit\[0\] " "Net is fed by \"hour_controller:hr_controller\|hr_unit\[0\]\"" {  } { { "hour_controller.vhd" "hr_unit\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128221 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hour_controller:hr_controller\|hr_unit\[0\]~reg0 " "Net is fed by \"hour_controller:hr_controller\|hr_unit\[0\]~reg0\"" {  } { { "hour_controller.vhd" "hr_unit\[0\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128221 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[0\] " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[0\]\"" {  } { { "hour_controller.vhd" "hr_unit\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128221 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[0\]~reg0 " "Net is fed by \"time_incrementer:t_incrementer\|hour_controller:hr_controller\|hr_unit\[0\]~reg0\"" {  } { { "hour_controller.vhd" "hr_unit\[0\]~reg0" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/hour_controller.vhd" 16 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1693100128221 ""}  } { { "DigitalClock.vhd" "hour_unit\[0\]" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 64 -1 0 } } { "DigitalClock.vhd" "hour_unit\[0\]~direct" { Text "C:/Users/USER/Desktop/FPGA_Practice/DigitalClock/DigitalClock.vhd" 73 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1693100128221 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693100128331 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 27 02:35:28 2023 " "Processing ended: Sun Aug 27 02:35:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693100128331 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693100128331 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693100128331 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693100128331 ""}
