# do gcd_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/daniel.f2005/QUARTUS/ELD-II/AVALIACAO/gcd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:18:35 on Aug 26,2024
# vcom -reportprogress 300 -93 -work work /home/daniel.f2005/QUARTUS/ELD-II/AVALIACAO/gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture slow_arch of gcd
# -- Compiling architecture fast_arch of gcd
# -- Loading entity gcd
# -- Compiling architecture fastest_arch of gcd
# -- Loading entity gcd
# -- Compiling architecture euclides_arch of gcd
# -- Loading entity gcd
# -- Compiling configuration ifsc
# -- Loading entity gcd
# -- Loading architecture euclides_arch of gcd
# End time: 09:18:35 on Aug 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.gcd(euclides_arch)
# vsim work.gcd(euclides_arch) 
# Start time: 09:18:59 on Aug 26,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-27-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.gcd(euclides_arch)
add wave -position end  sim:/gcd/state_reg
add wave -position end  sim:/gcd/state_next
add wave -position end  sim:/gcd/start
add wave -position end  sim:/gcd/reset
add wave -position end  sim:/gcd/ready
add wave -position end  sim:/gcd/r
add wave -position end  sim:/gcd/clk
add wave -position end  sim:/gcd/b_reg
add wave -position end  sim:/gcd/b_next
add wave -position end  sim:/gcd/b_in
add wave -position end  sim:/gcd/a_reg
add wave -position end  sim:/gcd/a_next
add wave -position end  sim:/gcd/a_in
force -freeze sim:/gcd/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/gcd/reset 1 0
force -freeze sim:/gcd/reset 1 0, 0 20
force -freeze sim:/gcd/start 0 0
force -freeze sim:/gcd/a_in 10#28\] 0
# Invalid decimal digit: \.
# ** UI-Msg: (vsim-4011) Invalid force value: 10#28\] 0.
# 
force -freeze sim:/gcd/a_in 10#28 0
force -freeze sim:/gcd/b_in 10#16 0
run
force -freeze sim:/gcd/start 1 0
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/daniel.f2005/QUARTUS/ELD-II/AVALIACAO/simulation/modelsim/wave3.do
do tb_Euclides.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:25:02 on Aug 26,2024
# vcom -reportprogress 300 -93 -work work /home/daniel.f2005/QUARTUS/ELD-II/AVALIACAO/gcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gcd
# -- Compiling architecture slow_arch of gcd
# -- Compiling architecture fast_arch of gcd
# -- Loading entity gcd
# -- Compiling architecture fastest_arch of gcd
# -- Loading entity gcd
# -- Compiling architecture euclides_arch of gcd
# -- Loading entity gcd
# -- Compiling configuration ifsc
# -- Loading entity gcd
# -- Loading architecture euclides_arch of gcd
# End time: 09:25:02 on Aug 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:25:07 on Aug 26,2024, Elapsed time: 0:06:08
# Errors: 0, Warnings: 0
# vsim work.gcd(euclides_arch) 
# Start time: 09:25:07 on Aug 26,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.gcd(euclides_arch)
# End time: 09:25:34 on Aug 26,2024, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
