

================================================================
== Vitis HLS Report for 'fir_Pipeline_Shift_Accum_Loop'
================================================================
* Date:           Mon Apr  3 14:38:02 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_Q2
* Solution:       II_4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      512|      512|         4|          4|          4|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     41|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    104|    -|
|Register         |        -|    -|     108|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     108|    224|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_5s_8s_13_1_1_U1  |mul_5s_8s_13_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                          Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_Pipeline_Shift_Accum_Loop_fir_int_int_c_ROM_AUTO_1R  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |shift_reg_V_U    |fir_Pipeline_Shift_Accum_Loop_shift_reg_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|    8|     1|         1024|
    +-----------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                         |        2|  0|   0|    0|   256|   40|     2|         5120|
    +-----------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_203_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln28_fu_190_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln33_fu_159_p2   |         +|   0|  0|  14|           7|           2|
    |icmp_ln29_fu_153_p2  |      icmp|   0|  0|  11|           8|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  79|          55|          37|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |acc_fu_50                            |   9|          2|   32|         64|
    |ap_NS_fsm                            |  25|          5|    1|          5|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_mul_pn_reg_114  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1                 |   9|          2|    8|         16|
    |i_fu_54                              |   9|          2|    8|         16|
    |shift_reg_V_address0                 |  20|          4|    7|         28|
    |shift_reg_V_d0                       |  14|          3|    8|         24|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 104|         22|   97|        219|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |acc_fu_50                            |  32|   0|   32|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_mul_pn_reg_114  |  32|   0|   32|          0|
    |i_1_reg_238                          |   8|   0|    8|          0|
    |i_fu_54                              |   8|   0|    8|          0|
    |icmp_ln29_reg_252                    |   1|   0|    1|          0|
    |shift_reg_V_load_reg_266             |   8|   0|    8|          0|
    |tmp_reg_243                          |   1|   0|    1|          0|
    |trunc_ln1679_reg_271                 |   5|   0|    5|          0|
    |zext_ln28_reg_247                    |   8|   0|   64|         56|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 108|   0|  164|         56|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|mul             |   in|   32|     ap_none|                            mul|        scalar|
|conv2_i_i       |   in|    8|     ap_none|                      conv2_i_i|        scalar|
|acc_out         |  out|   32|      ap_vld|                        acc_out|       pointer|
|acc_out_ap_vld  |  out|    1|      ap_vld|                        acc_out|       pointer|
+----------------+-----+-----+------------+-------------------------------+--------------+

