{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638892866630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638892866635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 10:01:06 2021 " "Processing started: Tue Dec 07 10:01:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638892866635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638892866635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProj -c FinalProj " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProj -c FinalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638892866635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638892866989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638892866989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalproj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProj " "Found entity 1: FinalProj" {  } { { "FinalProj.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/FinalProj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638892871488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638892871488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProj " "Elaborating entity \"FinalProj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638892871691 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcdandssd.bdf 1 1 " "Using design file bcdandssd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcdANDssd " "Found entity 1: bcdANDssd" {  } { { "bcdandssd.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/bcdandssd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638892871832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638892871832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdANDssd bcdANDssd:inst1 " "Elaborating entity \"bcdANDssd\" for hierarchy \"bcdANDssd:inst1\"" {  } { { "FinalProj.bdf" "inst1" { Schematic "U:/CPRE281/FinalProj/Final/Version2/FinalProj.bdf" { { 248 904 1048 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892871832 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/FinalProj/Final/Version2/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638892872004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638892872004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder bcdANDssd:inst1\|seven_seg_decoder:inst1 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"bcdANDssd:inst1\|seven_seg_decoder:inst1\"" {  } { { "bcdandssd.bdf" "inst1" { Schematic "U:/CPRE281/FinalProj/Final/Version2/bcdandssd.bdf" { { 344 680 800 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892872004 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_converter.v 1 1 " "Using design file bcd_converter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "U:/CPRE281/FinalProj/Final/Version2/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638892872129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638892872129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter bcdANDssd:inst1\|bcd_converter:inst3 " "Elaborating entity \"bcd_converter\" for hierarchy \"bcdANDssd:inst1\|bcd_converter:inst3\"" {  } { { "bcdandssd.bdf" "inst3" { Schematic "U:/CPRE281/FinalProj/Final/Version2/bcdandssd.bdf" { { 224 464 600 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892872129 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.bdf 1 1 " "Using design file regfile.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638892872254 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638892872254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst\"" {  } { { "FinalProj.bdf" "inst" { Schematic "U:/CPRE281/FinalProj/Final/Version2/FinalProj.bdf" { { 344 560 776 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892872254 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8to1.bdf 1 1 " "Using design file mux8to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/mux8to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638892872394 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638892872394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 regfile:inst\|mux8to1:inst9 " "Elaborating entity \"mux8to1\" for hierarchy \"regfile:inst\|mux8to1:inst9\"" {  } { { "regfile.bdf" "inst9" { Schematic "U:/CPRE281/FinalProj/Final/Version2/regfile.bdf" { { 632 384 576 840 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892872394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX regfile:inst\|mux8to1:inst9\|BUSMUX:inst9 " "Elaborating entity \"BUSMUX\" for hierarchy \"regfile:inst\|mux8to1:inst9\|BUSMUX:inst9\"" {  } { { "mux8to1.bdf" "inst9" { Schematic "U:/CPRE281/FinalProj/Final/Version2/mux8to1.bdf" { { 440 896 1008 528 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892872472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst\|mux8to1:inst9\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"regfile:inst\|mux8to1:inst9\|BUSMUX:inst9\"" {  } { { "mux8to1.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/mux8to1.bdf" { { 440 896 1008 528 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892872503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst\|mux8to1:inst9\|BUSMUX:inst9 " "Instantiated megafunction \"regfile:inst\|mux8to1:inst9\|BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638892872503 ""}  } { { "mux8to1.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/mux8to1.bdf" { { 440 896 1008 528 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638892872503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux regfile:inst\|mux8to1:inst9\|BUSMUX:inst9\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"regfile:inst\|mux8to1:inst9\|BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892872519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "regfile:inst\|mux8to1:inst9\|BUSMUX:inst9\|lpm_mux:\$00000 regfile:inst\|mux8to1:inst9\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"regfile:inst\|mux8to1:inst9\|BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"regfile:inst\|mux8to1:inst9\|BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "mux8to1.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/mux8to1.bdf" { { 440 896 1008 528 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892872551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "U:/CPRE281/FinalProj/Final/Version2/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638892872660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638892872660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc regfile:inst\|mux8to1:inst9\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"regfile:inst\|mux8to1:inst9\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892872660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4b.bdf 1 1 " "Using design file reg4b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4b " "Found entity 1: reg4b" {  } { { "reg4b.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/reg4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638892872872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638892872872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4b regfile:inst\|reg4b:inst7 " "Elaborating entity \"reg4b\" for hierarchy \"regfile:inst\|reg4b:inst7\"" {  } { { "regfile.bdf" "inst7" { Schematic "U:/CPRE281/FinalProj/Final/Version2/regfile.bdf" { { 256 2160 2304 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892872888 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638892873013 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638892873013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:inst\|reg4b:inst7\|register:inst3 " "Elaborating entity \"register\" for hierarchy \"regfile:inst\|reg4b:inst7\|register:inst3\"" {  } { { "reg4b.bdf" "inst3" { Schematic "U:/CPRE281/FinalProj/Final/Version2/reg4b.bdf" { { 272 968 1064 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892873013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3\"" {  } { { "register.bdf" "inst3" { Schematic "U:/CPRE281/FinalProj/Final/Version2/register.bdf" { { 296 464 576 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892873044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/register.bdf" { { 296 464 576 384 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892873059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3 " "Instantiated megafunction \"regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638892873059 ""}  } { { "register.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/register.bdf" { { 296 464 576 384 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638892873059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892873075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3\|lpm_mux:\$00000 regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "register.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/register.bdf" { { 296 464 576 384 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892873091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/FinalProj/Final/Version2/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638892873184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638892873184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"regfile:inst\|reg4b:inst7\|register:inst3\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892873184 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec3to8.bdf 1 1 " "Using design file dec3to8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/dec3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638892873372 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638892873372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 regfile:inst\|dec3to8:inst8 " "Elaborating entity \"dec3to8\" for hierarchy \"regfile:inst\|dec3to8:inst8\"" {  } { { "regfile.bdf" "inst8" { Schematic "U:/CPRE281/FinalProj/Final/Version2/regfile.bdf" { { 96 88 184 288 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892873372 ""}
{ "Warning" "WSGN_SEARCH_FILE" "readfsm.bdf 1 1 " "Using design file readfsm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 readFSM " "Found entity 1: readFSM" {  } { { "readfsm.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/readfsm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638892873918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638892873918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readFSM readFSM:inst2 " "Elaborating entity \"readFSM\" for hierarchy \"readFSM:inst2\"" {  } { { "FinalProj.bdf" "inst2" { Schematic "U:/CPRE281/FinalProj/Final/Version2/FinalProj.bdf" { { 424 280 432 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892873918 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "readfsm.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/readfsm.bdf" { { 216 864 896 248 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1638892873950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF2 readFSM:inst2\|DFF2:inst " "Elaborating entity \"DFF2\" for hierarchy \"readFSM:inst2\|DFF2:inst\"" {  } { { "readfsm.bdf" "inst" { Schematic "U:/CPRE281/FinalProj/Final/Version2/readfsm.bdf" { { 216 624 728 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892873981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "readFSM:inst2\|DFF2:inst " "Elaborated megafunction instantiation \"readFSM:inst2\|DFF2:inst\"" {  } { { "readfsm.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/readfsm.bdf" { { 216 624 728 312 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892873996 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssdA\[6\] VCC " "Pin \"ssdA\[6\]\" is stuck at VCC" {  } { { "FinalProj.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/FinalProj.bdf" { { 272 1072 1248 288 "ssdA\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638892874559 "|FinalProj|ssdA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssdA\[2\] GND " "Pin \"ssdA\[2\]\" is stuck at GND" {  } { { "FinalProj.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/FinalProj.bdf" { { 272 1072 1248 288 "ssdA\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638892874559 "|FinalProj|ssdA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssdA\[1\] GND " "Pin \"ssdA\[1\]\" is stuck at GND" {  } { { "FinalProj.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/FinalProj.bdf" { { 272 1072 1248 288 "ssdA\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638892874559 "|FinalProj|ssdA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssdC\[6\] VCC " "Pin \"ssdC\[6\]\" is stuck at VCC" {  } { { "FinalProj.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/FinalProj.bdf" { { 368 1072 1248 384 "ssdC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638892874559 "|FinalProj|ssdC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssdC\[2\] GND " "Pin \"ssdC\[2\]\" is stuck at GND" {  } { { "FinalProj.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/FinalProj.bdf" { { 368 1072 1248 384 "ssdC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638892874559 "|FinalProj|ssdC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssdC\[1\] GND " "Pin \"ssdC\[1\]\" is stuck at GND" {  } { { "FinalProj.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/FinalProj.bdf" { { 368 1072 1248 384 "ssdC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638892874559 "|FinalProj|ssdC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATE\[2\] GND " "Pin \"STATE\[2\]\" is stuck at GND" {  } { { "FinalProj.bdf" "" { Schematic "U:/CPRE281/FinalProj/Final/Version2/FinalProj.bdf" { { 560 560 736 576 "STATE\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638892874559 "|FinalProj|STATE[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638892874559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638892874590 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638892874793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638892875231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638892875231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638892875559 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638892875559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638892875559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638892875559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638892875668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 10:01:15 2021 " "Processing ended: Tue Dec 07 10:01:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638892875668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638892875668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638892875668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638892875668 ""}
