INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:43:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 buffer32/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer15/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.646ns (16.920%)  route 3.172ns (83.080%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=885, unset)          0.508     0.508    buffer32/clk
                         FDRE                                         r  buffer32/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer32/outputValid_reg/Q
                         net (fo=14, unplaced)        0.467     1.201    buffer32/buffer32_outs_valid
                         LUT5 (Prop_lut5_I0_O)        0.119     1.320 r  buffer32/memEnd_valid_i_4__0/O
                         net (fo=8, unplaced)         0.415     1.735    buffer32/outputValid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.778 r  buffer32/fullReg_i_3__4/O
                         net (fo=11, unplaced)        0.423     2.201    control_merge0/fork_valid/generateBlocks[1].regblock/fullReg_reg_3
                         LUT5 (Prop_lut5_I2_O)        0.043     2.244 f  control_merge0/fork_valid/generateBlocks[1].regblock/fullReg_i_2__15/O
                         net (fo=38, unplaced)        0.319     2.563    buffer6/control/transmitValue_i_13
                         LUT6 (Prop_lut6_I1_O)        0.043     2.606 f  buffer6/control/transmitValue_i_4__5/O
                         net (fo=3, unplaced)         0.262     2.868    buffer20/fifo/fullReg_reg
                         LUT6 (Prop_lut6_I5_O)        0.043     2.911 r  buffer20/fifo/transmitValue_i_13/O
                         net (fo=1, unplaced)         0.377     3.288    fork9/control/generateBlocks[6].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.043     3.331 r  fork9/control/generateBlocks[6].regblock/transmitValue_i_6/O
                         net (fo=3, unplaced)         0.352     3.683    buffer33/control/transmitValue_reg_12
                         LUT6 (Prop_lut6_I1_O)        0.043     3.726 f  buffer33/control/fullReg_i_4__9/O
                         net (fo=6, unplaced)         0.276     4.002    buffer15/control/outs_reg[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.045 r  buffer15/control/dataReg[6]_i_1/O
                         net (fo=7, unplaced)         0.281     4.326    buffer15/regEnable
                         FDRE                                         r  buffer15/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=885, unset)          0.483     4.683    buffer15/clk
                         FDRE                                         r  buffer15/dataReg_reg[0]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.455    buffer15/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  0.129    




