Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue Oct 15 10:05:21 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.391        0.000                      0                   55        0.231        0.000                      0                   55        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.391        0.000                      0                   55        0.231        0.000                      0                   55        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.076ns (26.125%)  route 3.043ns (73.875%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  cd_count_reg[5]/Q
                         net (fo=2, routed)           0.881     6.712    cd_count_reg[5]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.836 r  cd_count[0]_i_8/O
                         net (fo=1, routed)           0.418     7.254    cd_count[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  cd_count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.795    cd_count[0]_i_7_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.919 r  cd_count[0]_i_6/O
                         net (fo=1, routed)           0.425     8.344    cd_count[0]_i_6_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.468 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.173     8.641    cd_count[0]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.765 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.729     9.494    cd_count[0]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  cd_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563    12.921    clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  cd_count_reg[24]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X43Y56         FDRE (Setup_fdre_C_R)       -0.429    12.885    cd_count_reg[24]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.076ns (26.125%)  route 3.043ns (73.875%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  cd_count_reg[5]/Q
                         net (fo=2, routed)           0.881     6.712    cd_count_reg[5]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.836 r  cd_count[0]_i_8/O
                         net (fo=1, routed)           0.418     7.254    cd_count[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  cd_count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.795    cd_count[0]_i_7_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.919 r  cd_count[0]_i_6/O
                         net (fo=1, routed)           0.425     8.344    cd_count[0]_i_6_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.468 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.173     8.641    cd_count[0]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.765 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.729     9.494    cd_count[0]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  cd_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563    12.921    clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  cd_count_reg[25]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X43Y56         FDRE (Setup_fdre_C_R)       -0.429    12.885    cd_count_reg[25]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.076ns (26.125%)  route 3.043ns (73.875%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  cd_count_reg[5]/Q
                         net (fo=2, routed)           0.881     6.712    cd_count_reg[5]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.836 r  cd_count[0]_i_8/O
                         net (fo=1, routed)           0.418     7.254    cd_count[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  cd_count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.795    cd_count[0]_i_7_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.919 r  cd_count[0]_i_6/O
                         net (fo=1, routed)           0.425     8.344    cd_count[0]_i_6_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.468 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.173     8.641    cd_count[0]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.765 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.729     9.494    cd_count[0]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  cd_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563    12.921    clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  cd_count_reg[26]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X43Y56         FDRE (Setup_fdre_C_R)       -0.429    12.885    cd_count_reg[26]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.076ns (26.231%)  route 3.026ns (73.769%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  cd_count_reg[5]/Q
                         net (fo=2, routed)           0.881     6.712    cd_count_reg[5]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.836 r  cd_count[0]_i_8/O
                         net (fo=1, routed)           0.418     7.254    cd_count[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  cd_count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.795    cd_count[0]_i_7_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.919 r  cd_count[0]_i_6/O
                         net (fo=1, routed)           0.425     8.344    cd_count[0]_i_6_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.468 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.173     8.641    cd_count[0]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.765 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.713     9.477    cd_count[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563    12.921    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[16]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X43Y54         FDRE (Setup_fdre_C_R)       -0.429    12.885    cd_count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.076ns (26.231%)  route 3.026ns (73.769%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  cd_count_reg[5]/Q
                         net (fo=2, routed)           0.881     6.712    cd_count_reg[5]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.836 r  cd_count[0]_i_8/O
                         net (fo=1, routed)           0.418     7.254    cd_count[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  cd_count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.795    cd_count[0]_i_7_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.919 r  cd_count[0]_i_6/O
                         net (fo=1, routed)           0.425     8.344    cd_count[0]_i_6_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.468 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.173     8.641    cd_count[0]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.765 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.713     9.477    cd_count[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563    12.921    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[17]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X43Y54         FDRE (Setup_fdre_C_R)       -0.429    12.885    cd_count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.076ns (26.231%)  route 3.026ns (73.769%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  cd_count_reg[5]/Q
                         net (fo=2, routed)           0.881     6.712    cd_count_reg[5]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.836 r  cd_count[0]_i_8/O
                         net (fo=1, routed)           0.418     7.254    cd_count[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  cd_count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.795    cd_count[0]_i_7_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.919 r  cd_count[0]_i_6/O
                         net (fo=1, routed)           0.425     8.344    cd_count[0]_i_6_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.468 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.173     8.641    cd_count[0]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.765 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.713     9.477    cd_count[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563    12.921    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[18]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X43Y54         FDRE (Setup_fdre_C_R)       -0.429    12.885    cd_count_reg[18]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.076ns (26.231%)  route 3.026ns (73.769%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  cd_count_reg[5]/Q
                         net (fo=2, routed)           0.881     6.712    cd_count_reg[5]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.836 r  cd_count[0]_i_8/O
                         net (fo=1, routed)           0.418     7.254    cd_count[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  cd_count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.795    cd_count[0]_i_7_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.919 r  cd_count[0]_i_6/O
                         net (fo=1, routed)           0.425     8.344    cd_count[0]_i_6_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.468 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.173     8.641    cd_count[0]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.765 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.713     9.477    cd_count[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563    12.921    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[19]/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X43Y54         FDRE (Setup_fdre_C_R)       -0.429    12.885    cd_count_reg[19]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.076ns (26.359%)  route 3.006ns (73.641%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  cd_count_reg[5]/Q
                         net (fo=2, routed)           0.881     6.712    cd_count_reg[5]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.836 r  cd_count[0]_i_8/O
                         net (fo=1, routed)           0.418     7.254    cd_count[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  cd_count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.795    cd_count[0]_i_7_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.919 r  cd_count[0]_i_6/O
                         net (fo=1, routed)           0.425     8.344    cd_count[0]_i_6_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.468 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.173     8.641    cd_count[0]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.765 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.693     9.457    cd_count[0]_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  cd_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    12.922    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  cd_count_reg[0]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X43Y50         FDRE (Setup_fdre_C_R)       -0.429    12.886    cd_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.076ns (26.359%)  route 3.006ns (73.641%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  cd_count_reg[5]/Q
                         net (fo=2, routed)           0.881     6.712    cd_count_reg[5]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.836 r  cd_count[0]_i_8/O
                         net (fo=1, routed)           0.418     7.254    cd_count[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  cd_count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.795    cd_count[0]_i_7_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.919 r  cd_count[0]_i_6/O
                         net (fo=1, routed)           0.425     8.344    cd_count[0]_i_6_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.468 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.173     8.641    cd_count[0]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.765 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.693     9.457    cd_count[0]_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  cd_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    12.922    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  cd_count_reg[1]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X43Y50         FDRE (Setup_fdre_C_R)       -0.429    12.886    cd_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 cd_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.076ns (26.359%)  route 3.006ns (73.641%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.741     5.375    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.831 r  cd_count_reg[5]/Q
                         net (fo=2, routed)           0.881     6.712    cd_count_reg[5]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.836 r  cd_count[0]_i_8/O
                         net (fo=1, routed)           0.418     7.254    cd_count[0]_i_8_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.378 r  cd_count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.795    cd_count[0]_i_7_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.919 r  cd_count[0]_i_6/O
                         net (fo=1, routed)           0.425     8.344    cd_count[0]_i_6_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.468 f  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.173     8.641    cd_count[0]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.765 r  cd_count[0]_i_1/O
                         net (fo=27, routed)          0.693     9.457    cd_count[0]_i_1_n_0
    SLICE_X43Y50         FDRE                                         r  cd_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    12.922    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  cd_count_reg[2]/C
                         clock pessimism              0.429    13.350    
                         clock uncertainty           -0.035    13.315    
    SLICE_X43Y50         FDRE (Setup_fdre_C_R)       -0.429    12.886    cd_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  3.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cd_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.466    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  cd_count_reg[17]/Q
                         net (fo=2, routed)           0.066     1.673    cd_count_reg[17]
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.718 r  cd_count[0]_i_3/O
                         net (fo=2, routed)           0.067     1.785    cd_count[0]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  led_state_i_1/O
                         net (fo=1, routed)           0.000     1.830    led_state_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  led_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_state_reg/C
                         clock pessimism             -0.504     1.479    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.120     1.599    led_state_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cd_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.466    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cd_count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.724    cd_count_reg[19]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  cd_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    cd_count_reg[16]_i_1_n_4
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[19]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.105     1.571    cd_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cd_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.466    clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  cd_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cd_count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.724    cd_count_reg[15]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  cd_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    cd_count_reg[12]_i_1_n_4
    SLICE_X43Y53         FDRE                                         r  cd_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  cd_count_reg[15]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.105     1.571    cd_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cd_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  cd_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  cd_count_reg[3]/Q
                         net (fo=2, routed)           0.117     1.725    cd_count_reg[3]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  cd_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.833    cd_count_reg[0]_i_2_n_4
    SLICE_X43Y50         FDRE                                         r  cd_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  cd_count_reg[3]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.572    cd_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cd_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.466    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  cd_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cd_count_reg[23]/Q
                         net (fo=3, routed)           0.118     1.725    cd_count_reg[23]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  cd_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    cd_count_reg[20]_i_1_n_4
    SLICE_X43Y55         FDRE                                         r  cd_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  cd_count_reg[23]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.105     1.571    cd_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cd_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  cd_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  cd_count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.728    cd_count_reg[11]
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  cd_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    cd_count_reg[8]_i_1_n_4
    SLICE_X43Y52         FDRE                                         r  cd_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  cd_count_reg[11]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.105     1.572    cd_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cd_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  cd_count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.728    cd_count_reg[7]
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  cd_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    cd_count_reg[4]_i_1_n_4
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  cd_count_reg[7]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.572    cd_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cd_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.466    clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  cd_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cd_count_reg[12]/Q
                         net (fo=2, routed)           0.114     1.721    cd_count_reg[12]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  cd_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    cd_count_reg[12]_i_1_n_7
    SLICE_X43Y53         FDRE                                         r  cd_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  cd_count_reg[12]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.105     1.571    cd_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cd_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.467    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  cd_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  cd_count_reg[8]/Q
                         net (fo=2, routed)           0.114     1.722    cd_count_reg[8]
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  cd_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    cd_count_reg[8]_i_1_n_7
    SLICE_X43Y52         FDRE                                         r  cd_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.984    clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  cd_count_reg[8]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.105     1.572    cd_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cd_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cd_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.466    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cd_count_reg[16]/Q
                         net (fo=2, routed)           0.114     1.721    cd_count_reg[16]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  cd_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    cd_count_reg[16]_i_1_n_7
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.983    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  cd_count_reg[16]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.105     1.571    cd_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y50    cd_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y52    cd_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y52    cd_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y53    cd_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y53    cd_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y53    cd_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y53    cd_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y54    cd_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y54    cd_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    cd_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    cd_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    cd_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    cd_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    cd_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    cd_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y53    cd_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y53    cd_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y53    cd_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y53    cd_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    cd_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    cd_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    cd_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    cd_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    cd_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    cd_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y53    cd_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y53    cd_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y53    cd_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y53    cd_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 4.452ns (63.664%)  route 2.541ns (36.336%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     5.892 f  led_state_reg/Q
                         net (fo=2, routed)           0.869     6.762    led_state
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.157     6.919 r  led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     8.590    led_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.777    12.367 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    12.367    led
    L15                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.531ns (71.774%)  route 0.602ns (28.226%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.466    clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  led_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  led_state_reg/Q
                         net (fo=2, routed)           0.261     1.892    led_state
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.046     1.938 r  led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.340     2.278    led_OBUF
    L15                  OBUF (Prop_obuf_I_O)         1.321     3.599 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.599    led
    L15                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





