xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Feb 09, 2021 at 10:38:53 CST
xrun
	-64bit
	-gui
	-access r
	-xmelab_args "-warnmax 0 -delay_mode zero -maxdelays"
	./lib/mux_n.v
	./lib/nor_gate.v
	./lib/not_gate_n.v
	./lib/not_gate.v
	./lib/and_gate.v
	./lib/or_gate_32.v
	./lib/or_gate.v
	./lib/dec_n.v
	./lib/dffr.v
	./lib/xnor_gate.v
	./lib/dff.v
	./lib/mux_32.v
	./lib/xor_gate.v
	./lib/mux.v
	./lib/alu_32.v
	./lib/EX_stage.v
	./lib/ALUctrl.v
	./lib/Extender.v
	./lib/alu_msb.v
	./lib/forwarding_ex.v
	./lib/srl.v
	./lib/alu_unit.v
	./lib/full_alu.v
	./lib/and_6.v
	./lib/ifecth.v
	./lib/Control_signal.v
	./lib/IF_stage.v
	./lib/PC.v
	./lib/WB_stage.v
	./lib/readReg.v
	./lib/write32.v
	./lib/Mem_stage.v
	./lib/RegisterFiles.v
	./lib/writeReg.v
	./lib/sll.v
	./lib/slt_sltu.v
	./lib/CPU.v
	./lib/control.v
	./lib/JumpBranch.v
	./lib/sram_dummy.v
	./test/CPU_tb.v
Recompiling... reason: file './lib/EX_stage.v' is newer than expected.
	expected: Sat Jan 30 19:32:10 2021
	actual:   Tue Feb  9 10:38:39 2021
file: ./lib/EX_stage.v
	module worklib.EX_stage:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
   EX_stage cpu_ex (.clk(clk), .A(rs1_ex), .B(alu_input_new), .Op(ALUop_ex), .Carryout(Carryout), .Overflow(Overflow), .Zero(Zero), .Result(Result), 
                 |
xmelab: *W,CUVWSP (./lib/CPU.v,123|17): 2 output ports were not connected:
xmelab: (./lib/EX_stage.v,1): immed_ex
xmelab: (./lib/EX_stage.v,1): opcode_ex

   EX_stage cpu_ex (.clk(clk), .A(rs1_ex), .B(alu_input_new), .Op(ALUop_ex), .Carryout(Carryout), .Overflow(Overflow), .Zero(Zero), .Result(Result), 
                 |
xmelab: *W,CUVWSI (./lib/CPU.v,123|17): 3 input ports were not connected:
xmelab: (./lib/EX_stage.v,1): immed
xmelab: (./lib/EX_stage.v,1): opcode
xmelab: (./lib/EX_stage.v,1): Branch

		Caching library 'worklib' ....... Done
	Top level design units:
		nor_gate
		dffr
		Control
		slt_sltu
		CPU_tb
                    .rs(rs1_sel_ex),.rt(rs2_sel_ex), .ALUSrc(ALUSrc), .towrite_mem(RegDst_mem), .result_mem(result_wb), .valid(valid),
                                                                                                                    |
xmelab: *W,CUVMPW (./lib/CPU.v,128|116): port sizes differ in port connection (1/32).
   Mem_stage cpu_mem (.clk(clk),.cs(1'b1),.oe(1'b1),.we(MemWrite_mem),.addr(Result),.din(mem_store_data_mem),.dout(Memread), .dout_mem(mem_data_mem), .result_mem(result_wb), 
                                                                                                                                                                          |
xmelab: *W,CUVMPW (./lib/CPU.v,134|170): port sizes differ in port connection (1/32).
   WB_stage cpu_wb (.MemtoReg(MemtoReg_wb), .Result(result_wb), .Memread(Memread), .wDin(data_wb));
                                                            |
xmelab: *W,CUVMPW (./lib/CPU.v,140|60): port sizes differ in port connection (1/32).
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
		    .RegWrite_ex(RegWrite_mem),.MemWrite_ex(MemWrite_mem), .towrite_ex(RegDst_mem), 
		                                                       |
xmelab: *W,CSINFI (./lib/CPU.v,126|57): implicit wire has no fanin (CPU_tb.scp.MemWrite_mem).
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                Instances  Unique
		Modules:             2354      42
		Resolved nets:          0       1
		Registers:           1597      54
		Scalar wires:        2160       -
		Expanded wires:      1371      50
		Vectored wires:       184       -
		Always blocks:       1553      12
		Initial blocks:        10      10
		Cont. assignments:     38      52
		Pseudo assignments:    25      24
	Writing initial simulation snapshot: worklib.nor_gate:v
