# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab7_ek
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# Compile of AI_Prototype_tb.sv was successful.
# Compile of AI_Prototype.sv was successful.
# 19 compiles, 0 failed with no errors.
# Load canceled
# Compile of CIPHER_tb.sv failed with 8 errors.
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# Compile of AI_Prototype_tb.sv was successful.
# Compile of AI_Prototype.sv was successful.
# Compile of CIPHER_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
vsim -gui work.CIPHER_tb -voptargs=+acc
# vsim -gui work.CIPHER_tb -voptargs="+acc" 
# Start time: 15:53:15 on Oct 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "CIPHER(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.CIPHER_tb(fast)
# Loading work.CIPHER(fast)
add wave -position insertpoint  \
sim:/CIPHER_tb/cipherComplete \
sim:/CIPHER_tb/clk \
sim:/CIPHER_tb/incrementRound \
sim:/CIPHER_tb/keyUpdate \
sim:/CIPHER_tb/load \
sim:/CIPHER_tb/operation \
sim:/CIPHER_tb/reset \
sim:/CIPHER_tb/round
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ekendrick  Hostname: 6CJZ0R3  ProcessID: 10696
#           Attempting to use alternate WLF file "./wlftc0z1j8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc0z1j8
run 200
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.CIPHER_tb(fast)
# Loading work.CIPHER(fast)
run 200
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# Compile of AI_Prototype_tb.sv was successful.
# Compile of AI_Prototype.sv was successful.
# Compile of CIPHER_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.CIPHER_tb(fast)
# Loading work.CIPHER(fast)
run 100
vsim -gui -voptargs=+acc work.keyexpansion_seq_tb
# End time: 15:55:48 on Oct 28,2025, Elapsed time: 0:02:33
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.keyexpansion_seq_tb 
# Start time: 15:55:48 on Oct 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1".
# ** Error: C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/AI_Prototype.sv(55): Module 'RotWord' is not defined.
#  For instance 'rotword_inst' at path 'keyexpansion_seq_tb.dut'
# ** Error: C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/AI_Prototype.sv(62): Module 'SubWord' is not defined.
#  For instance 'subword_inst' at path 'keyexpansion_seq_tb.dut'
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1/_lib.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1".
# The directory is not empty. (GetLastError() = 145)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=11.
# Error loading design
# End time: 15:55:49 on Oct 28,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 12
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# Compile of AI_Prototype_tb.sv was successful.
# Compile of AI_Prototype.sv was successful.
# Compile of CIPHER_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui -voptargs=+acc work.keyexpansion_seq_tb
# vsim -gui -voptargs="+acc" work.keyexpansion_seq_tb 
# Start time: 15:56:35 on Oct 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1".
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/AI_Prototype.sv(55): (vopt-2912) Port 'a' not found in module 'ROTWORD' (1st connection).
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/AI_Prototype.sv(55): (vopt-2912) Port 'y' not found in module 'ROTWORD' (2nd connection).
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/work/@_opt1".
# The directory is not empty. (GetLastError() = 145)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=7.
# Error loading design
# End time: 15:56:36 on Oct 28,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 9
