; PROJECT126 / X86 ASSEMBLY UNIT v0.8.0
; Address-space audit unit, assembled at logical image origin 0000h.
; The listing and symbol map are mandatory build products.
; These offsets describe the assembled module image, not yet the final
; physical NeoGS load address (runtime placement remains a separate stage).

        DEVICE ZXSPECTRUM128
        ORG     0

; Physical NeoGS and guest x86 memory allocation contracts.
        INCLUDE "shared/p126_x86_machine_map.inc"
        INCLUDE "shared/p126_neogs_memory_map.inc"

        DISPLAY "P126_X86_RAM_BYTES=", /H, P126_X86_RAM_BACKING_SIZE
        DISPLAY "P126_X86_VGA_APERTURE=", /H, P126_X86_VGA_APERTURE_BASE
        DISPLAY "P126_X86_VGABIOS=", /H, P126_X86_VGABIOS_BASE
        DISPLAY "P126_X86_RAM_HIGH=", /H, P126_X86_RAM_HIGH_BASE
        DISPLAY "P126_X86_SYSBIOS=", /H, P126_X86_SYSBIOS_BASE
        DISPLAY "P126_NGS_BANK_WINDOW_BASE=", /H, P126_NGS_BANK_WINDOW_BASE
        DISPLAY "P126_NGS_BANK_WINDOW_PORT=", /H, P126_NGS_BANK_WINDOW_PORT
        DISPLAY "P126_NGS_GUEST_RAM_PAGE_BASE=", /H, P126_NGS_GUEST_RAM_PAGE_BASE
        DISPLAY "P126_NGS_RAM_BYTES=", /H, P126_NGS_RAM_SIZE
        DISPLAY "P126_NGS_KERNEL_BASE=", /H, P126_NGS_KERNEL_BASE
        DISPLAY "P126_NGS_SYSBIOS_BASE=", /H, P126_NGS_SYSBIOS_BASE
        DISPLAY "P126_NGS_VGABIOS_BASE=", /H, P126_NGS_VGABIOS_BASE
        DISPLAY "P126_NGS_VRAM_BASE=", /H, P126_NGS_VRAM_BASE
        DISPLAY "P126_NGS_FRAME_BASE=", /H, P126_NGS_FRAME_BASE
        DISPLAY "P126_NGS_DMA_BASE=", /H, P126_NGS_DMA_BASE
        DISPLAY "P126_NGS_IPC_BASE=", /H, P126_NGS_IPC_BASE
        DISPLAY "P126_NGS_GUEST_RAM_BASE=", /H, P126_NGS_GUEST_RAM_BASE
        DISPLAY "P126_NGS_RESERVED_BASE=", /H, P126_NGS_RESERVED_BASE

; =========================================================================
; Project126 resident Z80 entry. Stage-0 copies this image to physical page
; 00. WIN1/page 03 owns the resident stack; WIN2 is the overlay aperture;
; WIN3 is the dedicated guest-memory aperture.
; =========================================================================
p126_ngs_resident_entry_vector:
        jp      p126_ngs_resident_start
        BLOCK   5,0

p126_ngs_resident_start:
        di
        in      a,(#0F)
        and     #CF
        or      #29                    ; 20 MHz + NOROM + EXPAG
        out     (#0F),a
        xor     a
        ld      bc,#0020
        out     (c),a                  ; WIN0 -> physical page 00
        ld      a,3
        ld      bc,#0021
        out     (c),a                  ; WIN1 -> physical page 03
        ld      a,#80
        out     (P126_NGS_OVERLAY_WINDOW_PORT),a ; WIN2 placeholder -> page 01
        ld      (p126_overlay_current_selector),a
        ld      a,#01
        out     (#10),a                ; WIN3 -> physical page 02 until banked
        ld      sp,#7FFE
        xor     a
        ld      (p126_overlay_call_depth),a
        ld      hl,p126_overlay_call_pages
        ld      de,p126_overlay_call_pages+1
        ld      bc,P126_OVERLAY_MAX_CALL_DEPTH-1
        ld      (hl),a
        ldir
        ld      hl,p126_overlay_alloc_state
        ld      de,p126_overlay_alloc_state+1
        ld      bc,8
        ld      (hl),a
        ldir
        ld      a,1                      ; page07 is pinned to X86EXEC
        ld      (p126_overlay_alloc_state),a
        call    p126_overlay_allocator_selftest
        jr      c,.p126_allocator_selftest_failed
        ld      hl,p126_ngs_resident_allocator_ok
        call    p126_ngs_resident_log
        jr      .p126_allocator_selftest_done
.p126_allocator_selftest_failed:
        ld      hl,p126_ngs_resident_allocator_bad
        call    p126_ngs_resident_log
        jp      p126_ngs_resident_halt
.p126_allocator_selftest_done:
        call    p126_overlay_manager_selftest
        jp      c,.p126_module_manager_selftest_failed
        ld      hl,p126_ngs_resident_module_manager_ok
        call    p126_ngs_resident_log
        jr      .p126_module_manager_selftest_done
.p126_module_manager_selftest_failed:
        ld      hl,p126_ngs_resident_module_manager_bad
        call    p126_ngs_resident_log
        jp      p126_ngs_resident_halt
.p126_module_manager_selftest_done:

        ld      hl,p126_ngs_resident_banner
        call    p126_ngs_resident_log
        call    p126_ngs_ipc_crc16_selftest
        jr      c,p126_ngs_resident_crc_fail
        ld      hl,p126_ngs_resident_crc_ok
        call    p126_ngs_resident_log
        ld      a,#A2
        call    p126_ngs_resident_send_boot_ack
        jr      c,p126_ngs_resident_ack_fail

p126_ngs_resident_main_loop:
        ; Guest CPU execution is deliberately driven only by an acknowledged
        ; host NGS_FRAME poll. IMAGE_FINISH must return its FF ACK first.
        call    p126_ngs_ipc_dispatch_once
        jr      c,p126_ngs_resident_frame_error
        or      a
        jr      z,p126_ngs_resident_main_loop
        ld      hl,p126_ngs_resident_frame_ok
        call    p126_ngs_resident_log
        jr      p126_ngs_resident_main_loop

p126_ngs_resident_frame_error:
        push    af
        ld      hl,p126_ngs_resident_frame_bad
        call    p126_ngs_resident_log
        pop     af
        jr      p126_ngs_resident_main_loop
p126_ngs_resident_crc_fail:
        ld      hl,p126_ngs_resident_crc_bad
        call    p126_ngs_resident_log
        jp      p126_ngs_resident_halt
p126_ngs_resident_ack_fail:
        ld      hl,p126_ngs_resident_ack_bad
        call    p126_ngs_resident_log
p126_ngs_resident_halt:
        di
        halt
        jp      p126_ngs_resident_halt

p126_ngs_resident_log:
        push    af
        push    bc
        ld      bc,#00EF
.p126_ngs_resident_log_loop:
        ld      a,(hl)
        inc     hl
        or      a
        jr      z,.p126_ngs_resident_log_done
        out     (c),a
        jr      .p126_ngs_resident_log_loop
.p126_ngs_resident_log_done:
        pop     bc
        pop     af
        ret

p126_ngs_resident_send_boot_ack:
        ld      (p126_ngs_resident_tx),a
        ld      bc,#FFFF
.p126_ngs_resident_ack_wait_free:
        in      a,(#04)
        bit     7,a
        jr      z,.p126_ngs_resident_ack_free
        dec     bc
        ld      a,b
        or      c
        jr      nz,.p126_ngs_resident_ack_wait_free
        scf
        ret
.p126_ngs_resident_ack_free:
        ld      a,(p126_ngs_resident_tx)
        out     (#03),a
        ld      bc,#FFFF
.p126_ngs_resident_ack_wait_read:
        in      a,(#04)
        bit     7,a
        jr      z,.p126_ngs_resident_ack_ok
        dec     bc
        ld      a,b
        or      c
        jr      nz,.p126_ngs_resident_ack_wait_read
        scf
        ret
.p126_ngs_resident_ack_ok:
        or      a
        ret

p126_ngs_resident_banner: db "[NGS] P126 RESIDENT v0.1.0",13,10,0
p126_ngs_resident_crc_ok: db "[NGS] ABI CRC16 PASS",13,10,0
p126_ngs_resident_allocator_ok: db "[NGS] OVERLAY ALLOCATOR PASS",13,10,0
p126_ngs_resident_allocator_bad: db "[NGS] OVERLAY ALLOCATOR FAIL",13,10,0
p126_ngs_resident_module_manager_ok: db "[NGS] MODULE MANAGER PASS",13,10,0
p126_ngs_resident_module_manager_bad: db "[NGS] MODULE MANAGER FAIL",13,10,0
p126_ngs_resident_crc_bad: db "[NGS] ABI CRC16 FAIL",13,10,0
p126_ngs_resident_ack_bad: db "[NGS] HOST READY ACK TIMEOUT",13,10,0
p126_ngs_resident_frame_ok: db "[NGS] RX OK",13,10,0
p126_ngs_resident_frame_bad: db "[NGS] RX BAD",13,10,0
p126_ngs_resident_tx: db 0

x86_cpu_state_module_start:
        INCLUDE "neogs_sub/x86_cpu_state.asm"
x86_cpu_state_module_end:

; Resident fetch API, dispatcher gate and trace-visible execution state.
        INCLUDE "neogs_sub/x86_exec_resident.asm"

x86_modrm_module_start:
        INCLUDE "neogs_sub/x86_modrm.asm"
x86_modrm_module_end:

; Link the ABI 1.0 DMA receiver/dispatcher into the fixed resident image.
p126_ngs_ipc_module_start:
        INCLUDE "neogs_sub/p126_ipc.asm"

; Resident bank-call gate and compatibility entry points for X86IO and X86ALU.
        INCLUDE "neogs_sub/p126_overlay_gate.asm"
p126_ngs_ipc_module_end:

; Fixed-origin overlays share logical origin 8000h but are loaded into
; separate physical pages: X86IO/page04 and X86ALU/page05.
        ASSERT p126_ngs_ipc_module_end <= #4000

; 8086 instruction dispatcher, moved out of the resident image.
        ORG     #8000
x86_cpu_exec_module_start:
        INCLUDE "neogs_sub/x86_exec.asm"
x86_cpu_exec_module_end:
        SAVEBIN "build/X86EXEC.C",x86_cpu_exec_module_start,x86_cpu_exec_module_end-x86_cpu_exec_module_start

        ORG     #8000
x86_io_module_start:
        INCLUDE "neogs_sub/x86_io.asm"
x86_io_module_end:
        SAVEBIN "build/X86IO.C",x86_io_module_start,x86_io_module_end-x86_io_module_start

        ORG     #8000
x86_alu_module_start:
        INCLUDE "neogs_sub/x86_alu.asm"
x86_alu_module_end:
        SAVEBIN "build/X86ALU.C",x86_alu_module_start,x86_alu_module_end-x86_alu_module_start

        ORG     #8000
x86_dev_module_start:
        INCLUDE "neogs_sub/x86_devices.asm"
x86_dev_module_end:
        SAVEBIN "build/X86DEV.C",x86_dev_module_start,x86_dev_module_end-x86_dev_module_start

; VGA is a dynamic overlay: module ID05, allocator page08. It is kept
; separate from X86DEV so the 4 KiB device overlay limit remains intact.
        ORG     #8000
x86_vga_module_start:
        INCLUDE "neogs_sub/x86_vga.asm"
x86_vga_module_end:
        SAVEBIN "build/X86VGA.C",x86_vga_module_start,x86_vga_module_end-x86_vga_module_start

; ATM-native frame conversion is a separate dynamic overlay, ID06/page09.
        ORG     #8000
x86_video_module_start:
        INCLUDE "neogs_sub/x86_video_convert.asm"
x86_video_module_end:
        SAVEBIN "build/X86VID.C",x86_video_module_start,x86_video_module_end-x86_video_module_start

; The stage-0 loader receives only X86CORE.C at logical origin 0000h.
        SAVEBIN "build/x86_cpu_state.bin",0,p126_ngs_ipc_module_end
        SAVEBIN "build/X86CORE.C",0,p126_ngs_ipc_module_end

; Export explicit boundaries for build/map inspection.
    DISPLAY "P126_NGS_RESIDENT_START=", /H, p126_ngs_resident_entry_vector
    DISPLAY "P126_NGS_RESIDENT_END=", /H, x86_cpu_state_module_start
    DISPLAY "P126_NGS_RESIDENT_SIZE=", /D, x86_cpu_state_module_start-p126_ngs_resident_entry_vector
    DISPLAY "P126_X86_STATE_START=", /H, x86_cpu_state_module_start
    DISPLAY "P126_X86_STATE_END=", /H, x86_cpu_state_module_end
    DISPLAY "P126_X86_STATE_SIZE=", /D, x86_cpu_state_module_end-x86_cpu_state_module_start
    DISPLAY "P126_X86_EXEC_START=", /H, x86_cpu_exec_module_start
    DISPLAY "P126_X86_EXEC_END=", /H, x86_cpu_exec_module_end
    DISPLAY "P126_X86_EXEC_SIZE=", /D, x86_cpu_exec_module_end-x86_cpu_exec_module_start
    DISPLAY "P126_X86_MODRM_START=", /H, x86_modrm_module_start
    DISPLAY "P126_X86_MODRM_END=", /H, x86_modrm_module_end
    DISPLAY "P126_X86_MODRM_SIZE=", /D, x86_modrm_module_end-x86_modrm_module_start
    DISPLAY "P126_X86_ALU_START=", /H, x86_alu_module_start
    DISPLAY "P126_X86_ALU_END=", /H, x86_alu_module_end
    DISPLAY "P126_X86_ALU_SIZE=", /D, x86_alu_module_end-x86_alu_module_start
    DISPLAY "P126_X86_IO_START=", /H, x86_io_module_start
    DISPLAY "P126_X86_IO_END=", /H, x86_io_module_end
    DISPLAY "P126_X86_IO_SIZE=", /D, x86_io_module_end-x86_io_module_start
    DISPLAY "P126_X86_VGA_START=", /H, x86_vga_module_start
    DISPLAY "P126_X86_VGA_END=", /H, x86_vga_module_end
    DISPLAY "P126_X86_VGA_SIZE=", /D, x86_vga_module_end-x86_vga_module_start
    DISPLAY "P126_X86_VIDEO_END=", /H, x86_video_module_end
    DISPLAY "P126_X86_VIDEO_SIZE=", /D, x86_video_module_end-x86_video_module_start
    DISPLAY "P126_NGS_IPC_START=", /H, p126_ngs_ipc_module_start
    DISPLAY "P126_NGS_IPC_END=", /H, p126_ngs_ipc_module_end
    DISPLAY "P126_NGS_IPC_SIZE=", /D, p126_ngs_ipc_module_end-p126_ngs_ipc_module_start
    DISPLAY "P126_X86_IMAGE_END=", /H, p126_ngs_ipc_module_end
    DISPLAY "P126_X86_IMAGE_SIZE=", /D, p126_ngs_ipc_module_end
    DISPLAY "P126_X86IO_OVERLAY_START=", /H, x86_io_module_start
    DISPLAY "P126_X86IO_OVERLAY_END=", /H, x86_io_module_end
    DISPLAY "P126_X86IO_OVERLAY_SIZE=", /D, x86_io_module_end-x86_io_module_start
    DISPLAY "P126_X86ALU_OVERLAY_START=", /H, x86_alu_module_start
    DISPLAY "P126_X86ALU_OVERLAY_END=", /H, x86_alu_module_end
    DISPLAY "P126_X86ALU_OVERLAY_SIZE=", /D, x86_alu_module_end-x86_alu_module_start

    ASSERT p126_ngs_resident_entry_vector = 0
    ASSERT x86_cpu_state_module_start > p126_ngs_resident_entry_vector
    ASSERT x86_cpu_state_module_end > x86_cpu_state_module_start
    ASSERT x86_modrm_module_end > x86_modrm_module_start
    ASSERT x86_cpu_exec_module_start = #8000
    ASSERT x86_cpu_exec_module_end > x86_cpu_exec_module_start
    ASSERT x86_cpu_exec_module_end <= #C000
    ASSERT x86_cpu_exec_module_end-x86_cpu_exec_module_start <= P126_IMAGE_X86EXEC_MAX_SIZE
        ASSERT p126_ngs_ipc_module_end > p126_ngs_ipc_module_start
    ASSERT p126_ngs_ipc_module_start = x86_modrm_module_end
    ASSERT p126_ngs_ipc_module_end <= #4000
    ASSERT x86_io_module_start = #8000
    ASSERT x86_io_module_end > x86_io_module_start
    ASSERT x86_io_module_end <= #C000
    ASSERT x86_io_module_end-x86_io_module_start <= P126_IMAGE_X86IO_MAX_SIZE
    ASSERT x86_alu_module_start = #8000
    ASSERT x86_alu_module_end > x86_alu_module_start
    ASSERT x86_alu_module_end <= #C000
    ASSERT x86_alu_module_end-x86_alu_module_start <= P126_IMAGE_X86ALU_MAX_SIZE
    ASSERT x86_vga_module_start = #8000
    ASSERT x86_vga_module_end > x86_vga_module_start
    ASSERT x86_vga_module_end <= #C000
    ASSERT x86_vga_module_end-x86_vga_module_start <= #4000
    ASSERT x86_video_module_end > x86_video_module_start
    ASSERT x86_video_module_end <= #C000
    ASSERT x86_video_module_end-x86_video_module_start <= P126_IMAGE_X86VID_MAX_SIZE
