{"vcs1":{"timestamp_begin":1681691796.150418899, "rt":0.74, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681691796.921947150, "rt":1.04, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681691797.989681261, "rt":0.73, "ut":0.06, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681691795.858986356}
{"VCS_COMP_START_TIME": 1681691795.858986356}
{"VCS_COMP_END_TIME": 1681691799.327278073}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340056}}
{"stitch_vcselab": {"peak_mem": 222604}}
