Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 12:15:14 2024
| Host         : LAPTOP-7GF0693T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    325         
TIMING-18  Warning           Missing input or output delay  4           
TIMING-23  Warning           Combinational loop found       32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (325)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (612)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (32)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (325)
--------------------------
 There are 260 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp_ssd_ctrl/comp_clk100Hz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (612)
--------------------------------------------------
 There are 612 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (32)
----------------------
 There are 32 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.029        0.000                      0                  463        0.156        0.000                      0                  463        4.500        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.029        0.000                      0                  463        0.156        0.000                      0                  463        4.500        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.990ns (36.936%)  route 3.398ns (63.064%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     6.062 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.125     7.187    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.295     7.482 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.482    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.015 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.015    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.132 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.132    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.361 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.357     9.719    joystick_test/spi_master_0/busy1
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.338    10.057 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           0.915    10.972    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.566    15.049    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[1]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X13Y30         FDRE (Setup_fdre_C_CE)      -0.407    15.001    joystick_test/spi_master_0/rx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.990ns (36.936%)  route 3.398ns (63.064%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     6.062 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.125     7.187    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.295     7.482 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.482    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.015 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.015    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.132 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.132    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.361 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.357     9.719    joystick_test/spi_master_0/busy1
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.338    10.057 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           0.915    10.972    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.566    15.049    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[2]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X13Y30         FDRE (Setup_fdre_C_CE)      -0.407    15.001    joystick_test/spi_master_0/rx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.990ns (36.936%)  route 3.398ns (63.064%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     6.062 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.125     7.187    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.295     7.482 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.482    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.015 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.015    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.132 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.132    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.361 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.357     9.719    joystick_test/spi_master_0/busy1
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.338    10.057 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           0.915    10.972    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.566    15.049    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[3]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X13Y30         FDRE (Setup_fdre_C_CE)      -0.407    15.001    joystick_test/spi_master_0/rx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.990ns (36.936%)  route 3.398ns (63.064%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     6.062 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.125     7.187    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.295     7.482 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.482    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.015 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.015    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.132 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.132    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.361 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.357     9.719    joystick_test/spi_master_0/busy1
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.338    10.057 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           0.915    10.972    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.566    15.049    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[7]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X13Y30         FDRE (Setup_fdre_C_CE)      -0.407    15.001    joystick_test/spi_master_0/rx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 1.990ns (36.827%)  route 3.414ns (63.173%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     6.062 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.125     7.187    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.295     7.482 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.482    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.015 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.015    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.132 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.132    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.361 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.357     9.719    joystick_test/spi_master_0/busy1
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.338    10.057 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           0.931    10.988    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.567    15.050    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[4]/C
                         clock pessimism              0.394    15.444    
                         clock uncertainty           -0.035    15.409    
    SLICE_X12Y31         FDRE (Setup_fdre_C_CE)      -0.371    15.038    joystick_test/spi_master_0/rx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 1.990ns (36.827%)  route 3.414ns (63.173%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     6.062 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.125     7.187    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.295     7.482 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.482    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.015 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.015    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.132 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.132    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.361 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.357     9.719    joystick_test/spi_master_0/busy1
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.338    10.057 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           0.931    10.988    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.567    15.050    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[5]/C
                         clock pessimism              0.394    15.444    
                         clock uncertainty           -0.035    15.409    
    SLICE_X12Y31         FDRE (Setup_fdre_C_CE)      -0.371    15.038    joystick_test/spi_master_0/rx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 1.990ns (36.827%)  route 3.414ns (63.173%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     6.062 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.125     7.187    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.295     7.482 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.482    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.015 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.015    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.132 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.132    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.361 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.357     9.719    joystick_test/spi_master_0/busy1
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.338    10.057 r  joystick_test/spi_master_0/rx_buffer[7]_i_1/O
                         net (fo=8, routed)           0.931    10.988    joystick_test/spi_master_0/rx_buffer[7]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.567    15.050    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[6]/C
                         clock pessimism              0.394    15.444    
                         clock uncertainty           -0.035    15.409    
    SLICE_X12Y31         FDRE (Setup_fdre_C_CE)      -0.371    15.038    joystick_test/spi_master_0/rx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.775ns (30.495%)  route 4.046ns (69.505%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.825     5.587    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  joystick_test/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.518     6.105 f  joystick_test/count_reg[7]/Q
                         net (fo=5, routed)           0.856     6.961    joystick_test/count_reg_n_0_[7]
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.156     7.117 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.307     7.424    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.355     7.779 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.590     8.369    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.124     8.493 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.604     9.097    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X4Y36          LUT4 (Prop_lut4_I3_O)        0.124     9.221 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           0.820    10.041    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.150    10.191 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.869    11.060    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.348    11.408 r  joystick_test/count[23]_i_2/O
                         net (fo=1, routed)           0.000    11.408    joystick_test/count[23]_i_2_n_0
    SLICE_X3Y36          FDRE                                         r  joystick_test/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.651    15.134    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  joystick_test/count_reg[23]/C
                         clock pessimism              0.394    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.029    15.522    joystick_test/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 1.962ns (36.436%)  route 3.423ns (63.564%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     6.062 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.125     7.187    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.295     7.482 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.482    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.015 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.015    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.132 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.132    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.361 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.198     9.560    joystick_test/spi_master_0/busy1
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.310     9.870 r  joystick_test/spi_master_0/rx_data[7]_i_1/O
                         net (fo=8, routed)           1.099    10.969    joystick_test/spi_master_0/rx_data[7]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.567    15.050    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[1]/C
                         clock pessimism              0.394    15.444    
                         clock uncertainty           -0.035    15.409    
    SLICE_X13Y31         FDRE (Setup_fdre_C_CE)      -0.205    15.204    joystick_test/spi_master_0/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 joystick_test/spi_master_0/last_bit_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 1.962ns (36.436%)  route 3.423ns (63.564%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  joystick_test/spi_master_0/last_bit_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478     6.062 r  joystick_test/spi_master_0/last_bit_rx_reg[3]/Q
                         net (fo=5, routed)           1.125     7.187    joystick_test/spi_master_0/last_bit_rx[3]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.295     7.482 r  joystick_test/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.482    joystick_test/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.015 r  joystick_test/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.015    joystick_test/spi_master_0/busy1_carry_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.132 r  joystick_test/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.132    joystick_test/spi_master_0/busy1_carry__0_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.361 r  joystick_test/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=43, routed)          1.198     9.560    joystick_test/spi_master_0/busy1
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.310     9.870 r  joystick_test/spi_master_0/rx_data[7]_i_1/O
                         net (fo=8, routed)           1.099    10.969    joystick_test/spi_master_0/rx_data[7]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.567    15.050    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[2]/C
                         clock pessimism              0.394    15.444    
                         clock uncertainty           -0.035    15.409    
    SLICE_X13Y31         FDRE (Setup_fdre_C_CE)      -0.205    15.204    joystick_test/spi_master_0/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  4.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.560     1.507    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  comp_clk50MHz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  comp_clk50MHz/count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.781    comp_clk50MHz/count_reg_n_0_[19]
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  comp_clk50MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.941    comp_clk50MHz/count_reg[20]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.035 r  comp_clk50MHz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    comp_clk50MHz/count_reg[28]_i_1_n_7
    SLICE_X48Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.827     2.021    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    comp_clk50MHz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.560     1.507    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  comp_clk50MHz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  comp_clk50MHz/count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.781    comp_clk50MHz/count_reg_n_0_[19]
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  comp_clk50MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.941    comp_clk50MHz/count_reg[20]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.046 r  comp_clk50MHz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.046    comp_clk50MHz/count_reg[28]_i_1_n_5
    SLICE_X48Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.827     2.021    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    comp_clk50MHz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/x_position_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.590     1.537    joystick_test/clk_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  joystick_test/spi_rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  joystick_test/spi_rx_data_reg[4]/Q
                         net (fo=1, routed)           0.110     1.788    joystick_test/spi_rx_data_reg_n_0_[4]
    SLICE_X13Y35         FDRE                                         r  joystick_test/x_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.858     2.052    joystick_test/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  joystick_test/x_position_reg[4]/C
                         clock pessimism             -0.500     1.552    
    SLICE_X13Y35         FDRE (Hold_fdre_C_D)         0.066     1.618    joystick_test/x_position_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.533    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  joystick_test/spi_master_0/rx_buffer_reg[3]/Q
                         net (fo=2, routed)           0.120     1.794    joystick_test/spi_master_0/rx_buffer[3]
    SLICE_X12Y31         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.854     2.048    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X12Y31         FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[4]/C
                         clock pessimism             -0.500     1.548    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.059     1.607    joystick_test/spi_master_0/rx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.560     1.507    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  comp_clk50MHz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  comp_clk50MHz/count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.781    comp_clk50MHz/count_reg_n_0_[19]
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  comp_clk50MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.941    comp_clk50MHz/count_reg[20]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.071 r  comp_clk50MHz/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.071    comp_clk50MHz/count_reg[28]_i_1_n_6
    SLICE_X48Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.827     2.021    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    comp_clk50MHz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.560     1.507    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  comp_clk50MHz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  comp_clk50MHz/count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.781    comp_clk50MHz/count_reg_n_0_[19]
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  comp_clk50MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.941    comp_clk50MHz/count_reg[20]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.071 r  comp_clk50MHz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.071    comp_clk50MHz/count_reg[28]_i_1_n_4
    SLICE_X48Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.827     2.021    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    comp_clk50MHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.328%)  route 0.134ns (23.672%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.560     1.507    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  comp_clk50MHz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  comp_clk50MHz/count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.781    comp_clk50MHz/count_reg_n_0_[19]
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  comp_clk50MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.941    comp_clk50MHz/count_reg[20]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.020 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.020    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.074 r  comp_clk50MHz/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.074    comp_clk50MHz/count_reg[31]_i_2_n_7
    SLICE_X48Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.827     2.021    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.105     1.879    comp_clk50MHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.691%)  route 0.125ns (43.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.588     1.535    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  joystick_test/spi_master_0/rx_data_reg[5]/Q
                         net (fo=2, routed)           0.125     1.824    joystick_test/rx_data[5]
    SLICE_X13Y34         FDRE                                         r  joystick_test/spi_rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.857     2.051    joystick_test/clk_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  joystick_test/spi_rx_data_reg[5]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.075     1.626    joystick_test/spi_rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 joystick_test/spi_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_master_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.485%)  route 0.149ns (44.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  joystick_test/spi_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/spi_ena_reg/Q
                         net (fo=12, routed)          0.149     1.852    joystick_test/spi_master_0/count_reg[5]_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.045     1.897 r  joystick_test/spi_master_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.897    joystick_test/spi_master_0/count[5]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  joystick_test/spi_master_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.882     2.076    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  joystick_test/spi_master_0/count_reg[5]/C
                         clock pessimism             -0.501     1.575    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121     1.696    joystick_test/spi_master_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.779%)  route 0.134ns (23.221%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.560     1.507    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  comp_clk50MHz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  comp_clk50MHz/count_reg[19]/Q
                         net (fo=2, routed)           0.134     1.781    comp_clk50MHz/count_reg_n_0_[19]
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  comp_clk50MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.941    comp_clk50MHz/count_reg[20]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.981    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.020 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.020    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.085 r  comp_clk50MHz/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.085    comp_clk50MHz/count_reg[31]_i_2_n_5
    SLICE_X48Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.827     2.021    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.105     1.879    comp_clk50MHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y42   comp_clk10Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y43   comp_clk10Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y43   comp_clk10Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y43   comp_clk10Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   comp_clk10Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   comp_clk10Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   comp_clk10Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   comp_clk10Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   comp_clk10Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y43   comp_clk10Hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           636 Endpoints
Min Delay           636 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.296ns  (logic 29.099ns (44.565%)  route 36.197ns (55.435%))
  Logic Levels:           90  (CARRY4=47 FDSE=1 LUT1=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X24Y14         FDSE (Prop_fdse_C_Q)         0.419     0.419 f  CHOSEN_Y_reg[1]/Q
                         net (fo=176, routed)         5.936     6.355    vga_display/Q[1]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.299     6.654 r  vga_display/white_pieces[7,2][0]_i_109/O
                         net (fo=1, routed)           0.000     6.654    vga_display/white_pieces[7,2][0]_i_109_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.204 r  vga_display/white_pieces_reg[7,2][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_display/white_pieces_reg[7,2][0]_i_105_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_display/white_pieces_reg[7,2][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_display/white_pieces_reg[7,2][0]_i_104_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  vga_display/white_pieces_reg[7,2][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.432    vga_display/white_pieces_reg[7,2][0]_i_103_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  vga_display/white_pieces_reg[7,2][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.546    vga_display/white_pieces_reg[7,2][0]_i_79_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  vga_display/white_pieces_reg[7,2][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.660    vga_display/white_pieces_reg[7,2][0]_i_78_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  vga_display/white_pieces_reg[7,2][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.774    vga_display/white_pieces_reg[7,2][0]_i_77_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.108 f  vga_display/white_pieces_reg[7,2][0]_i_56/O[1]
                         net (fo=2, routed)           0.995     9.103    vga_display/CHOSEN_Y_reg[27][1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.303     9.406 r  vga_display/CHOSEN_X[31]_i_202/O
                         net (fo=1, routed)           0.000     9.406    vga_display/CHOSEN_X[31]_i_202_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 f  vga_display/CHOSEN_X_reg[31]_i_163/CO[3]
                         net (fo=2, routed)           1.393    11.312    vga_display/legal_moves[0,0]5329_in
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    11.436 f  vga_display/CHOSEN_X[31]_i_116/O
                         net (fo=10, routed)          1.299    12.735    legal_moves[0,0]1
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.859 r  CHOSEN_X[31]_i_60/O
                         net (fo=49, routed)          1.450    14.309    CHOSEN_X[31]_i_60_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124    14.433 r  CHOSEN_X[31]_i_29/O
                         net (fo=2, routed)           0.000    14.433    CHOSEN_X_reg[31]_i_139_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.680 r  CHOSEN_X_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.681    15.361    number_of_legal_moves0[0]
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.299    15.660 r  CHOSEN_X[31]_i_135/O
                         net (fo=1, routed)           0.398    16.058    CHOSEN_X[31]_i_135_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.465 r  CHOSEN_X_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    17.152    number_of_legal_moves0[1]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.303    17.455 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    17.455    CHOSEN_X[31]_i_138_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.035 r  CHOSEN_X_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.688    18.722    number_of_legal_moves0[2]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.302    19.024 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    19.024    CHOSEN_X[31]_i_137_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.376 r  CHOSEN_X_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    19.549    number_of_legal_moves0[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.306    19.855 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    19.855    CHOSEN_X[31]_i_136_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.256 r  CHOSEN_X_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.256    CHOSEN_X_reg[31]_i_65_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.478 r  CHOSEN_X_reg[31]_i_59/O[0]
                         net (fo=2, routed)           1.049    21.527    number_of_legal_moves0[4]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.299    21.826 r  CHOSEN_X[31]_i_114/O
                         net (fo=1, routed)           0.000    21.826    CHOSEN_X[31]_i_114_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.250 r  CHOSEN_X_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.686    22.937    number_of_legal_moves0[5]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    23.240 r  CHOSEN_X[31]_i_113/O
                         net (fo=1, routed)           0.000    23.240    CHOSEN_X[31]_i_113_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.820 r  CHOSEN_X_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    24.504    number_of_legal_moves0[6]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.302    24.806 r  CHOSEN_X[31]_i_112/O
                         net (fo=1, routed)           0.000    24.806    CHOSEN_X[31]_i_112_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.158 r  CHOSEN_X_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.176    25.334    number_of_legal_moves0[7]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.306    25.640 r  CHOSEN_X[31]_i_111/O
                         net (fo=1, routed)           0.000    25.640    CHOSEN_X[31]_i_111_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.041 r  CHOSEN_X_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.041    CHOSEN_X_reg[31]_i_59_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.263 r  CHOSEN_X_reg[31]_i_134/O[0]
                         net (fo=2, routed)           0.469    26.732    number_of_legal_moves0[8]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.299    27.031 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    27.031    CHOSEN_X[31]_i_189_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.455 r  CHOSEN_X_reg[31]_i_134/O[1]
                         net (fo=2, routed)           0.593    28.048    number_of_legal_moves0[9]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    28.351 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    28.351    CHOSEN_X[31]_i_188_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.931 r  CHOSEN_X_reg[31]_i_134/O[2]
                         net (fo=2, routed)           0.685    29.616    number_of_legal_moves0[10]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.302    29.918 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    29.918    CHOSEN_X[31]_i_187_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.270 r  CHOSEN_X_reg[31]_i_134/O[3]
                         net (fo=2, routed)           0.173    30.443    number_of_legal_moves0[11]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.306    30.749 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    30.749    CHOSEN_X[31]_i_186_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  CHOSEN_X_reg[31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    31.150    CHOSEN_X_reg[31]_i_134_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.372 r  CHOSEN_X_reg[31]_i_66/O[0]
                         net (fo=2, routed)           1.049    32.421    number_of_legal_moves0[12]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.299    32.720 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    32.720    CHOSEN_X[31]_i_143_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.144 r  CHOSEN_X_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.687    33.831    number_of_legal_moves0[13]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.303    34.134 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    34.134    CHOSEN_X[31]_i_142_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.714 r  CHOSEN_X_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.683    35.397    number_of_legal_moves0[14]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.302    35.699 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    35.699    CHOSEN_X[31]_i_141_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    36.051 r  CHOSEN_X_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    36.224    number_of_legal_moves0[15]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.306    36.530 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    36.530    CHOSEN_X[31]_i_140_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.931 r  CHOSEN_X_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    36.931    CHOSEN_X_reg[31]_i_66_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.153 r  CHOSEN_X_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.468    37.621    number_of_legal_moves0[16]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.299    37.920 r  CHOSEN_X[31]_i_124/O
                         net (fo=1, routed)           0.000    37.920    CHOSEN_X[31]_i_124_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    38.344 r  CHOSEN_X_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    39.029    number_of_legal_moves0[17]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.303    39.332 r  CHOSEN_X[31]_i_123/O
                         net (fo=1, routed)           0.000    39.332    CHOSEN_X[31]_i_123_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.912 r  CHOSEN_X_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    40.596    number_of_legal_moves0[18]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.302    40.898 r  CHOSEN_X[31]_i_122/O
                         net (fo=1, routed)           0.000    40.898    CHOSEN_X[31]_i_122_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    41.250 r  CHOSEN_X_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.171    41.421    number_of_legal_moves0[19]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.306    41.727 r  CHOSEN_X[31]_i_121/O
                         net (fo=1, routed)           0.000    41.727    CHOSEN_X[31]_i_121_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.128 r  CHOSEN_X_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.128    CHOSEN_X_reg[31]_i_61_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.350 r  CHOSEN_X_reg[31]_i_125/O[0]
                         net (fo=2, routed)           0.172    42.521    number_of_legal_moves0[20]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.299    42.820 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    42.820    CHOSEN_X[31]_i_185_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.244 r  CHOSEN_X_reg[31]_i_125/O[1]
                         net (fo=2, routed)           0.685    43.930    number_of_legal_moves0[21]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.303    44.233 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    44.233    CHOSEN_X[31]_i_184_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.813 r  CHOSEN_X_reg[31]_i_125/O[2]
                         net (fo=2, routed)           0.685    45.497    number_of_legal_moves0[22]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.302    45.799 r  CHOSEN_X[31]_i_183/O
                         net (fo=1, routed)           0.000    45.799    CHOSEN_X[31]_i_183_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.151 r  CHOSEN_X_reg[31]_i_125/O[3]
                         net (fo=2, routed)           0.171    46.323    number_of_legal_moves0[23]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.306    46.629 r  CHOSEN_X[31]_i_182/O
                         net (fo=1, routed)           0.000    46.629    CHOSEN_X[31]_i_182_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.030 r  CHOSEN_X_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    47.030    CHOSEN_X_reg[31]_i_125_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.252 r  CHOSEN_X_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    47.425    number_of_legal_moves0[24]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.299    47.724 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    47.724    CHOSEN_X[31]_i_129_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.148 r  CHOSEN_X_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    48.834    number_of_legal_moves0[25]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.303    49.137 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    49.137    CHOSEN_X[31]_i_128_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.717 r  CHOSEN_X_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    50.402    number_of_legal_moves0[26]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.302    50.704 r  CHOSEN_X[31]_i_127/O
                         net (fo=1, routed)           0.000    50.704    CHOSEN_X[31]_i_127_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.056 r  CHOSEN_X_reg[31]_i_62/O[3]
                         net (fo=2, routed)           0.173    51.229    number_of_legal_moves0[27]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.306    51.535 r  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.000    51.535    CHOSEN_X[31]_i_126_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.936 r  CHOSEN_X_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.936    CHOSEN_X_reg[31]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.158 r  CHOSEN_X_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    52.331    number_of_legal_moves0[28]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.299    52.630 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    52.630    CHOSEN_X[31]_i_133_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    53.054 r  CHOSEN_X_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.687    53.740    number_of_legal_moves0[29]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.303    54.043 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    54.043    CHOSEN_X[31]_i_132_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.623 r  CHOSEN_X_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    55.308    number_of_legal_moves0[30]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.302    55.610 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.000    55.610    CHOSEN_X[31]_i_131_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.962 f  CHOSEN_X_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.600    56.562    number_of_legal_moves0[31]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.306    56.868 f  CHOSEN_X[31]_i_72/O
                         net (fo=1, routed)           0.162    57.030    CHOSEN_X[31]_i_72_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.124    57.154 f  CHOSEN_X[31]_i_30/O
                         net (fo=1, routed)           1.000    58.153    CHOSEN_X[31]_i_30_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124    58.277 r  CHOSEN_X[31]_i_10/O
                         net (fo=72, routed)          2.605    60.882    CHOSEN_Y1298_out
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    61.006 f  CHOSEN_X[31]_i_32/O
                         net (fo=64, routed)          3.377    64.383    CHOSEN_X[31]_i_32_n_0
    SLICE_X13Y11         LUT5 (Prop_lut5_I0_O)        0.124    64.507 f  CHOSEN_Y[3]_i_2/O
                         net (fo=1, routed)           0.665    65.172    CHOSEN_Y[3]_i_2_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I4_O)        0.124    65.296 r  CHOSEN_Y[3]_i_1/O
                         net (fo=1, routed)           0.000    65.296    CHOSEN_Y[3]_i_1_n_0
    SLICE_X13Y11         FDSE                                         r  CHOSEN_Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_X_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.296ns  (logic 29.099ns (44.565%)  route 36.197ns (55.435%))
  Logic Levels:           90  (CARRY4=47 FDSE=1 LUT1=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X24Y14         FDSE (Prop_fdse_C_Q)         0.419     0.419 f  CHOSEN_Y_reg[1]/Q
                         net (fo=176, routed)         5.936     6.355    vga_display/Q[1]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.299     6.654 r  vga_display/white_pieces[7,2][0]_i_109/O
                         net (fo=1, routed)           0.000     6.654    vga_display/white_pieces[7,2][0]_i_109_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.204 r  vga_display/white_pieces_reg[7,2][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_display/white_pieces_reg[7,2][0]_i_105_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_display/white_pieces_reg[7,2][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_display/white_pieces_reg[7,2][0]_i_104_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  vga_display/white_pieces_reg[7,2][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.432    vga_display/white_pieces_reg[7,2][0]_i_103_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  vga_display/white_pieces_reg[7,2][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.546    vga_display/white_pieces_reg[7,2][0]_i_79_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  vga_display/white_pieces_reg[7,2][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.660    vga_display/white_pieces_reg[7,2][0]_i_78_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  vga_display/white_pieces_reg[7,2][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.774    vga_display/white_pieces_reg[7,2][0]_i_77_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.108 f  vga_display/white_pieces_reg[7,2][0]_i_56/O[1]
                         net (fo=2, routed)           0.995     9.103    vga_display/CHOSEN_Y_reg[27][1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.303     9.406 r  vga_display/CHOSEN_X[31]_i_202/O
                         net (fo=1, routed)           0.000     9.406    vga_display/CHOSEN_X[31]_i_202_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 f  vga_display/CHOSEN_X_reg[31]_i_163/CO[3]
                         net (fo=2, routed)           1.393    11.312    vga_display/legal_moves[0,0]5329_in
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    11.436 f  vga_display/CHOSEN_X[31]_i_116/O
                         net (fo=10, routed)          1.299    12.735    legal_moves[0,0]1
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.859 r  CHOSEN_X[31]_i_60/O
                         net (fo=49, routed)          1.450    14.309    CHOSEN_X[31]_i_60_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124    14.433 r  CHOSEN_X[31]_i_29/O
                         net (fo=2, routed)           0.000    14.433    CHOSEN_X_reg[31]_i_139_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.680 r  CHOSEN_X_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.681    15.361    number_of_legal_moves0[0]
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.299    15.660 r  CHOSEN_X[31]_i_135/O
                         net (fo=1, routed)           0.398    16.058    CHOSEN_X[31]_i_135_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.465 r  CHOSEN_X_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    17.152    number_of_legal_moves0[1]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.303    17.455 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    17.455    CHOSEN_X[31]_i_138_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.035 r  CHOSEN_X_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.688    18.722    number_of_legal_moves0[2]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.302    19.024 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    19.024    CHOSEN_X[31]_i_137_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.376 r  CHOSEN_X_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    19.549    number_of_legal_moves0[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.306    19.855 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    19.855    CHOSEN_X[31]_i_136_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.256 r  CHOSEN_X_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.256    CHOSEN_X_reg[31]_i_65_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.478 r  CHOSEN_X_reg[31]_i_59/O[0]
                         net (fo=2, routed)           1.049    21.527    number_of_legal_moves0[4]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.299    21.826 r  CHOSEN_X[31]_i_114/O
                         net (fo=1, routed)           0.000    21.826    CHOSEN_X[31]_i_114_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.250 r  CHOSEN_X_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.686    22.937    number_of_legal_moves0[5]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    23.240 r  CHOSEN_X[31]_i_113/O
                         net (fo=1, routed)           0.000    23.240    CHOSEN_X[31]_i_113_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.820 r  CHOSEN_X_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    24.504    number_of_legal_moves0[6]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.302    24.806 r  CHOSEN_X[31]_i_112/O
                         net (fo=1, routed)           0.000    24.806    CHOSEN_X[31]_i_112_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.158 r  CHOSEN_X_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.176    25.334    number_of_legal_moves0[7]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.306    25.640 r  CHOSEN_X[31]_i_111/O
                         net (fo=1, routed)           0.000    25.640    CHOSEN_X[31]_i_111_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.041 r  CHOSEN_X_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.041    CHOSEN_X_reg[31]_i_59_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.263 r  CHOSEN_X_reg[31]_i_134/O[0]
                         net (fo=2, routed)           0.469    26.732    number_of_legal_moves0[8]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.299    27.031 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    27.031    CHOSEN_X[31]_i_189_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.455 r  CHOSEN_X_reg[31]_i_134/O[1]
                         net (fo=2, routed)           0.593    28.048    number_of_legal_moves0[9]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    28.351 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    28.351    CHOSEN_X[31]_i_188_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.931 r  CHOSEN_X_reg[31]_i_134/O[2]
                         net (fo=2, routed)           0.685    29.616    number_of_legal_moves0[10]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.302    29.918 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    29.918    CHOSEN_X[31]_i_187_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.270 r  CHOSEN_X_reg[31]_i_134/O[3]
                         net (fo=2, routed)           0.173    30.443    number_of_legal_moves0[11]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.306    30.749 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    30.749    CHOSEN_X[31]_i_186_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  CHOSEN_X_reg[31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    31.150    CHOSEN_X_reg[31]_i_134_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.372 r  CHOSEN_X_reg[31]_i_66/O[0]
                         net (fo=2, routed)           1.049    32.421    number_of_legal_moves0[12]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.299    32.720 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    32.720    CHOSEN_X[31]_i_143_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.144 r  CHOSEN_X_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.687    33.831    number_of_legal_moves0[13]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.303    34.134 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    34.134    CHOSEN_X[31]_i_142_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.714 r  CHOSEN_X_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.683    35.397    number_of_legal_moves0[14]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.302    35.699 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    35.699    CHOSEN_X[31]_i_141_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    36.051 r  CHOSEN_X_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    36.224    number_of_legal_moves0[15]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.306    36.530 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    36.530    CHOSEN_X[31]_i_140_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.931 r  CHOSEN_X_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    36.931    CHOSEN_X_reg[31]_i_66_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.153 r  CHOSEN_X_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.468    37.621    number_of_legal_moves0[16]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.299    37.920 r  CHOSEN_X[31]_i_124/O
                         net (fo=1, routed)           0.000    37.920    CHOSEN_X[31]_i_124_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    38.344 r  CHOSEN_X_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    39.029    number_of_legal_moves0[17]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.303    39.332 r  CHOSEN_X[31]_i_123/O
                         net (fo=1, routed)           0.000    39.332    CHOSEN_X[31]_i_123_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.912 r  CHOSEN_X_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    40.596    number_of_legal_moves0[18]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.302    40.898 r  CHOSEN_X[31]_i_122/O
                         net (fo=1, routed)           0.000    40.898    CHOSEN_X[31]_i_122_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    41.250 r  CHOSEN_X_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.171    41.421    number_of_legal_moves0[19]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.306    41.727 r  CHOSEN_X[31]_i_121/O
                         net (fo=1, routed)           0.000    41.727    CHOSEN_X[31]_i_121_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.128 r  CHOSEN_X_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.128    CHOSEN_X_reg[31]_i_61_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.350 r  CHOSEN_X_reg[31]_i_125/O[0]
                         net (fo=2, routed)           0.172    42.521    number_of_legal_moves0[20]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.299    42.820 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    42.820    CHOSEN_X[31]_i_185_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.244 r  CHOSEN_X_reg[31]_i_125/O[1]
                         net (fo=2, routed)           0.685    43.930    number_of_legal_moves0[21]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.303    44.233 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    44.233    CHOSEN_X[31]_i_184_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.813 r  CHOSEN_X_reg[31]_i_125/O[2]
                         net (fo=2, routed)           0.685    45.497    number_of_legal_moves0[22]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.302    45.799 r  CHOSEN_X[31]_i_183/O
                         net (fo=1, routed)           0.000    45.799    CHOSEN_X[31]_i_183_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.151 r  CHOSEN_X_reg[31]_i_125/O[3]
                         net (fo=2, routed)           0.171    46.323    number_of_legal_moves0[23]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.306    46.629 r  CHOSEN_X[31]_i_182/O
                         net (fo=1, routed)           0.000    46.629    CHOSEN_X[31]_i_182_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.030 r  CHOSEN_X_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    47.030    CHOSEN_X_reg[31]_i_125_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.252 r  CHOSEN_X_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    47.425    number_of_legal_moves0[24]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.299    47.724 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    47.724    CHOSEN_X[31]_i_129_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.148 r  CHOSEN_X_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    48.834    number_of_legal_moves0[25]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.303    49.137 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    49.137    CHOSEN_X[31]_i_128_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.717 r  CHOSEN_X_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    50.402    number_of_legal_moves0[26]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.302    50.704 r  CHOSEN_X[31]_i_127/O
                         net (fo=1, routed)           0.000    50.704    CHOSEN_X[31]_i_127_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.056 r  CHOSEN_X_reg[31]_i_62/O[3]
                         net (fo=2, routed)           0.173    51.229    number_of_legal_moves0[27]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.306    51.535 r  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.000    51.535    CHOSEN_X[31]_i_126_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.936 r  CHOSEN_X_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.936    CHOSEN_X_reg[31]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.158 r  CHOSEN_X_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    52.331    number_of_legal_moves0[28]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.299    52.630 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    52.630    CHOSEN_X[31]_i_133_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    53.054 r  CHOSEN_X_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.687    53.740    number_of_legal_moves0[29]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.303    54.043 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    54.043    CHOSEN_X[31]_i_132_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.623 r  CHOSEN_X_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    55.308    number_of_legal_moves0[30]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.302    55.610 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.000    55.610    CHOSEN_X[31]_i_131_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.962 f  CHOSEN_X_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.600    56.562    number_of_legal_moves0[31]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.306    56.868 f  CHOSEN_X[31]_i_72/O
                         net (fo=1, routed)           0.162    57.030    CHOSEN_X[31]_i_72_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.124    57.154 f  CHOSEN_X[31]_i_30/O
                         net (fo=1, routed)           1.000    58.153    CHOSEN_X[31]_i_30_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124    58.277 r  CHOSEN_X[31]_i_10/O
                         net (fo=72, routed)          2.605    60.882    CHOSEN_Y1298_out
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    61.006 f  CHOSEN_X[31]_i_32/O
                         net (fo=64, routed)          3.371    64.378    CHOSEN_X[31]_i_32_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    64.502 f  CHOSEN_X[31]_i_11/O
                         net (fo=1, routed)           0.670    65.172    CHOSEN_X[31]_i_11_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.124    65.296 r  CHOSEN_X[31]_i_3/O
                         net (fo=1, routed)           0.000    65.296    CHOSEN_X[31]_i_3_n_0
    SLICE_X12Y30         FDSE                                         r  CHOSEN_X_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_X_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.090ns  (logic 29.099ns (44.706%)  route 35.991ns (55.294%))
  Logic Levels:           90  (CARRY4=47 FDSE=1 LUT1=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X24Y14         FDSE (Prop_fdse_C_Q)         0.419     0.419 f  CHOSEN_Y_reg[1]/Q
                         net (fo=176, routed)         5.936     6.355    vga_display/Q[1]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.299     6.654 r  vga_display/white_pieces[7,2][0]_i_109/O
                         net (fo=1, routed)           0.000     6.654    vga_display/white_pieces[7,2][0]_i_109_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.204 r  vga_display/white_pieces_reg[7,2][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_display/white_pieces_reg[7,2][0]_i_105_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_display/white_pieces_reg[7,2][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_display/white_pieces_reg[7,2][0]_i_104_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  vga_display/white_pieces_reg[7,2][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.432    vga_display/white_pieces_reg[7,2][0]_i_103_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  vga_display/white_pieces_reg[7,2][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.546    vga_display/white_pieces_reg[7,2][0]_i_79_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  vga_display/white_pieces_reg[7,2][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.660    vga_display/white_pieces_reg[7,2][0]_i_78_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  vga_display/white_pieces_reg[7,2][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.774    vga_display/white_pieces_reg[7,2][0]_i_77_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.108 f  vga_display/white_pieces_reg[7,2][0]_i_56/O[1]
                         net (fo=2, routed)           0.995     9.103    vga_display/CHOSEN_Y_reg[27][1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.303     9.406 r  vga_display/CHOSEN_X[31]_i_202/O
                         net (fo=1, routed)           0.000     9.406    vga_display/CHOSEN_X[31]_i_202_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 f  vga_display/CHOSEN_X_reg[31]_i_163/CO[3]
                         net (fo=2, routed)           1.393    11.312    vga_display/legal_moves[0,0]5329_in
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    11.436 f  vga_display/CHOSEN_X[31]_i_116/O
                         net (fo=10, routed)          1.299    12.735    legal_moves[0,0]1
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.859 r  CHOSEN_X[31]_i_60/O
                         net (fo=49, routed)          1.450    14.309    CHOSEN_X[31]_i_60_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124    14.433 r  CHOSEN_X[31]_i_29/O
                         net (fo=2, routed)           0.000    14.433    CHOSEN_X_reg[31]_i_139_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.680 r  CHOSEN_X_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.681    15.361    number_of_legal_moves0[0]
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.299    15.660 r  CHOSEN_X[31]_i_135/O
                         net (fo=1, routed)           0.398    16.058    CHOSEN_X[31]_i_135_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.465 r  CHOSEN_X_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    17.152    number_of_legal_moves0[1]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.303    17.455 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    17.455    CHOSEN_X[31]_i_138_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.035 r  CHOSEN_X_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.688    18.722    number_of_legal_moves0[2]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.302    19.024 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    19.024    CHOSEN_X[31]_i_137_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.376 r  CHOSEN_X_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    19.549    number_of_legal_moves0[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.306    19.855 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    19.855    CHOSEN_X[31]_i_136_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.256 r  CHOSEN_X_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.256    CHOSEN_X_reg[31]_i_65_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.478 r  CHOSEN_X_reg[31]_i_59/O[0]
                         net (fo=2, routed)           1.049    21.527    number_of_legal_moves0[4]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.299    21.826 r  CHOSEN_X[31]_i_114/O
                         net (fo=1, routed)           0.000    21.826    CHOSEN_X[31]_i_114_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.250 r  CHOSEN_X_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.686    22.937    number_of_legal_moves0[5]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    23.240 r  CHOSEN_X[31]_i_113/O
                         net (fo=1, routed)           0.000    23.240    CHOSEN_X[31]_i_113_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.820 r  CHOSEN_X_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    24.504    number_of_legal_moves0[6]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.302    24.806 r  CHOSEN_X[31]_i_112/O
                         net (fo=1, routed)           0.000    24.806    CHOSEN_X[31]_i_112_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.158 r  CHOSEN_X_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.176    25.334    number_of_legal_moves0[7]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.306    25.640 r  CHOSEN_X[31]_i_111/O
                         net (fo=1, routed)           0.000    25.640    CHOSEN_X[31]_i_111_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.041 r  CHOSEN_X_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.041    CHOSEN_X_reg[31]_i_59_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.263 r  CHOSEN_X_reg[31]_i_134/O[0]
                         net (fo=2, routed)           0.469    26.732    number_of_legal_moves0[8]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.299    27.031 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    27.031    CHOSEN_X[31]_i_189_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.455 r  CHOSEN_X_reg[31]_i_134/O[1]
                         net (fo=2, routed)           0.593    28.048    number_of_legal_moves0[9]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    28.351 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    28.351    CHOSEN_X[31]_i_188_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.931 r  CHOSEN_X_reg[31]_i_134/O[2]
                         net (fo=2, routed)           0.685    29.616    number_of_legal_moves0[10]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.302    29.918 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    29.918    CHOSEN_X[31]_i_187_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.270 r  CHOSEN_X_reg[31]_i_134/O[3]
                         net (fo=2, routed)           0.173    30.443    number_of_legal_moves0[11]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.306    30.749 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    30.749    CHOSEN_X[31]_i_186_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  CHOSEN_X_reg[31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    31.150    CHOSEN_X_reg[31]_i_134_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.372 r  CHOSEN_X_reg[31]_i_66/O[0]
                         net (fo=2, routed)           1.049    32.421    number_of_legal_moves0[12]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.299    32.720 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    32.720    CHOSEN_X[31]_i_143_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.144 r  CHOSEN_X_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.687    33.831    number_of_legal_moves0[13]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.303    34.134 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    34.134    CHOSEN_X[31]_i_142_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.714 r  CHOSEN_X_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.683    35.397    number_of_legal_moves0[14]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.302    35.699 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    35.699    CHOSEN_X[31]_i_141_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    36.051 r  CHOSEN_X_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    36.224    number_of_legal_moves0[15]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.306    36.530 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    36.530    CHOSEN_X[31]_i_140_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.931 r  CHOSEN_X_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    36.931    CHOSEN_X_reg[31]_i_66_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.153 r  CHOSEN_X_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.468    37.621    number_of_legal_moves0[16]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.299    37.920 r  CHOSEN_X[31]_i_124/O
                         net (fo=1, routed)           0.000    37.920    CHOSEN_X[31]_i_124_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    38.344 r  CHOSEN_X_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    39.029    number_of_legal_moves0[17]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.303    39.332 r  CHOSEN_X[31]_i_123/O
                         net (fo=1, routed)           0.000    39.332    CHOSEN_X[31]_i_123_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.912 r  CHOSEN_X_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    40.596    number_of_legal_moves0[18]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.302    40.898 r  CHOSEN_X[31]_i_122/O
                         net (fo=1, routed)           0.000    40.898    CHOSEN_X[31]_i_122_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    41.250 r  CHOSEN_X_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.171    41.421    number_of_legal_moves0[19]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.306    41.727 r  CHOSEN_X[31]_i_121/O
                         net (fo=1, routed)           0.000    41.727    CHOSEN_X[31]_i_121_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.128 r  CHOSEN_X_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.128    CHOSEN_X_reg[31]_i_61_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.350 r  CHOSEN_X_reg[31]_i_125/O[0]
                         net (fo=2, routed)           0.172    42.521    number_of_legal_moves0[20]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.299    42.820 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    42.820    CHOSEN_X[31]_i_185_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.244 r  CHOSEN_X_reg[31]_i_125/O[1]
                         net (fo=2, routed)           0.685    43.930    number_of_legal_moves0[21]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.303    44.233 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    44.233    CHOSEN_X[31]_i_184_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.813 r  CHOSEN_X_reg[31]_i_125/O[2]
                         net (fo=2, routed)           0.685    45.497    number_of_legal_moves0[22]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.302    45.799 r  CHOSEN_X[31]_i_183/O
                         net (fo=1, routed)           0.000    45.799    CHOSEN_X[31]_i_183_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.151 r  CHOSEN_X_reg[31]_i_125/O[3]
                         net (fo=2, routed)           0.171    46.323    number_of_legal_moves0[23]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.306    46.629 r  CHOSEN_X[31]_i_182/O
                         net (fo=1, routed)           0.000    46.629    CHOSEN_X[31]_i_182_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.030 r  CHOSEN_X_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    47.030    CHOSEN_X_reg[31]_i_125_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.252 r  CHOSEN_X_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    47.425    number_of_legal_moves0[24]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.299    47.724 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    47.724    CHOSEN_X[31]_i_129_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.148 r  CHOSEN_X_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    48.834    number_of_legal_moves0[25]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.303    49.137 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    49.137    CHOSEN_X[31]_i_128_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.717 r  CHOSEN_X_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    50.402    number_of_legal_moves0[26]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.302    50.704 r  CHOSEN_X[31]_i_127/O
                         net (fo=1, routed)           0.000    50.704    CHOSEN_X[31]_i_127_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.056 r  CHOSEN_X_reg[31]_i_62/O[3]
                         net (fo=2, routed)           0.173    51.229    number_of_legal_moves0[27]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.306    51.535 r  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.000    51.535    CHOSEN_X[31]_i_126_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.936 r  CHOSEN_X_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.936    CHOSEN_X_reg[31]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.158 r  CHOSEN_X_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    52.331    number_of_legal_moves0[28]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.299    52.630 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    52.630    CHOSEN_X[31]_i_133_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    53.054 r  CHOSEN_X_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.687    53.740    number_of_legal_moves0[29]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.303    54.043 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    54.043    CHOSEN_X[31]_i_132_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.623 r  CHOSEN_X_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    55.308    number_of_legal_moves0[30]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.302    55.610 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.000    55.610    CHOSEN_X[31]_i_131_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.962 f  CHOSEN_X_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.600    56.562    number_of_legal_moves0[31]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.306    56.868 f  CHOSEN_X[31]_i_72/O
                         net (fo=1, routed)           0.162    57.030    CHOSEN_X[31]_i_72_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.124    57.154 f  CHOSEN_X[31]_i_30/O
                         net (fo=1, routed)           1.000    58.153    CHOSEN_X[31]_i_30_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124    58.277 r  CHOSEN_X[31]_i_10/O
                         net (fo=72, routed)          2.605    60.882    CHOSEN_Y1298_out
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    61.006 f  CHOSEN_X[31]_i_32/O
                         net (fo=64, routed)          3.352    64.359    CHOSEN_X[31]_i_32_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    64.483 f  CHOSEN_X[24]_i_2/O
                         net (fo=1, routed)           0.483    64.966    CHOSEN_X[24]_i_2_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.124    65.090 r  CHOSEN_X[24]_i_1/O
                         net (fo=1, routed)           0.000    65.090    CHOSEN_X[24]_i_1_n_0
    SLICE_X12Y30         FDSE                                         r  CHOSEN_X_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_X_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.016ns  (logic 29.099ns (44.757%)  route 35.917ns (55.243%))
  Logic Levels:           90  (CARRY4=47 FDSE=1 LUT1=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X24Y14         FDSE (Prop_fdse_C_Q)         0.419     0.419 f  CHOSEN_Y_reg[1]/Q
                         net (fo=176, routed)         5.936     6.355    vga_display/Q[1]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.299     6.654 r  vga_display/white_pieces[7,2][0]_i_109/O
                         net (fo=1, routed)           0.000     6.654    vga_display/white_pieces[7,2][0]_i_109_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.204 r  vga_display/white_pieces_reg[7,2][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_display/white_pieces_reg[7,2][0]_i_105_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_display/white_pieces_reg[7,2][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_display/white_pieces_reg[7,2][0]_i_104_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  vga_display/white_pieces_reg[7,2][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.432    vga_display/white_pieces_reg[7,2][0]_i_103_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  vga_display/white_pieces_reg[7,2][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.546    vga_display/white_pieces_reg[7,2][0]_i_79_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  vga_display/white_pieces_reg[7,2][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.660    vga_display/white_pieces_reg[7,2][0]_i_78_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  vga_display/white_pieces_reg[7,2][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.774    vga_display/white_pieces_reg[7,2][0]_i_77_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.108 f  vga_display/white_pieces_reg[7,2][0]_i_56/O[1]
                         net (fo=2, routed)           0.995     9.103    vga_display/CHOSEN_Y_reg[27][1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.303     9.406 r  vga_display/CHOSEN_X[31]_i_202/O
                         net (fo=1, routed)           0.000     9.406    vga_display/CHOSEN_X[31]_i_202_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 f  vga_display/CHOSEN_X_reg[31]_i_163/CO[3]
                         net (fo=2, routed)           1.393    11.312    vga_display/legal_moves[0,0]5329_in
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    11.436 f  vga_display/CHOSEN_X[31]_i_116/O
                         net (fo=10, routed)          1.299    12.735    legal_moves[0,0]1
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.859 r  CHOSEN_X[31]_i_60/O
                         net (fo=49, routed)          1.450    14.309    CHOSEN_X[31]_i_60_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124    14.433 r  CHOSEN_X[31]_i_29/O
                         net (fo=2, routed)           0.000    14.433    CHOSEN_X_reg[31]_i_139_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.680 r  CHOSEN_X_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.681    15.361    number_of_legal_moves0[0]
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.299    15.660 r  CHOSEN_X[31]_i_135/O
                         net (fo=1, routed)           0.398    16.058    CHOSEN_X[31]_i_135_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.465 r  CHOSEN_X_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    17.152    number_of_legal_moves0[1]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.303    17.455 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    17.455    CHOSEN_X[31]_i_138_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.035 r  CHOSEN_X_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.688    18.722    number_of_legal_moves0[2]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.302    19.024 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    19.024    CHOSEN_X[31]_i_137_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.376 r  CHOSEN_X_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    19.549    number_of_legal_moves0[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.306    19.855 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    19.855    CHOSEN_X[31]_i_136_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.256 r  CHOSEN_X_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.256    CHOSEN_X_reg[31]_i_65_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.478 r  CHOSEN_X_reg[31]_i_59/O[0]
                         net (fo=2, routed)           1.049    21.527    number_of_legal_moves0[4]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.299    21.826 r  CHOSEN_X[31]_i_114/O
                         net (fo=1, routed)           0.000    21.826    CHOSEN_X[31]_i_114_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.250 r  CHOSEN_X_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.686    22.937    number_of_legal_moves0[5]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    23.240 r  CHOSEN_X[31]_i_113/O
                         net (fo=1, routed)           0.000    23.240    CHOSEN_X[31]_i_113_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.820 r  CHOSEN_X_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    24.504    number_of_legal_moves0[6]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.302    24.806 r  CHOSEN_X[31]_i_112/O
                         net (fo=1, routed)           0.000    24.806    CHOSEN_X[31]_i_112_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.158 r  CHOSEN_X_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.176    25.334    number_of_legal_moves0[7]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.306    25.640 r  CHOSEN_X[31]_i_111/O
                         net (fo=1, routed)           0.000    25.640    CHOSEN_X[31]_i_111_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.041 r  CHOSEN_X_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.041    CHOSEN_X_reg[31]_i_59_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.263 r  CHOSEN_X_reg[31]_i_134/O[0]
                         net (fo=2, routed)           0.469    26.732    number_of_legal_moves0[8]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.299    27.031 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    27.031    CHOSEN_X[31]_i_189_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.455 r  CHOSEN_X_reg[31]_i_134/O[1]
                         net (fo=2, routed)           0.593    28.048    number_of_legal_moves0[9]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    28.351 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    28.351    CHOSEN_X[31]_i_188_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.931 r  CHOSEN_X_reg[31]_i_134/O[2]
                         net (fo=2, routed)           0.685    29.616    number_of_legal_moves0[10]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.302    29.918 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    29.918    CHOSEN_X[31]_i_187_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.270 r  CHOSEN_X_reg[31]_i_134/O[3]
                         net (fo=2, routed)           0.173    30.443    number_of_legal_moves0[11]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.306    30.749 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    30.749    CHOSEN_X[31]_i_186_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  CHOSEN_X_reg[31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    31.150    CHOSEN_X_reg[31]_i_134_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.372 r  CHOSEN_X_reg[31]_i_66/O[0]
                         net (fo=2, routed)           1.049    32.421    number_of_legal_moves0[12]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.299    32.720 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    32.720    CHOSEN_X[31]_i_143_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.144 r  CHOSEN_X_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.687    33.831    number_of_legal_moves0[13]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.303    34.134 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    34.134    CHOSEN_X[31]_i_142_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.714 r  CHOSEN_X_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.683    35.397    number_of_legal_moves0[14]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.302    35.699 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    35.699    CHOSEN_X[31]_i_141_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    36.051 r  CHOSEN_X_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    36.224    number_of_legal_moves0[15]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.306    36.530 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    36.530    CHOSEN_X[31]_i_140_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.931 r  CHOSEN_X_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    36.931    CHOSEN_X_reg[31]_i_66_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.153 r  CHOSEN_X_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.468    37.621    number_of_legal_moves0[16]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.299    37.920 r  CHOSEN_X[31]_i_124/O
                         net (fo=1, routed)           0.000    37.920    CHOSEN_X[31]_i_124_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    38.344 r  CHOSEN_X_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    39.029    number_of_legal_moves0[17]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.303    39.332 r  CHOSEN_X[31]_i_123/O
                         net (fo=1, routed)           0.000    39.332    CHOSEN_X[31]_i_123_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.912 r  CHOSEN_X_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    40.596    number_of_legal_moves0[18]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.302    40.898 r  CHOSEN_X[31]_i_122/O
                         net (fo=1, routed)           0.000    40.898    CHOSEN_X[31]_i_122_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    41.250 r  CHOSEN_X_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.171    41.421    number_of_legal_moves0[19]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.306    41.727 r  CHOSEN_X[31]_i_121/O
                         net (fo=1, routed)           0.000    41.727    CHOSEN_X[31]_i_121_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.128 r  CHOSEN_X_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.128    CHOSEN_X_reg[31]_i_61_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.350 r  CHOSEN_X_reg[31]_i_125/O[0]
                         net (fo=2, routed)           0.172    42.521    number_of_legal_moves0[20]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.299    42.820 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    42.820    CHOSEN_X[31]_i_185_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.244 r  CHOSEN_X_reg[31]_i_125/O[1]
                         net (fo=2, routed)           0.685    43.930    number_of_legal_moves0[21]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.303    44.233 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    44.233    CHOSEN_X[31]_i_184_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.813 r  CHOSEN_X_reg[31]_i_125/O[2]
                         net (fo=2, routed)           0.685    45.497    number_of_legal_moves0[22]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.302    45.799 r  CHOSEN_X[31]_i_183/O
                         net (fo=1, routed)           0.000    45.799    CHOSEN_X[31]_i_183_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.151 r  CHOSEN_X_reg[31]_i_125/O[3]
                         net (fo=2, routed)           0.171    46.323    number_of_legal_moves0[23]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.306    46.629 r  CHOSEN_X[31]_i_182/O
                         net (fo=1, routed)           0.000    46.629    CHOSEN_X[31]_i_182_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.030 r  CHOSEN_X_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    47.030    CHOSEN_X_reg[31]_i_125_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.252 r  CHOSEN_X_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    47.425    number_of_legal_moves0[24]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.299    47.724 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    47.724    CHOSEN_X[31]_i_129_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.148 r  CHOSEN_X_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    48.834    number_of_legal_moves0[25]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.303    49.137 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    49.137    CHOSEN_X[31]_i_128_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.717 r  CHOSEN_X_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    50.402    number_of_legal_moves0[26]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.302    50.704 r  CHOSEN_X[31]_i_127/O
                         net (fo=1, routed)           0.000    50.704    CHOSEN_X[31]_i_127_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.056 r  CHOSEN_X_reg[31]_i_62/O[3]
                         net (fo=2, routed)           0.173    51.229    number_of_legal_moves0[27]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.306    51.535 r  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.000    51.535    CHOSEN_X[31]_i_126_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.936 r  CHOSEN_X_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.936    CHOSEN_X_reg[31]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.158 r  CHOSEN_X_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    52.331    number_of_legal_moves0[28]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.299    52.630 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    52.630    CHOSEN_X[31]_i_133_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    53.054 r  CHOSEN_X_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.687    53.740    number_of_legal_moves0[29]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.303    54.043 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    54.043    CHOSEN_X[31]_i_132_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.623 r  CHOSEN_X_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    55.308    number_of_legal_moves0[30]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.302    55.610 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.000    55.610    CHOSEN_X[31]_i_131_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.962 f  CHOSEN_X_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.600    56.562    number_of_legal_moves0[31]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.306    56.868 f  CHOSEN_X[31]_i_72/O
                         net (fo=1, routed)           0.162    57.030    CHOSEN_X[31]_i_72_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.124    57.154 f  CHOSEN_X[31]_i_30/O
                         net (fo=1, routed)           1.000    58.153    CHOSEN_X[31]_i_30_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124    58.277 r  CHOSEN_X[31]_i_10/O
                         net (fo=72, routed)          2.605    60.882    CHOSEN_Y1298_out
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    61.006 f  CHOSEN_X[31]_i_32/O
                         net (fo=64, routed)          3.101    64.107    CHOSEN_X[31]_i_32_n_0
    SLICE_X20Y30         LUT5 (Prop_lut5_I0_O)        0.124    64.231 f  CHOSEN_X[29]_i_2/O
                         net (fo=1, routed)           0.661    64.892    CHOSEN_X[29]_i_2_n_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I4_O)        0.124    65.016 r  CHOSEN_X[29]_i_1/O
                         net (fo=1, routed)           0.000    65.016    CHOSEN_X[29]_i_1_n_0
    SLICE_X20Y30         FDSE                                         r  CHOSEN_X_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.863ns  (logic 29.099ns (44.862%)  route 35.764ns (55.138%))
  Logic Levels:           90  (CARRY4=47 FDSE=1 LUT1=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X24Y14         FDSE (Prop_fdse_C_Q)         0.419     0.419 f  CHOSEN_Y_reg[1]/Q
                         net (fo=176, routed)         5.936     6.355    vga_display/Q[1]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.299     6.654 r  vga_display/white_pieces[7,2][0]_i_109/O
                         net (fo=1, routed)           0.000     6.654    vga_display/white_pieces[7,2][0]_i_109_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.204 r  vga_display/white_pieces_reg[7,2][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_display/white_pieces_reg[7,2][0]_i_105_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_display/white_pieces_reg[7,2][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_display/white_pieces_reg[7,2][0]_i_104_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  vga_display/white_pieces_reg[7,2][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.432    vga_display/white_pieces_reg[7,2][0]_i_103_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  vga_display/white_pieces_reg[7,2][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.546    vga_display/white_pieces_reg[7,2][0]_i_79_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  vga_display/white_pieces_reg[7,2][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.660    vga_display/white_pieces_reg[7,2][0]_i_78_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  vga_display/white_pieces_reg[7,2][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.774    vga_display/white_pieces_reg[7,2][0]_i_77_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.108 f  vga_display/white_pieces_reg[7,2][0]_i_56/O[1]
                         net (fo=2, routed)           0.995     9.103    vga_display/CHOSEN_Y_reg[27][1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.303     9.406 r  vga_display/CHOSEN_X[31]_i_202/O
                         net (fo=1, routed)           0.000     9.406    vga_display/CHOSEN_X[31]_i_202_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 f  vga_display/CHOSEN_X_reg[31]_i_163/CO[3]
                         net (fo=2, routed)           1.393    11.312    vga_display/legal_moves[0,0]5329_in
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    11.436 f  vga_display/CHOSEN_X[31]_i_116/O
                         net (fo=10, routed)          1.299    12.735    legal_moves[0,0]1
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.859 r  CHOSEN_X[31]_i_60/O
                         net (fo=49, routed)          1.450    14.309    CHOSEN_X[31]_i_60_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124    14.433 r  CHOSEN_X[31]_i_29/O
                         net (fo=2, routed)           0.000    14.433    CHOSEN_X_reg[31]_i_139_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.680 r  CHOSEN_X_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.681    15.361    number_of_legal_moves0[0]
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.299    15.660 r  CHOSEN_X[31]_i_135/O
                         net (fo=1, routed)           0.398    16.058    CHOSEN_X[31]_i_135_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.465 r  CHOSEN_X_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    17.152    number_of_legal_moves0[1]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.303    17.455 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    17.455    CHOSEN_X[31]_i_138_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.035 r  CHOSEN_X_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.688    18.722    number_of_legal_moves0[2]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.302    19.024 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    19.024    CHOSEN_X[31]_i_137_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.376 r  CHOSEN_X_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    19.549    number_of_legal_moves0[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.306    19.855 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    19.855    CHOSEN_X[31]_i_136_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.256 r  CHOSEN_X_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.256    CHOSEN_X_reg[31]_i_65_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.478 r  CHOSEN_X_reg[31]_i_59/O[0]
                         net (fo=2, routed)           1.049    21.527    number_of_legal_moves0[4]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.299    21.826 r  CHOSEN_X[31]_i_114/O
                         net (fo=1, routed)           0.000    21.826    CHOSEN_X[31]_i_114_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.250 r  CHOSEN_X_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.686    22.937    number_of_legal_moves0[5]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    23.240 r  CHOSEN_X[31]_i_113/O
                         net (fo=1, routed)           0.000    23.240    CHOSEN_X[31]_i_113_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.820 r  CHOSEN_X_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    24.504    number_of_legal_moves0[6]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.302    24.806 r  CHOSEN_X[31]_i_112/O
                         net (fo=1, routed)           0.000    24.806    CHOSEN_X[31]_i_112_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.158 r  CHOSEN_X_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.176    25.334    number_of_legal_moves0[7]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.306    25.640 r  CHOSEN_X[31]_i_111/O
                         net (fo=1, routed)           0.000    25.640    CHOSEN_X[31]_i_111_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.041 r  CHOSEN_X_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.041    CHOSEN_X_reg[31]_i_59_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.263 r  CHOSEN_X_reg[31]_i_134/O[0]
                         net (fo=2, routed)           0.469    26.732    number_of_legal_moves0[8]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.299    27.031 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    27.031    CHOSEN_X[31]_i_189_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.455 r  CHOSEN_X_reg[31]_i_134/O[1]
                         net (fo=2, routed)           0.593    28.048    number_of_legal_moves0[9]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    28.351 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    28.351    CHOSEN_X[31]_i_188_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.931 r  CHOSEN_X_reg[31]_i_134/O[2]
                         net (fo=2, routed)           0.685    29.616    number_of_legal_moves0[10]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.302    29.918 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    29.918    CHOSEN_X[31]_i_187_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.270 r  CHOSEN_X_reg[31]_i_134/O[3]
                         net (fo=2, routed)           0.173    30.443    number_of_legal_moves0[11]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.306    30.749 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    30.749    CHOSEN_X[31]_i_186_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  CHOSEN_X_reg[31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    31.150    CHOSEN_X_reg[31]_i_134_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.372 r  CHOSEN_X_reg[31]_i_66/O[0]
                         net (fo=2, routed)           1.049    32.421    number_of_legal_moves0[12]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.299    32.720 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    32.720    CHOSEN_X[31]_i_143_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.144 r  CHOSEN_X_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.687    33.831    number_of_legal_moves0[13]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.303    34.134 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    34.134    CHOSEN_X[31]_i_142_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.714 r  CHOSEN_X_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.683    35.397    number_of_legal_moves0[14]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.302    35.699 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    35.699    CHOSEN_X[31]_i_141_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    36.051 r  CHOSEN_X_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    36.224    number_of_legal_moves0[15]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.306    36.530 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    36.530    CHOSEN_X[31]_i_140_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.931 r  CHOSEN_X_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    36.931    CHOSEN_X_reg[31]_i_66_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.153 r  CHOSEN_X_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.468    37.621    number_of_legal_moves0[16]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.299    37.920 r  CHOSEN_X[31]_i_124/O
                         net (fo=1, routed)           0.000    37.920    CHOSEN_X[31]_i_124_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    38.344 r  CHOSEN_X_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    39.029    number_of_legal_moves0[17]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.303    39.332 r  CHOSEN_X[31]_i_123/O
                         net (fo=1, routed)           0.000    39.332    CHOSEN_X[31]_i_123_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.912 r  CHOSEN_X_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    40.596    number_of_legal_moves0[18]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.302    40.898 r  CHOSEN_X[31]_i_122/O
                         net (fo=1, routed)           0.000    40.898    CHOSEN_X[31]_i_122_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    41.250 r  CHOSEN_X_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.171    41.421    number_of_legal_moves0[19]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.306    41.727 r  CHOSEN_X[31]_i_121/O
                         net (fo=1, routed)           0.000    41.727    CHOSEN_X[31]_i_121_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.128 r  CHOSEN_X_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.128    CHOSEN_X_reg[31]_i_61_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.350 r  CHOSEN_X_reg[31]_i_125/O[0]
                         net (fo=2, routed)           0.172    42.521    number_of_legal_moves0[20]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.299    42.820 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    42.820    CHOSEN_X[31]_i_185_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.244 r  CHOSEN_X_reg[31]_i_125/O[1]
                         net (fo=2, routed)           0.685    43.930    number_of_legal_moves0[21]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.303    44.233 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    44.233    CHOSEN_X[31]_i_184_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.813 r  CHOSEN_X_reg[31]_i_125/O[2]
                         net (fo=2, routed)           0.685    45.497    number_of_legal_moves0[22]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.302    45.799 r  CHOSEN_X[31]_i_183/O
                         net (fo=1, routed)           0.000    45.799    CHOSEN_X[31]_i_183_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.151 r  CHOSEN_X_reg[31]_i_125/O[3]
                         net (fo=2, routed)           0.171    46.323    number_of_legal_moves0[23]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.306    46.629 r  CHOSEN_X[31]_i_182/O
                         net (fo=1, routed)           0.000    46.629    CHOSEN_X[31]_i_182_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.030 r  CHOSEN_X_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    47.030    CHOSEN_X_reg[31]_i_125_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.252 r  CHOSEN_X_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    47.425    number_of_legal_moves0[24]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.299    47.724 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    47.724    CHOSEN_X[31]_i_129_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.148 r  CHOSEN_X_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    48.834    number_of_legal_moves0[25]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.303    49.137 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    49.137    CHOSEN_X[31]_i_128_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.717 r  CHOSEN_X_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    50.402    number_of_legal_moves0[26]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.302    50.704 r  CHOSEN_X[31]_i_127/O
                         net (fo=1, routed)           0.000    50.704    CHOSEN_X[31]_i_127_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.056 r  CHOSEN_X_reg[31]_i_62/O[3]
                         net (fo=2, routed)           0.173    51.229    number_of_legal_moves0[27]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.306    51.535 r  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.000    51.535    CHOSEN_X[31]_i_126_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.936 r  CHOSEN_X_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.936    CHOSEN_X_reg[31]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.158 r  CHOSEN_X_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    52.331    number_of_legal_moves0[28]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.299    52.630 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    52.630    CHOSEN_X[31]_i_133_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    53.054 r  CHOSEN_X_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.687    53.740    number_of_legal_moves0[29]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.303    54.043 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    54.043    CHOSEN_X[31]_i_132_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.623 r  CHOSEN_X_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    55.308    number_of_legal_moves0[30]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.302    55.610 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.000    55.610    CHOSEN_X[31]_i_131_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.962 f  CHOSEN_X_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.600    56.562    number_of_legal_moves0[31]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.306    56.868 f  CHOSEN_X[31]_i_72/O
                         net (fo=1, routed)           0.162    57.030    CHOSEN_X[31]_i_72_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.124    57.154 f  CHOSEN_X[31]_i_30/O
                         net (fo=1, routed)           1.000    58.153    CHOSEN_X[31]_i_30_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124    58.277 r  CHOSEN_X[31]_i_10/O
                         net (fo=72, routed)          2.605    60.882    CHOSEN_Y1298_out
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    61.006 f  CHOSEN_X[31]_i_32/O
                         net (fo=64, routed)          2.960    63.966    CHOSEN_X[31]_i_32_n_0
    SLICE_X24Y12         LUT5 (Prop_lut5_I0_O)        0.124    64.090 f  CHOSEN_Y[17]_i_2/O
                         net (fo=1, routed)           0.650    64.739    CHOSEN_Y[17]_i_2_n_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I4_O)        0.124    64.863 r  CHOSEN_Y[17]_i_1/O
                         net (fo=1, routed)           0.000    64.863    CHOSEN_Y[17]_i_1_n_0
    SLICE_X24Y12         FDSE                                         r  CHOSEN_Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.852ns  (logic 29.099ns (44.870%)  route 35.753ns (55.130%))
  Logic Levels:           90  (CARRY4=47 FDSE=1 LUT1=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X24Y14         FDSE (Prop_fdse_C_Q)         0.419     0.419 f  CHOSEN_Y_reg[1]/Q
                         net (fo=176, routed)         5.936     6.355    vga_display/Q[1]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.299     6.654 r  vga_display/white_pieces[7,2][0]_i_109/O
                         net (fo=1, routed)           0.000     6.654    vga_display/white_pieces[7,2][0]_i_109_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.204 r  vga_display/white_pieces_reg[7,2][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_display/white_pieces_reg[7,2][0]_i_105_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_display/white_pieces_reg[7,2][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_display/white_pieces_reg[7,2][0]_i_104_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  vga_display/white_pieces_reg[7,2][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.432    vga_display/white_pieces_reg[7,2][0]_i_103_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  vga_display/white_pieces_reg[7,2][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.546    vga_display/white_pieces_reg[7,2][0]_i_79_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  vga_display/white_pieces_reg[7,2][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.660    vga_display/white_pieces_reg[7,2][0]_i_78_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  vga_display/white_pieces_reg[7,2][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.774    vga_display/white_pieces_reg[7,2][0]_i_77_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.108 f  vga_display/white_pieces_reg[7,2][0]_i_56/O[1]
                         net (fo=2, routed)           0.995     9.103    vga_display/CHOSEN_Y_reg[27][1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.303     9.406 r  vga_display/CHOSEN_X[31]_i_202/O
                         net (fo=1, routed)           0.000     9.406    vga_display/CHOSEN_X[31]_i_202_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 f  vga_display/CHOSEN_X_reg[31]_i_163/CO[3]
                         net (fo=2, routed)           1.393    11.312    vga_display/legal_moves[0,0]5329_in
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    11.436 f  vga_display/CHOSEN_X[31]_i_116/O
                         net (fo=10, routed)          1.299    12.735    legal_moves[0,0]1
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.859 r  CHOSEN_X[31]_i_60/O
                         net (fo=49, routed)          1.450    14.309    CHOSEN_X[31]_i_60_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124    14.433 r  CHOSEN_X[31]_i_29/O
                         net (fo=2, routed)           0.000    14.433    CHOSEN_X_reg[31]_i_139_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.680 r  CHOSEN_X_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.681    15.361    number_of_legal_moves0[0]
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.299    15.660 r  CHOSEN_X[31]_i_135/O
                         net (fo=1, routed)           0.398    16.058    CHOSEN_X[31]_i_135_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.465 r  CHOSEN_X_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    17.152    number_of_legal_moves0[1]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.303    17.455 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    17.455    CHOSEN_X[31]_i_138_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.035 r  CHOSEN_X_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.688    18.722    number_of_legal_moves0[2]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.302    19.024 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    19.024    CHOSEN_X[31]_i_137_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.376 r  CHOSEN_X_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    19.549    number_of_legal_moves0[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.306    19.855 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    19.855    CHOSEN_X[31]_i_136_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.256 r  CHOSEN_X_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.256    CHOSEN_X_reg[31]_i_65_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.478 r  CHOSEN_X_reg[31]_i_59/O[0]
                         net (fo=2, routed)           1.049    21.527    number_of_legal_moves0[4]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.299    21.826 r  CHOSEN_X[31]_i_114/O
                         net (fo=1, routed)           0.000    21.826    CHOSEN_X[31]_i_114_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.250 r  CHOSEN_X_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.686    22.937    number_of_legal_moves0[5]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    23.240 r  CHOSEN_X[31]_i_113/O
                         net (fo=1, routed)           0.000    23.240    CHOSEN_X[31]_i_113_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.820 r  CHOSEN_X_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    24.504    number_of_legal_moves0[6]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.302    24.806 r  CHOSEN_X[31]_i_112/O
                         net (fo=1, routed)           0.000    24.806    CHOSEN_X[31]_i_112_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.158 r  CHOSEN_X_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.176    25.334    number_of_legal_moves0[7]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.306    25.640 r  CHOSEN_X[31]_i_111/O
                         net (fo=1, routed)           0.000    25.640    CHOSEN_X[31]_i_111_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.041 r  CHOSEN_X_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.041    CHOSEN_X_reg[31]_i_59_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.263 r  CHOSEN_X_reg[31]_i_134/O[0]
                         net (fo=2, routed)           0.469    26.732    number_of_legal_moves0[8]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.299    27.031 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    27.031    CHOSEN_X[31]_i_189_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.455 r  CHOSEN_X_reg[31]_i_134/O[1]
                         net (fo=2, routed)           0.593    28.048    number_of_legal_moves0[9]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    28.351 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    28.351    CHOSEN_X[31]_i_188_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.931 r  CHOSEN_X_reg[31]_i_134/O[2]
                         net (fo=2, routed)           0.685    29.616    number_of_legal_moves0[10]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.302    29.918 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    29.918    CHOSEN_X[31]_i_187_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.270 r  CHOSEN_X_reg[31]_i_134/O[3]
                         net (fo=2, routed)           0.173    30.443    number_of_legal_moves0[11]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.306    30.749 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    30.749    CHOSEN_X[31]_i_186_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  CHOSEN_X_reg[31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    31.150    CHOSEN_X_reg[31]_i_134_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.372 r  CHOSEN_X_reg[31]_i_66/O[0]
                         net (fo=2, routed)           1.049    32.421    number_of_legal_moves0[12]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.299    32.720 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    32.720    CHOSEN_X[31]_i_143_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.144 r  CHOSEN_X_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.687    33.831    number_of_legal_moves0[13]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.303    34.134 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    34.134    CHOSEN_X[31]_i_142_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.714 r  CHOSEN_X_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.683    35.397    number_of_legal_moves0[14]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.302    35.699 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    35.699    CHOSEN_X[31]_i_141_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    36.051 r  CHOSEN_X_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    36.224    number_of_legal_moves0[15]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.306    36.530 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    36.530    CHOSEN_X[31]_i_140_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.931 r  CHOSEN_X_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    36.931    CHOSEN_X_reg[31]_i_66_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.153 r  CHOSEN_X_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.468    37.621    number_of_legal_moves0[16]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.299    37.920 r  CHOSEN_X[31]_i_124/O
                         net (fo=1, routed)           0.000    37.920    CHOSEN_X[31]_i_124_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    38.344 r  CHOSEN_X_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    39.029    number_of_legal_moves0[17]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.303    39.332 r  CHOSEN_X[31]_i_123/O
                         net (fo=1, routed)           0.000    39.332    CHOSEN_X[31]_i_123_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.912 r  CHOSEN_X_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    40.596    number_of_legal_moves0[18]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.302    40.898 r  CHOSEN_X[31]_i_122/O
                         net (fo=1, routed)           0.000    40.898    CHOSEN_X[31]_i_122_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    41.250 r  CHOSEN_X_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.171    41.421    number_of_legal_moves0[19]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.306    41.727 r  CHOSEN_X[31]_i_121/O
                         net (fo=1, routed)           0.000    41.727    CHOSEN_X[31]_i_121_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.128 r  CHOSEN_X_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.128    CHOSEN_X_reg[31]_i_61_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.350 r  CHOSEN_X_reg[31]_i_125/O[0]
                         net (fo=2, routed)           0.172    42.521    number_of_legal_moves0[20]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.299    42.820 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    42.820    CHOSEN_X[31]_i_185_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.244 r  CHOSEN_X_reg[31]_i_125/O[1]
                         net (fo=2, routed)           0.685    43.930    number_of_legal_moves0[21]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.303    44.233 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    44.233    CHOSEN_X[31]_i_184_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.813 r  CHOSEN_X_reg[31]_i_125/O[2]
                         net (fo=2, routed)           0.685    45.497    number_of_legal_moves0[22]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.302    45.799 r  CHOSEN_X[31]_i_183/O
                         net (fo=1, routed)           0.000    45.799    CHOSEN_X[31]_i_183_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.151 r  CHOSEN_X_reg[31]_i_125/O[3]
                         net (fo=2, routed)           0.171    46.323    number_of_legal_moves0[23]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.306    46.629 r  CHOSEN_X[31]_i_182/O
                         net (fo=1, routed)           0.000    46.629    CHOSEN_X[31]_i_182_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.030 r  CHOSEN_X_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    47.030    CHOSEN_X_reg[31]_i_125_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.252 r  CHOSEN_X_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    47.425    number_of_legal_moves0[24]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.299    47.724 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    47.724    CHOSEN_X[31]_i_129_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.148 r  CHOSEN_X_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    48.834    number_of_legal_moves0[25]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.303    49.137 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    49.137    CHOSEN_X[31]_i_128_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.717 r  CHOSEN_X_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    50.402    number_of_legal_moves0[26]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.302    50.704 r  CHOSEN_X[31]_i_127/O
                         net (fo=1, routed)           0.000    50.704    CHOSEN_X[31]_i_127_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.056 r  CHOSEN_X_reg[31]_i_62/O[3]
                         net (fo=2, routed)           0.173    51.229    number_of_legal_moves0[27]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.306    51.535 r  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.000    51.535    CHOSEN_X[31]_i_126_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.936 r  CHOSEN_X_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.936    CHOSEN_X_reg[31]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.158 r  CHOSEN_X_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    52.331    number_of_legal_moves0[28]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.299    52.630 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    52.630    CHOSEN_X[31]_i_133_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    53.054 r  CHOSEN_X_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.687    53.740    number_of_legal_moves0[29]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.303    54.043 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    54.043    CHOSEN_X[31]_i_132_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.623 r  CHOSEN_X_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    55.308    number_of_legal_moves0[30]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.302    55.610 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.000    55.610    CHOSEN_X[31]_i_131_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.962 f  CHOSEN_X_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.600    56.562    number_of_legal_moves0[31]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.306    56.868 f  CHOSEN_X[31]_i_72/O
                         net (fo=1, routed)           0.162    57.030    CHOSEN_X[31]_i_72_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.124    57.154 f  CHOSEN_X[31]_i_30/O
                         net (fo=1, routed)           1.000    58.153    CHOSEN_X[31]_i_30_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124    58.277 r  CHOSEN_X[31]_i_10/O
                         net (fo=72, routed)          2.605    60.882    CHOSEN_Y1298_out
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    61.006 f  CHOSEN_X[31]_i_32/O
                         net (fo=64, routed)          3.154    64.160    CHOSEN_X[31]_i_32_n_0
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124    64.284 f  CHOSEN_Y[23]_i_2/O
                         net (fo=1, routed)           0.444    64.728    CHOSEN_Y[23]_i_2_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124    64.852 r  CHOSEN_Y[23]_i_1/O
                         net (fo=1, routed)           0.000    64.852    CHOSEN_Y[23]_i_1_n_0
    SLICE_X24Y11         FDSE                                         r  CHOSEN_Y_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_X_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.841ns  (logic 29.099ns (44.877%)  route 35.742ns (55.123%))
  Logic Levels:           90  (CARRY4=47 FDSE=1 LUT1=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X24Y14         FDSE (Prop_fdse_C_Q)         0.419     0.419 f  CHOSEN_Y_reg[1]/Q
                         net (fo=176, routed)         5.936     6.355    vga_display/Q[1]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.299     6.654 r  vga_display/white_pieces[7,2][0]_i_109/O
                         net (fo=1, routed)           0.000     6.654    vga_display/white_pieces[7,2][0]_i_109_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.204 r  vga_display/white_pieces_reg[7,2][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_display/white_pieces_reg[7,2][0]_i_105_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_display/white_pieces_reg[7,2][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_display/white_pieces_reg[7,2][0]_i_104_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  vga_display/white_pieces_reg[7,2][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.432    vga_display/white_pieces_reg[7,2][0]_i_103_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  vga_display/white_pieces_reg[7,2][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.546    vga_display/white_pieces_reg[7,2][0]_i_79_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  vga_display/white_pieces_reg[7,2][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.660    vga_display/white_pieces_reg[7,2][0]_i_78_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  vga_display/white_pieces_reg[7,2][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.774    vga_display/white_pieces_reg[7,2][0]_i_77_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.108 f  vga_display/white_pieces_reg[7,2][0]_i_56/O[1]
                         net (fo=2, routed)           0.995     9.103    vga_display/CHOSEN_Y_reg[27][1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.303     9.406 r  vga_display/CHOSEN_X[31]_i_202/O
                         net (fo=1, routed)           0.000     9.406    vga_display/CHOSEN_X[31]_i_202_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 f  vga_display/CHOSEN_X_reg[31]_i_163/CO[3]
                         net (fo=2, routed)           1.393    11.312    vga_display/legal_moves[0,0]5329_in
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    11.436 f  vga_display/CHOSEN_X[31]_i_116/O
                         net (fo=10, routed)          1.299    12.735    legal_moves[0,0]1
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.859 r  CHOSEN_X[31]_i_60/O
                         net (fo=49, routed)          1.450    14.309    CHOSEN_X[31]_i_60_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124    14.433 r  CHOSEN_X[31]_i_29/O
                         net (fo=2, routed)           0.000    14.433    CHOSEN_X_reg[31]_i_139_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.680 r  CHOSEN_X_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.681    15.361    number_of_legal_moves0[0]
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.299    15.660 r  CHOSEN_X[31]_i_135/O
                         net (fo=1, routed)           0.398    16.058    CHOSEN_X[31]_i_135_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.465 r  CHOSEN_X_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    17.152    number_of_legal_moves0[1]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.303    17.455 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    17.455    CHOSEN_X[31]_i_138_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.035 r  CHOSEN_X_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.688    18.722    number_of_legal_moves0[2]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.302    19.024 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    19.024    CHOSEN_X[31]_i_137_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.376 r  CHOSEN_X_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    19.549    number_of_legal_moves0[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.306    19.855 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    19.855    CHOSEN_X[31]_i_136_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.256 r  CHOSEN_X_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.256    CHOSEN_X_reg[31]_i_65_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.478 r  CHOSEN_X_reg[31]_i_59/O[0]
                         net (fo=2, routed)           1.049    21.527    number_of_legal_moves0[4]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.299    21.826 r  CHOSEN_X[31]_i_114/O
                         net (fo=1, routed)           0.000    21.826    CHOSEN_X[31]_i_114_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.250 r  CHOSEN_X_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.686    22.937    number_of_legal_moves0[5]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    23.240 r  CHOSEN_X[31]_i_113/O
                         net (fo=1, routed)           0.000    23.240    CHOSEN_X[31]_i_113_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.820 r  CHOSEN_X_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    24.504    number_of_legal_moves0[6]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.302    24.806 r  CHOSEN_X[31]_i_112/O
                         net (fo=1, routed)           0.000    24.806    CHOSEN_X[31]_i_112_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.158 r  CHOSEN_X_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.176    25.334    number_of_legal_moves0[7]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.306    25.640 r  CHOSEN_X[31]_i_111/O
                         net (fo=1, routed)           0.000    25.640    CHOSEN_X[31]_i_111_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.041 r  CHOSEN_X_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.041    CHOSEN_X_reg[31]_i_59_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.263 r  CHOSEN_X_reg[31]_i_134/O[0]
                         net (fo=2, routed)           0.469    26.732    number_of_legal_moves0[8]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.299    27.031 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    27.031    CHOSEN_X[31]_i_189_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.455 r  CHOSEN_X_reg[31]_i_134/O[1]
                         net (fo=2, routed)           0.593    28.048    number_of_legal_moves0[9]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    28.351 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    28.351    CHOSEN_X[31]_i_188_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.931 r  CHOSEN_X_reg[31]_i_134/O[2]
                         net (fo=2, routed)           0.685    29.616    number_of_legal_moves0[10]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.302    29.918 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    29.918    CHOSEN_X[31]_i_187_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.270 r  CHOSEN_X_reg[31]_i_134/O[3]
                         net (fo=2, routed)           0.173    30.443    number_of_legal_moves0[11]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.306    30.749 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    30.749    CHOSEN_X[31]_i_186_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  CHOSEN_X_reg[31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    31.150    CHOSEN_X_reg[31]_i_134_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.372 r  CHOSEN_X_reg[31]_i_66/O[0]
                         net (fo=2, routed)           1.049    32.421    number_of_legal_moves0[12]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.299    32.720 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    32.720    CHOSEN_X[31]_i_143_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.144 r  CHOSEN_X_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.687    33.831    number_of_legal_moves0[13]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.303    34.134 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    34.134    CHOSEN_X[31]_i_142_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.714 r  CHOSEN_X_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.683    35.397    number_of_legal_moves0[14]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.302    35.699 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    35.699    CHOSEN_X[31]_i_141_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    36.051 r  CHOSEN_X_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    36.224    number_of_legal_moves0[15]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.306    36.530 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    36.530    CHOSEN_X[31]_i_140_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.931 r  CHOSEN_X_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    36.931    CHOSEN_X_reg[31]_i_66_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.153 r  CHOSEN_X_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.468    37.621    number_of_legal_moves0[16]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.299    37.920 r  CHOSEN_X[31]_i_124/O
                         net (fo=1, routed)           0.000    37.920    CHOSEN_X[31]_i_124_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    38.344 r  CHOSEN_X_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    39.029    number_of_legal_moves0[17]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.303    39.332 r  CHOSEN_X[31]_i_123/O
                         net (fo=1, routed)           0.000    39.332    CHOSEN_X[31]_i_123_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.912 r  CHOSEN_X_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    40.596    number_of_legal_moves0[18]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.302    40.898 r  CHOSEN_X[31]_i_122/O
                         net (fo=1, routed)           0.000    40.898    CHOSEN_X[31]_i_122_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    41.250 r  CHOSEN_X_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.171    41.421    number_of_legal_moves0[19]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.306    41.727 r  CHOSEN_X[31]_i_121/O
                         net (fo=1, routed)           0.000    41.727    CHOSEN_X[31]_i_121_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.128 r  CHOSEN_X_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.128    CHOSEN_X_reg[31]_i_61_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.350 r  CHOSEN_X_reg[31]_i_125/O[0]
                         net (fo=2, routed)           0.172    42.521    number_of_legal_moves0[20]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.299    42.820 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    42.820    CHOSEN_X[31]_i_185_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.244 r  CHOSEN_X_reg[31]_i_125/O[1]
                         net (fo=2, routed)           0.685    43.930    number_of_legal_moves0[21]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.303    44.233 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    44.233    CHOSEN_X[31]_i_184_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.813 r  CHOSEN_X_reg[31]_i_125/O[2]
                         net (fo=2, routed)           0.685    45.497    number_of_legal_moves0[22]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.302    45.799 r  CHOSEN_X[31]_i_183/O
                         net (fo=1, routed)           0.000    45.799    CHOSEN_X[31]_i_183_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.151 r  CHOSEN_X_reg[31]_i_125/O[3]
                         net (fo=2, routed)           0.171    46.323    number_of_legal_moves0[23]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.306    46.629 r  CHOSEN_X[31]_i_182/O
                         net (fo=1, routed)           0.000    46.629    CHOSEN_X[31]_i_182_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.030 r  CHOSEN_X_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    47.030    CHOSEN_X_reg[31]_i_125_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.252 r  CHOSEN_X_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    47.425    number_of_legal_moves0[24]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.299    47.724 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    47.724    CHOSEN_X[31]_i_129_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.148 r  CHOSEN_X_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    48.834    number_of_legal_moves0[25]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.303    49.137 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    49.137    CHOSEN_X[31]_i_128_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.717 r  CHOSEN_X_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    50.402    number_of_legal_moves0[26]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.302    50.704 r  CHOSEN_X[31]_i_127/O
                         net (fo=1, routed)           0.000    50.704    CHOSEN_X[31]_i_127_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.056 r  CHOSEN_X_reg[31]_i_62/O[3]
                         net (fo=2, routed)           0.173    51.229    number_of_legal_moves0[27]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.306    51.535 r  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.000    51.535    CHOSEN_X[31]_i_126_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.936 r  CHOSEN_X_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.936    CHOSEN_X_reg[31]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.158 r  CHOSEN_X_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    52.331    number_of_legal_moves0[28]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.299    52.630 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    52.630    CHOSEN_X[31]_i_133_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    53.054 r  CHOSEN_X_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.687    53.740    number_of_legal_moves0[29]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.303    54.043 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    54.043    CHOSEN_X[31]_i_132_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.623 r  CHOSEN_X_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    55.308    number_of_legal_moves0[30]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.302    55.610 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.000    55.610    CHOSEN_X[31]_i_131_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.962 f  CHOSEN_X_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.600    56.562    number_of_legal_moves0[31]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.306    56.868 f  CHOSEN_X[31]_i_72/O
                         net (fo=1, routed)           0.162    57.030    CHOSEN_X[31]_i_72_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.124    57.154 f  CHOSEN_X[31]_i_30/O
                         net (fo=1, routed)           1.000    58.153    CHOSEN_X[31]_i_30_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124    58.277 r  CHOSEN_X[31]_i_10/O
                         net (fo=72, routed)          2.605    60.882    CHOSEN_Y1298_out
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    61.006 f  CHOSEN_X[31]_i_32/O
                         net (fo=64, routed)          2.917    63.923    CHOSEN_X[31]_i_32_n_0
    SLICE_X18Y30         LUT5 (Prop_lut5_I0_O)        0.124    64.047 f  CHOSEN_X[19]_i_2/O
                         net (fo=1, routed)           0.670    64.717    CHOSEN_X[19]_i_2_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I4_O)        0.124    64.841 r  CHOSEN_X[19]_i_1/O
                         net (fo=1, routed)           0.000    64.841    CHOSEN_X[19]_i_1_n_0
    SLICE_X18Y30         FDSE                                         r  CHOSEN_X_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_X_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.797ns  (logic 29.099ns (44.908%)  route 35.698ns (55.092%))
  Logic Levels:           90  (CARRY4=47 FDSE=1 LUT1=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X24Y14         FDSE (Prop_fdse_C_Q)         0.419     0.419 f  CHOSEN_Y_reg[1]/Q
                         net (fo=176, routed)         5.936     6.355    vga_display/Q[1]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.299     6.654 r  vga_display/white_pieces[7,2][0]_i_109/O
                         net (fo=1, routed)           0.000     6.654    vga_display/white_pieces[7,2][0]_i_109_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.204 r  vga_display/white_pieces_reg[7,2][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_display/white_pieces_reg[7,2][0]_i_105_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_display/white_pieces_reg[7,2][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_display/white_pieces_reg[7,2][0]_i_104_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  vga_display/white_pieces_reg[7,2][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.432    vga_display/white_pieces_reg[7,2][0]_i_103_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  vga_display/white_pieces_reg[7,2][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.546    vga_display/white_pieces_reg[7,2][0]_i_79_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  vga_display/white_pieces_reg[7,2][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.660    vga_display/white_pieces_reg[7,2][0]_i_78_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  vga_display/white_pieces_reg[7,2][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.774    vga_display/white_pieces_reg[7,2][0]_i_77_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.108 f  vga_display/white_pieces_reg[7,2][0]_i_56/O[1]
                         net (fo=2, routed)           0.995     9.103    vga_display/CHOSEN_Y_reg[27][1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.303     9.406 r  vga_display/CHOSEN_X[31]_i_202/O
                         net (fo=1, routed)           0.000     9.406    vga_display/CHOSEN_X[31]_i_202_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 f  vga_display/CHOSEN_X_reg[31]_i_163/CO[3]
                         net (fo=2, routed)           1.393    11.312    vga_display/legal_moves[0,0]5329_in
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    11.436 f  vga_display/CHOSEN_X[31]_i_116/O
                         net (fo=10, routed)          1.299    12.735    legal_moves[0,0]1
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.859 r  CHOSEN_X[31]_i_60/O
                         net (fo=49, routed)          1.450    14.309    CHOSEN_X[31]_i_60_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124    14.433 r  CHOSEN_X[31]_i_29/O
                         net (fo=2, routed)           0.000    14.433    CHOSEN_X_reg[31]_i_139_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.680 r  CHOSEN_X_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.681    15.361    number_of_legal_moves0[0]
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.299    15.660 r  CHOSEN_X[31]_i_135/O
                         net (fo=1, routed)           0.398    16.058    CHOSEN_X[31]_i_135_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.465 r  CHOSEN_X_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    17.152    number_of_legal_moves0[1]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.303    17.455 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    17.455    CHOSEN_X[31]_i_138_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.035 r  CHOSEN_X_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.688    18.722    number_of_legal_moves0[2]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.302    19.024 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    19.024    CHOSEN_X[31]_i_137_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.376 r  CHOSEN_X_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    19.549    number_of_legal_moves0[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.306    19.855 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    19.855    CHOSEN_X[31]_i_136_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.256 r  CHOSEN_X_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.256    CHOSEN_X_reg[31]_i_65_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.478 r  CHOSEN_X_reg[31]_i_59/O[0]
                         net (fo=2, routed)           1.049    21.527    number_of_legal_moves0[4]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.299    21.826 r  CHOSEN_X[31]_i_114/O
                         net (fo=1, routed)           0.000    21.826    CHOSEN_X[31]_i_114_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.250 r  CHOSEN_X_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.686    22.937    number_of_legal_moves0[5]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    23.240 r  CHOSEN_X[31]_i_113/O
                         net (fo=1, routed)           0.000    23.240    CHOSEN_X[31]_i_113_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.820 r  CHOSEN_X_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    24.504    number_of_legal_moves0[6]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.302    24.806 r  CHOSEN_X[31]_i_112/O
                         net (fo=1, routed)           0.000    24.806    CHOSEN_X[31]_i_112_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.158 r  CHOSEN_X_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.176    25.334    number_of_legal_moves0[7]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.306    25.640 r  CHOSEN_X[31]_i_111/O
                         net (fo=1, routed)           0.000    25.640    CHOSEN_X[31]_i_111_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.041 r  CHOSEN_X_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.041    CHOSEN_X_reg[31]_i_59_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.263 r  CHOSEN_X_reg[31]_i_134/O[0]
                         net (fo=2, routed)           0.469    26.732    number_of_legal_moves0[8]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.299    27.031 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    27.031    CHOSEN_X[31]_i_189_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.455 r  CHOSEN_X_reg[31]_i_134/O[1]
                         net (fo=2, routed)           0.593    28.048    number_of_legal_moves0[9]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    28.351 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    28.351    CHOSEN_X[31]_i_188_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.931 r  CHOSEN_X_reg[31]_i_134/O[2]
                         net (fo=2, routed)           0.685    29.616    number_of_legal_moves0[10]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.302    29.918 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    29.918    CHOSEN_X[31]_i_187_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.270 r  CHOSEN_X_reg[31]_i_134/O[3]
                         net (fo=2, routed)           0.173    30.443    number_of_legal_moves0[11]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.306    30.749 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    30.749    CHOSEN_X[31]_i_186_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  CHOSEN_X_reg[31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    31.150    CHOSEN_X_reg[31]_i_134_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.372 r  CHOSEN_X_reg[31]_i_66/O[0]
                         net (fo=2, routed)           1.049    32.421    number_of_legal_moves0[12]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.299    32.720 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    32.720    CHOSEN_X[31]_i_143_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.144 r  CHOSEN_X_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.687    33.831    number_of_legal_moves0[13]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.303    34.134 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    34.134    CHOSEN_X[31]_i_142_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.714 r  CHOSEN_X_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.683    35.397    number_of_legal_moves0[14]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.302    35.699 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    35.699    CHOSEN_X[31]_i_141_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    36.051 r  CHOSEN_X_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    36.224    number_of_legal_moves0[15]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.306    36.530 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    36.530    CHOSEN_X[31]_i_140_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.931 r  CHOSEN_X_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    36.931    CHOSEN_X_reg[31]_i_66_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.153 r  CHOSEN_X_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.468    37.621    number_of_legal_moves0[16]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.299    37.920 r  CHOSEN_X[31]_i_124/O
                         net (fo=1, routed)           0.000    37.920    CHOSEN_X[31]_i_124_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    38.344 r  CHOSEN_X_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    39.029    number_of_legal_moves0[17]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.303    39.332 r  CHOSEN_X[31]_i_123/O
                         net (fo=1, routed)           0.000    39.332    CHOSEN_X[31]_i_123_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.912 r  CHOSEN_X_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    40.596    number_of_legal_moves0[18]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.302    40.898 r  CHOSEN_X[31]_i_122/O
                         net (fo=1, routed)           0.000    40.898    CHOSEN_X[31]_i_122_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    41.250 r  CHOSEN_X_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.171    41.421    number_of_legal_moves0[19]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.306    41.727 r  CHOSEN_X[31]_i_121/O
                         net (fo=1, routed)           0.000    41.727    CHOSEN_X[31]_i_121_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.128 r  CHOSEN_X_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.128    CHOSEN_X_reg[31]_i_61_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.350 r  CHOSEN_X_reg[31]_i_125/O[0]
                         net (fo=2, routed)           0.172    42.521    number_of_legal_moves0[20]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.299    42.820 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    42.820    CHOSEN_X[31]_i_185_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.244 r  CHOSEN_X_reg[31]_i_125/O[1]
                         net (fo=2, routed)           0.685    43.930    number_of_legal_moves0[21]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.303    44.233 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    44.233    CHOSEN_X[31]_i_184_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.813 r  CHOSEN_X_reg[31]_i_125/O[2]
                         net (fo=2, routed)           0.685    45.497    number_of_legal_moves0[22]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.302    45.799 r  CHOSEN_X[31]_i_183/O
                         net (fo=1, routed)           0.000    45.799    CHOSEN_X[31]_i_183_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.151 r  CHOSEN_X_reg[31]_i_125/O[3]
                         net (fo=2, routed)           0.171    46.323    number_of_legal_moves0[23]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.306    46.629 r  CHOSEN_X[31]_i_182/O
                         net (fo=1, routed)           0.000    46.629    CHOSEN_X[31]_i_182_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.030 r  CHOSEN_X_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    47.030    CHOSEN_X_reg[31]_i_125_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.252 r  CHOSEN_X_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    47.425    number_of_legal_moves0[24]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.299    47.724 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    47.724    CHOSEN_X[31]_i_129_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.148 r  CHOSEN_X_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    48.834    number_of_legal_moves0[25]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.303    49.137 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    49.137    CHOSEN_X[31]_i_128_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.717 r  CHOSEN_X_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    50.402    number_of_legal_moves0[26]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.302    50.704 r  CHOSEN_X[31]_i_127/O
                         net (fo=1, routed)           0.000    50.704    CHOSEN_X[31]_i_127_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.056 r  CHOSEN_X_reg[31]_i_62/O[3]
                         net (fo=2, routed)           0.173    51.229    number_of_legal_moves0[27]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.306    51.535 r  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.000    51.535    CHOSEN_X[31]_i_126_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.936 r  CHOSEN_X_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.936    CHOSEN_X_reg[31]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.158 r  CHOSEN_X_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    52.331    number_of_legal_moves0[28]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.299    52.630 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    52.630    CHOSEN_X[31]_i_133_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    53.054 r  CHOSEN_X_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.687    53.740    number_of_legal_moves0[29]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.303    54.043 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    54.043    CHOSEN_X[31]_i_132_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.623 r  CHOSEN_X_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    55.308    number_of_legal_moves0[30]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.302    55.610 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.000    55.610    CHOSEN_X[31]_i_131_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.962 f  CHOSEN_X_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.600    56.562    number_of_legal_moves0[31]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.306    56.868 f  CHOSEN_X[31]_i_72/O
                         net (fo=1, routed)           0.162    57.030    CHOSEN_X[31]_i_72_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.124    57.154 f  CHOSEN_X[31]_i_30/O
                         net (fo=1, routed)           1.000    58.153    CHOSEN_X[31]_i_30_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124    58.277 r  CHOSEN_X[31]_i_10/O
                         net (fo=72, routed)          2.605    60.882    CHOSEN_Y1298_out
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    61.006 f  CHOSEN_X[31]_i_32/O
                         net (fo=64, routed)          3.389    64.395    CHOSEN_X[31]_i_32_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124    64.519 f  CHOSEN_X[22]_i_2/O
                         net (fo=1, routed)           0.154    64.673    CHOSEN_X[22]_i_2_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.124    64.797 r  CHOSEN_X[22]_i_1/O
                         net (fo=1, routed)           0.000    64.797    CHOSEN_X[22]_i_1_n_0
    SLICE_X15Y29         FDSE                                         r  CHOSEN_X_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.755ns  (logic 29.099ns (44.937%)  route 35.656ns (55.063%))
  Logic Levels:           90  (CARRY4=47 FDSE=1 LUT1=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X24Y14         FDSE (Prop_fdse_C_Q)         0.419     0.419 f  CHOSEN_Y_reg[1]/Q
                         net (fo=176, routed)         5.936     6.355    vga_display/Q[1]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.299     6.654 r  vga_display/white_pieces[7,2][0]_i_109/O
                         net (fo=1, routed)           0.000     6.654    vga_display/white_pieces[7,2][0]_i_109_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.204 r  vga_display/white_pieces_reg[7,2][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_display/white_pieces_reg[7,2][0]_i_105_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_display/white_pieces_reg[7,2][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_display/white_pieces_reg[7,2][0]_i_104_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  vga_display/white_pieces_reg[7,2][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.432    vga_display/white_pieces_reg[7,2][0]_i_103_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  vga_display/white_pieces_reg[7,2][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.546    vga_display/white_pieces_reg[7,2][0]_i_79_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  vga_display/white_pieces_reg[7,2][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.660    vga_display/white_pieces_reg[7,2][0]_i_78_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  vga_display/white_pieces_reg[7,2][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.774    vga_display/white_pieces_reg[7,2][0]_i_77_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.108 f  vga_display/white_pieces_reg[7,2][0]_i_56/O[1]
                         net (fo=2, routed)           0.995     9.103    vga_display/CHOSEN_Y_reg[27][1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.303     9.406 r  vga_display/CHOSEN_X[31]_i_202/O
                         net (fo=1, routed)           0.000     9.406    vga_display/CHOSEN_X[31]_i_202_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 f  vga_display/CHOSEN_X_reg[31]_i_163/CO[3]
                         net (fo=2, routed)           1.393    11.312    vga_display/legal_moves[0,0]5329_in
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    11.436 f  vga_display/CHOSEN_X[31]_i_116/O
                         net (fo=10, routed)          1.299    12.735    legal_moves[0,0]1
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.859 r  CHOSEN_X[31]_i_60/O
                         net (fo=49, routed)          1.450    14.309    CHOSEN_X[31]_i_60_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124    14.433 r  CHOSEN_X[31]_i_29/O
                         net (fo=2, routed)           0.000    14.433    CHOSEN_X_reg[31]_i_139_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.680 r  CHOSEN_X_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.681    15.361    number_of_legal_moves0[0]
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.299    15.660 r  CHOSEN_X[31]_i_135/O
                         net (fo=1, routed)           0.398    16.058    CHOSEN_X[31]_i_135_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.465 r  CHOSEN_X_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    17.152    number_of_legal_moves0[1]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.303    17.455 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    17.455    CHOSEN_X[31]_i_138_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.035 r  CHOSEN_X_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.688    18.722    number_of_legal_moves0[2]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.302    19.024 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    19.024    CHOSEN_X[31]_i_137_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.376 r  CHOSEN_X_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    19.549    number_of_legal_moves0[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.306    19.855 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    19.855    CHOSEN_X[31]_i_136_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.256 r  CHOSEN_X_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.256    CHOSEN_X_reg[31]_i_65_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.478 r  CHOSEN_X_reg[31]_i_59/O[0]
                         net (fo=2, routed)           1.049    21.527    number_of_legal_moves0[4]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.299    21.826 r  CHOSEN_X[31]_i_114/O
                         net (fo=1, routed)           0.000    21.826    CHOSEN_X[31]_i_114_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.250 r  CHOSEN_X_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.686    22.937    number_of_legal_moves0[5]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    23.240 r  CHOSEN_X[31]_i_113/O
                         net (fo=1, routed)           0.000    23.240    CHOSEN_X[31]_i_113_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.820 r  CHOSEN_X_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    24.504    number_of_legal_moves0[6]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.302    24.806 r  CHOSEN_X[31]_i_112/O
                         net (fo=1, routed)           0.000    24.806    CHOSEN_X[31]_i_112_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.158 r  CHOSEN_X_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.176    25.334    number_of_legal_moves0[7]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.306    25.640 r  CHOSEN_X[31]_i_111/O
                         net (fo=1, routed)           0.000    25.640    CHOSEN_X[31]_i_111_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.041 r  CHOSEN_X_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.041    CHOSEN_X_reg[31]_i_59_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.263 r  CHOSEN_X_reg[31]_i_134/O[0]
                         net (fo=2, routed)           0.469    26.732    number_of_legal_moves0[8]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.299    27.031 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    27.031    CHOSEN_X[31]_i_189_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.455 r  CHOSEN_X_reg[31]_i_134/O[1]
                         net (fo=2, routed)           0.593    28.048    number_of_legal_moves0[9]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    28.351 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    28.351    CHOSEN_X[31]_i_188_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.931 r  CHOSEN_X_reg[31]_i_134/O[2]
                         net (fo=2, routed)           0.685    29.616    number_of_legal_moves0[10]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.302    29.918 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    29.918    CHOSEN_X[31]_i_187_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.270 r  CHOSEN_X_reg[31]_i_134/O[3]
                         net (fo=2, routed)           0.173    30.443    number_of_legal_moves0[11]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.306    30.749 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    30.749    CHOSEN_X[31]_i_186_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  CHOSEN_X_reg[31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    31.150    CHOSEN_X_reg[31]_i_134_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.372 r  CHOSEN_X_reg[31]_i_66/O[0]
                         net (fo=2, routed)           1.049    32.421    number_of_legal_moves0[12]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.299    32.720 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    32.720    CHOSEN_X[31]_i_143_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.144 r  CHOSEN_X_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.687    33.831    number_of_legal_moves0[13]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.303    34.134 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    34.134    CHOSEN_X[31]_i_142_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.714 r  CHOSEN_X_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.683    35.397    number_of_legal_moves0[14]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.302    35.699 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    35.699    CHOSEN_X[31]_i_141_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    36.051 r  CHOSEN_X_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    36.224    number_of_legal_moves0[15]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.306    36.530 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    36.530    CHOSEN_X[31]_i_140_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.931 r  CHOSEN_X_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    36.931    CHOSEN_X_reg[31]_i_66_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.153 r  CHOSEN_X_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.468    37.621    number_of_legal_moves0[16]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.299    37.920 r  CHOSEN_X[31]_i_124/O
                         net (fo=1, routed)           0.000    37.920    CHOSEN_X[31]_i_124_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    38.344 r  CHOSEN_X_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    39.029    number_of_legal_moves0[17]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.303    39.332 r  CHOSEN_X[31]_i_123/O
                         net (fo=1, routed)           0.000    39.332    CHOSEN_X[31]_i_123_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.912 r  CHOSEN_X_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    40.596    number_of_legal_moves0[18]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.302    40.898 r  CHOSEN_X[31]_i_122/O
                         net (fo=1, routed)           0.000    40.898    CHOSEN_X[31]_i_122_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    41.250 r  CHOSEN_X_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.171    41.421    number_of_legal_moves0[19]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.306    41.727 r  CHOSEN_X[31]_i_121/O
                         net (fo=1, routed)           0.000    41.727    CHOSEN_X[31]_i_121_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.128 r  CHOSEN_X_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.128    CHOSEN_X_reg[31]_i_61_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.350 r  CHOSEN_X_reg[31]_i_125/O[0]
                         net (fo=2, routed)           0.172    42.521    number_of_legal_moves0[20]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.299    42.820 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    42.820    CHOSEN_X[31]_i_185_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.244 r  CHOSEN_X_reg[31]_i_125/O[1]
                         net (fo=2, routed)           0.685    43.930    number_of_legal_moves0[21]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.303    44.233 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    44.233    CHOSEN_X[31]_i_184_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.813 r  CHOSEN_X_reg[31]_i_125/O[2]
                         net (fo=2, routed)           0.685    45.497    number_of_legal_moves0[22]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.302    45.799 r  CHOSEN_X[31]_i_183/O
                         net (fo=1, routed)           0.000    45.799    CHOSEN_X[31]_i_183_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.151 r  CHOSEN_X_reg[31]_i_125/O[3]
                         net (fo=2, routed)           0.171    46.323    number_of_legal_moves0[23]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.306    46.629 r  CHOSEN_X[31]_i_182/O
                         net (fo=1, routed)           0.000    46.629    CHOSEN_X[31]_i_182_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.030 r  CHOSEN_X_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    47.030    CHOSEN_X_reg[31]_i_125_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.252 r  CHOSEN_X_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    47.425    number_of_legal_moves0[24]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.299    47.724 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    47.724    CHOSEN_X[31]_i_129_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.148 r  CHOSEN_X_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    48.834    number_of_legal_moves0[25]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.303    49.137 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    49.137    CHOSEN_X[31]_i_128_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.717 r  CHOSEN_X_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    50.402    number_of_legal_moves0[26]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.302    50.704 r  CHOSEN_X[31]_i_127/O
                         net (fo=1, routed)           0.000    50.704    CHOSEN_X[31]_i_127_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.056 r  CHOSEN_X_reg[31]_i_62/O[3]
                         net (fo=2, routed)           0.173    51.229    number_of_legal_moves0[27]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.306    51.535 r  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.000    51.535    CHOSEN_X[31]_i_126_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.936 r  CHOSEN_X_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.936    CHOSEN_X_reg[31]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.158 r  CHOSEN_X_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    52.331    number_of_legal_moves0[28]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.299    52.630 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    52.630    CHOSEN_X[31]_i_133_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    53.054 r  CHOSEN_X_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.687    53.740    number_of_legal_moves0[29]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.303    54.043 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    54.043    CHOSEN_X[31]_i_132_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.623 r  CHOSEN_X_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    55.308    number_of_legal_moves0[30]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.302    55.610 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.000    55.610    CHOSEN_X[31]_i_131_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.962 f  CHOSEN_X_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.600    56.562    number_of_legal_moves0[31]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.306    56.868 f  CHOSEN_X[31]_i_72/O
                         net (fo=1, routed)           0.162    57.030    CHOSEN_X[31]_i_72_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.124    57.154 f  CHOSEN_X[31]_i_30/O
                         net (fo=1, routed)           1.000    58.153    CHOSEN_X[31]_i_30_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124    58.277 r  CHOSEN_X[31]_i_10/O
                         net (fo=72, routed)          2.605    60.882    CHOSEN_Y1298_out
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    61.006 f  CHOSEN_X[31]_i_32/O
                         net (fo=64, routed)          2.834    63.840    CHOSEN_X[31]_i_32_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.124    63.964 f  CHOSEN_Y[8]_i_2/O
                         net (fo=1, routed)           0.667    64.631    CHOSEN_Y[8]_i_2_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I2_O)        0.124    64.755 r  CHOSEN_Y[8]_i_1/O
                         net (fo=1, routed)           0.000    64.755    CHOSEN_Y[8]_i_1_n_0
    SLICE_X15Y12         FDSE                                         r  CHOSEN_Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.755ns  (logic 29.099ns (44.937%)  route 35.656ns (55.063%))
  Logic Levels:           90  (CARRY4=47 FDSE=1 LUT1=1 LUT2=33 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X24Y14         FDSE (Prop_fdse_C_Q)         0.419     0.419 f  CHOSEN_Y_reg[1]/Q
                         net (fo=176, routed)         5.936     6.355    vga_display/Q[1]
    SLICE_X11Y9          LUT1 (Prop_lut1_I0_O)        0.299     6.654 r  vga_display/white_pieces[7,2][0]_i_109/O
                         net (fo=1, routed)           0.000     6.654    vga_display/white_pieces[7,2][0]_i_109_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.204 r  vga_display/white_pieces_reg[7,2][0]_i_105/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_display/white_pieces_reg[7,2][0]_i_105_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_display/white_pieces_reg[7,2][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_display/white_pieces_reg[7,2][0]_i_104_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  vga_display/white_pieces_reg[7,2][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.432    vga_display/white_pieces_reg[7,2][0]_i_103_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  vga_display/white_pieces_reg[7,2][0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.546    vga_display/white_pieces_reg[7,2][0]_i_79_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  vga_display/white_pieces_reg[7,2][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.660    vga_display/white_pieces_reg[7,2][0]_i_78_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  vga_display/white_pieces_reg[7,2][0]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.774    vga_display/white_pieces_reg[7,2][0]_i_77_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.108 f  vga_display/white_pieces_reg[7,2][0]_i_56/O[1]
                         net (fo=2, routed)           0.995     9.103    vga_display/CHOSEN_Y_reg[27][1]
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.303     9.406 r  vga_display/CHOSEN_X[31]_i_202/O
                         net (fo=1, routed)           0.000     9.406    vga_display/CHOSEN_X[31]_i_202_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.919 f  vga_display/CHOSEN_X_reg[31]_i_163/CO[3]
                         net (fo=2, routed)           1.393    11.312    vga_display/legal_moves[0,0]5329_in
    SLICE_X7Y17          LUT4 (Prop_lut4_I0_O)        0.124    11.436 f  vga_display/CHOSEN_X[31]_i_116/O
                         net (fo=10, routed)          1.299    12.735    legal_moves[0,0]1
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.859 r  CHOSEN_X[31]_i_60/O
                         net (fo=49, routed)          1.450    14.309    CHOSEN_X[31]_i_60_n_0
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.124    14.433 r  CHOSEN_X[31]_i_29/O
                         net (fo=2, routed)           0.000    14.433    CHOSEN_X_reg[31]_i_139_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.680 r  CHOSEN_X_reg[31]_i_65/O[0]
                         net (fo=2, routed)           0.681    15.361    number_of_legal_moves0[0]
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.299    15.660 r  CHOSEN_X[31]_i_135/O
                         net (fo=1, routed)           0.398    16.058    CHOSEN_X[31]_i_135_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    16.465 r  CHOSEN_X_reg[31]_i_65/O[1]
                         net (fo=2, routed)           0.686    17.152    number_of_legal_moves0[1]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.303    17.455 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    17.455    CHOSEN_X[31]_i_138_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.035 r  CHOSEN_X_reg[31]_i_65/O[2]
                         net (fo=2, routed)           0.688    18.722    number_of_legal_moves0[2]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.302    19.024 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    19.024    CHOSEN_X[31]_i_137_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.376 r  CHOSEN_X_reg[31]_i_65/O[3]
                         net (fo=2, routed)           0.173    19.549    number_of_legal_moves0[3]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.306    19.855 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    19.855    CHOSEN_X[31]_i_136_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.256 r  CHOSEN_X_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.256    CHOSEN_X_reg[31]_i_65_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.478 r  CHOSEN_X_reg[31]_i_59/O[0]
                         net (fo=2, routed)           1.049    21.527    number_of_legal_moves0[4]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.299    21.826 r  CHOSEN_X[31]_i_114/O
                         net (fo=1, routed)           0.000    21.826    CHOSEN_X[31]_i_114_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.250 r  CHOSEN_X_reg[31]_i_59/O[1]
                         net (fo=2, routed)           0.686    22.937    number_of_legal_moves0[5]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.303    23.240 r  CHOSEN_X[31]_i_113/O
                         net (fo=1, routed)           0.000    23.240    CHOSEN_X[31]_i_113_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.820 r  CHOSEN_X_reg[31]_i_59/O[2]
                         net (fo=2, routed)           0.685    24.504    number_of_legal_moves0[6]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.302    24.806 r  CHOSEN_X[31]_i_112/O
                         net (fo=1, routed)           0.000    24.806    CHOSEN_X[31]_i_112_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.158 r  CHOSEN_X_reg[31]_i_59/O[3]
                         net (fo=2, routed)           0.176    25.334    number_of_legal_moves0[7]
    SLICE_X9Y32          LUT2 (Prop_lut2_I0_O)        0.306    25.640 r  CHOSEN_X[31]_i_111/O
                         net (fo=1, routed)           0.000    25.640    CHOSEN_X[31]_i_111_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.041 r  CHOSEN_X_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    26.041    CHOSEN_X_reg[31]_i_59_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.263 r  CHOSEN_X_reg[31]_i_134/O[0]
                         net (fo=2, routed)           0.469    26.732    number_of_legal_moves0[8]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.299    27.031 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    27.031    CHOSEN_X[31]_i_189_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.455 r  CHOSEN_X_reg[31]_i_134/O[1]
                         net (fo=2, routed)           0.593    28.048    number_of_legal_moves0[9]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.303    28.351 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    28.351    CHOSEN_X[31]_i_188_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    28.931 r  CHOSEN_X_reg[31]_i_134/O[2]
                         net (fo=2, routed)           0.685    29.616    number_of_legal_moves0[10]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.302    29.918 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    29.918    CHOSEN_X[31]_i_187_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.270 r  CHOSEN_X_reg[31]_i_134/O[3]
                         net (fo=2, routed)           0.173    30.443    number_of_legal_moves0[11]
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.306    30.749 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    30.749    CHOSEN_X[31]_i_186_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  CHOSEN_X_reg[31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    31.150    CHOSEN_X_reg[31]_i_134_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.372 r  CHOSEN_X_reg[31]_i_66/O[0]
                         net (fo=2, routed)           1.049    32.421    number_of_legal_moves0[12]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.299    32.720 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    32.720    CHOSEN_X[31]_i_143_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    33.144 r  CHOSEN_X_reg[31]_i_66/O[1]
                         net (fo=2, routed)           0.687    33.831    number_of_legal_moves0[13]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.303    34.134 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    34.134    CHOSEN_X[31]_i_142_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    34.714 r  CHOSEN_X_reg[31]_i_66/O[2]
                         net (fo=2, routed)           0.683    35.397    number_of_legal_moves0[14]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.302    35.699 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    35.699    CHOSEN_X[31]_i_141_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    36.051 r  CHOSEN_X_reg[31]_i_66/O[3]
                         net (fo=2, routed)           0.173    36.224    number_of_legal_moves0[15]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.306    36.530 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    36.530    CHOSEN_X[31]_i_140_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.931 r  CHOSEN_X_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    36.931    CHOSEN_X_reg[31]_i_66_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.153 r  CHOSEN_X_reg[31]_i_61/O[0]
                         net (fo=2, routed)           0.468    37.621    number_of_legal_moves0[16]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.299    37.920 r  CHOSEN_X[31]_i_124/O
                         net (fo=1, routed)           0.000    37.920    CHOSEN_X[31]_i_124_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    38.344 r  CHOSEN_X_reg[31]_i_61/O[1]
                         net (fo=2, routed)           0.685    39.029    number_of_legal_moves0[17]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.303    39.332 r  CHOSEN_X[31]_i_123/O
                         net (fo=1, routed)           0.000    39.332    CHOSEN_X[31]_i_123_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.912 r  CHOSEN_X_reg[31]_i_61/O[2]
                         net (fo=2, routed)           0.683    40.596    number_of_legal_moves0[18]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.302    40.898 r  CHOSEN_X[31]_i_122/O
                         net (fo=1, routed)           0.000    40.898    CHOSEN_X[31]_i_122_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    41.250 r  CHOSEN_X_reg[31]_i_61/O[3]
                         net (fo=2, routed)           0.171    41.421    number_of_legal_moves0[19]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.306    41.727 r  CHOSEN_X[31]_i_121/O
                         net (fo=1, routed)           0.000    41.727    CHOSEN_X[31]_i_121_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.128 r  CHOSEN_X_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.128    CHOSEN_X_reg[31]_i_61_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.350 r  CHOSEN_X_reg[31]_i_125/O[0]
                         net (fo=2, routed)           0.172    42.521    number_of_legal_moves0[20]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.299    42.820 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    42.820    CHOSEN_X[31]_i_185_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.244 r  CHOSEN_X_reg[31]_i_125/O[1]
                         net (fo=2, routed)           0.685    43.930    number_of_legal_moves0[21]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.303    44.233 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    44.233    CHOSEN_X[31]_i_184_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.813 r  CHOSEN_X_reg[31]_i_125/O[2]
                         net (fo=2, routed)           0.685    45.497    number_of_legal_moves0[22]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.302    45.799 r  CHOSEN_X[31]_i_183/O
                         net (fo=1, routed)           0.000    45.799    CHOSEN_X[31]_i_183_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.151 r  CHOSEN_X_reg[31]_i_125/O[3]
                         net (fo=2, routed)           0.171    46.323    number_of_legal_moves0[23]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.306    46.629 r  CHOSEN_X[31]_i_182/O
                         net (fo=1, routed)           0.000    46.629    CHOSEN_X[31]_i_182_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.030 r  CHOSEN_X_reg[31]_i_125/CO[3]
                         net (fo=1, routed)           0.000    47.030    CHOSEN_X_reg[31]_i_125_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.252 r  CHOSEN_X_reg[31]_i_62/O[0]
                         net (fo=2, routed)           0.173    47.425    number_of_legal_moves0[24]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.299    47.724 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    47.724    CHOSEN_X[31]_i_129_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.148 r  CHOSEN_X_reg[31]_i_62/O[1]
                         net (fo=2, routed)           0.686    48.834    number_of_legal_moves0[25]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.303    49.137 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    49.137    CHOSEN_X[31]_i_128_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.717 r  CHOSEN_X_reg[31]_i_62/O[2]
                         net (fo=2, routed)           0.685    50.402    number_of_legal_moves0[26]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.302    50.704 r  CHOSEN_X[31]_i_127/O
                         net (fo=1, routed)           0.000    50.704    CHOSEN_X[31]_i_127_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.056 r  CHOSEN_X_reg[31]_i_62/O[3]
                         net (fo=2, routed)           0.173    51.229    number_of_legal_moves0[27]
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.306    51.535 r  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.000    51.535    CHOSEN_X[31]_i_126_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.936 r  CHOSEN_X_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.936    CHOSEN_X_reg[31]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    52.158 r  CHOSEN_X_reg[31]_i_63/O[0]
                         net (fo=2, routed)           0.173    52.331    number_of_legal_moves0[28]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.299    52.630 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    52.630    CHOSEN_X[31]_i_133_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    53.054 r  CHOSEN_X_reg[31]_i_63/O[1]
                         net (fo=2, routed)           0.687    53.740    number_of_legal_moves0[29]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.303    54.043 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    54.043    CHOSEN_X[31]_i_132_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    54.623 r  CHOSEN_X_reg[31]_i_63/O[2]
                         net (fo=2, routed)           0.685    55.308    number_of_legal_moves0[30]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.302    55.610 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.000    55.610    CHOSEN_X[31]_i_131_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    55.962 f  CHOSEN_X_reg[31]_i_63/O[3]
                         net (fo=2, routed)           0.600    56.562    number_of_legal_moves0[31]
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.306    56.868 f  CHOSEN_X[31]_i_72/O
                         net (fo=1, routed)           0.162    57.030    CHOSEN_X[31]_i_72_n_0
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.124    57.154 f  CHOSEN_X[31]_i_30/O
                         net (fo=1, routed)           1.000    58.153    CHOSEN_X[31]_i_30_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I4_O)        0.124    58.277 r  CHOSEN_X[31]_i_10/O
                         net (fo=72, routed)          2.605    60.882    CHOSEN_Y1298_out
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    61.006 f  CHOSEN_X[31]_i_32/O
                         net (fo=64, routed)          2.827    63.833    CHOSEN_X[31]_i_32_n_0
    SLICE_X24Y14         LUT5 (Prop_lut5_I0_O)        0.124    63.957 f  CHOSEN_Y[21]_i_2/O
                         net (fo=1, routed)           0.674    64.631    CHOSEN_Y[21]_i_2_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I4_O)        0.124    64.755 r  CHOSEN_Y[21]_i_1/O
                         net (fo=1, routed)           0.000    64.755    CHOSEN_Y[21]_i_1_n_0
    SLICE_X24Y14         FDSE                                         r  CHOSEN_Y_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_pieces_reg[1,7][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[1,7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE                         0.000     0.000 r  white_pieces_reg[1,7][0]/C
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[1,7][0]/Q
                         net (fo=7, routed)           0.145     0.286    white_pieces_reg[1,_n_0_7][0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  white_pieces[1,7][0]_i_1/O
                         net (fo=1, routed)           0.000     0.331    white_pieces[1,7][0]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  white_pieces_reg[1,7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            STATE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE                         0.000     0.000 r  STATE_reg[0]/C
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  STATE_reg[0]/Q
                         net (fo=10, routed)          0.146     0.287    Q_OBUF[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.332 r  STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.332    STATE[0]_i_1_n_0
    SLICE_X15Y21         FDRE                                         r  STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[1,3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[1,3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  black_pieces_reg[1,3][0]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[1,3][0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[1,_n_0_3][0]
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[1,3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[1,3][0]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  black_pieces_reg[1,3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[1,7][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[1,7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  black_pieces_reg[1,7][0]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[1,7][0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[1,_n_0_7][0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[1,7][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[1,7][0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  black_pieces_reg[1,7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[6,7][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[6,7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE                         0.000     0.000 r  black_pieces_reg[6,7][0]/C
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[6,7][0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[6,_n_0_7][0]
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[6,7][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[6,7][0]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  black_pieces_reg[6,7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[1,1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[1,1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE                         0.000     0.000 r  white_pieces_reg[1,1][0]/C
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[1,1][0]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[1,_n_0_1][0]
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[1,1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[1,1][0]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  white_pieces_reg[1,1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[1,5][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[1,5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE                         0.000     0.000 r  white_pieces_reg[1,5][0]/C
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[1,5][0]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[1,_n_0_5][0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[1,5][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[1,5][0]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  white_pieces_reg[1,5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[3,0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[3,0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  white_pieces_reg[3,0][0]/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[3,0][0]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[3,_n_0_0][0]
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[3,0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[3,0][0]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  white_pieces_reg[3,0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[4,2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[4,2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  white_pieces_reg[4,2][0]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[4,2][0]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[4,_n_0_2][0]
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[4,2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[4,2][0]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  white_pieces_reg[4,2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[4,5][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[4,5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE                         0.000     0.000 r  white_pieces_reg[4,5][0]/C
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[4,5][0]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[4,_n_0_5][0]
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[4,5][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[4,5][0]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  white_pieces_reg[4,5][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/cs_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.336ns  (logic 4.068ns (64.201%)  route 2.268ns (35.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  joystick_test/cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.518     6.102 r  joystick_test/cs_n_reg/Q
                         net (fo=1, routed)           2.268     8.371    cs_n_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         3.550    11.921 r  cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    11.921    cs_n
    AB7                                                               r  cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 4.212ns (66.813%)  route 2.092ns (33.187%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.818     5.580    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.478     6.058 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           2.092     8.150    mosi_TRI
    AB6                  OBUFT (TriStatE_obuft_T_O)
                                                      3.734    11.884 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.884    mosi
    AB6                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.174ns  (logic 4.052ns (65.619%)  route 2.123ns (34.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.818     5.580    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  joystick_test/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.518     6.098 r  joystick_test/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           2.123     8.221    sclk_OBUF
    AA4                  OBUF (Prop_obuf_I_O)         3.534    11.755 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.755    sclk
    AA4                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 2.324ns (38.080%)  route 3.779ns (61.920%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           1.104     7.068    joystick_test/y_position[1]
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.192 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=35, routed)          2.154     9.346    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.470 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.521     9.991    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.586 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.586    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.703    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.937    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.054    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.171 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.171    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.288 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.288    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.611 r  joystick_test/MOVE_Y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.611    joystick_test_n_66
    SLICE_X16Y18         FDRE                                         r  MOVE_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.095ns  (logic 2.316ns (37.999%)  route 3.779ns (62.001%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           1.104     7.068    joystick_test/y_position[1]
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.192 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=35, routed)          2.154     9.346    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.470 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.521     9.991    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.586 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.586    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.703    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.937    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.054    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.171 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.171    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.288 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.288    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.603 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.603    joystick_test_n_64
    SLICE_X16Y18         FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.019ns  (logic 2.240ns (37.216%)  route 3.779ns (62.784%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           1.104     7.068    joystick_test/y_position[1]
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.192 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=35, routed)          2.154     9.346    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.470 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.521     9.991    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.586 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.586    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.703    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.937    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.054    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.171 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.171    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.288 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.288    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.527 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.527    joystick_test_n_65
    SLICE_X16Y18         FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.999ns  (logic 2.220ns (37.007%)  route 3.779ns (62.993%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           1.104     7.068    joystick_test/y_position[1]
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.192 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=35, routed)          2.154     9.346    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.470 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.521     9.991    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.586 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.586    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.703    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.937    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.054    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.171 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.171    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.288 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.288    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.507 r  joystick_test/MOVE_Y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.507    joystick_test_n_67
    SLICE_X16Y18         FDRE                                         r  MOVE_Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.986ns  (logic 2.207ns (36.870%)  route 3.779ns (63.130%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           1.104     7.068    joystick_test/y_position[1]
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.192 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=35, routed)          2.154     9.346    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.470 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.521     9.991    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.586 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.586    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.703    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.937    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.054    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.171 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.171    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.494 r  joystick_test/MOVE_Y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.494    joystick_test_n_62
    SLICE_X16Y17         FDRE                                         r  MOVE_Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.978ns  (logic 2.199ns (36.785%)  route 3.779ns (63.215%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           1.104     7.068    joystick_test/y_position[1]
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.192 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=35, routed)          2.154     9.346    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.470 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.521     9.991    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.586 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.586    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.703    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.937    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.054    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.171 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.171    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.486 r  joystick_test/MOVE_Y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.486    joystick_test_n_60
    SLICE_X16Y17         FDRE                                         r  MOVE_Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.902ns  (logic 2.123ns (35.971%)  route 3.779ns (64.029%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.746     5.508    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  joystick_test/y_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.456     5.964 f  joystick_test/y_position_reg[1]/Q
                         net (fo=1, routed)           1.104     7.068    joystick_test/y_position[1]
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.192 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=35, routed)          2.154     9.346    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.470 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.521     9.991    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.586 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.586    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.703    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.820    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.937    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.054    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.171 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.171    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.410 r  joystick_test/MOVE_Y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.410    joystick_test_n_61
    SLICE_X16Y17         FDRE                                         r  MOVE_Y_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.256ns (56.903%)  route 0.194ns (43.097%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/x_position_reg[7]/Q
                         net (fo=65, routed)          0.194     1.870    joystick_test/x_position[7]
    SLICE_X10Y32         LUT4 (Prop_lut4_I2_O)        0.045     1.915 r  joystick_test/MOVE_X[12]_i_9/O
                         net (fo=1, routed)           0.000     1.915    joystick_test/MOVE_X[12]_i_9_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.985 r  joystick_test/MOVE_X_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    joystick_test_n_19
    SLICE_X10Y32         FDRE                                         r  MOVE_X_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.284ns (59.428%)  route 0.194ns (40.572%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  joystick_test/x_position_reg[7]/Q
                         net (fo=65, routed)          0.194     1.870    joystick_test/x_position[7]
    SLICE_X10Y32         LUT3 (Prop_lut3_I0_O)        0.048     1.918 r  joystick_test/MOVE_X[12]_i_5/O
                         net (fo=1, routed)           0.000     1.918    joystick_test/MOVE_X[12]_i_5_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     2.013 r  joystick_test/MOVE_X_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    joystick_test_n_18
    SLICE_X10Y32         FDRE                                         r  MOVE_X_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.315ns (61.900%)  route 0.194ns (38.100%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  joystick_test/x_position_reg[7]/Q
                         net (fo=65, routed)          0.194     1.870    joystick_test/x_position[7]
    SLICE_X10Y32         LUT3 (Prop_lut3_I0_O)        0.048     1.918 r  joystick_test/MOVE_X[12]_i_5/O
                         net (fo=1, routed)           0.000     1.918    joystick_test/MOVE_X[12]_i_5_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.126     2.044 r  joystick_test/MOVE_X_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.044    joystick_test_n_17
    SLICE_X10Y32         FDRE                                         r  MOVE_X_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.250ns (48.449%)  route 0.266ns (51.551%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/x_position_reg[6]/Q
                         net (fo=65, routed)          0.266     1.942    joystick_test/x_position[6]
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.987 r  joystick_test/MOVE_X[8]_i_6/O
                         net (fo=1, routed)           0.000     1.987    joystick_test/MOVE_X[8]_i_6_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.051 r  joystick_test/MOVE_X_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.051    joystick_test_n_12
    SLICE_X10Y31         FDRE                                         r  MOVE_X_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.251ns (47.718%)  route 0.275ns (52.282%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/x_position_reg[6]/Q
                         net (fo=65, routed)          0.275     1.951    joystick_test/x_position[6]
    SLICE_X10Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.996 r  joystick_test/MOVE_X[8]_i_7/O
                         net (fo=1, routed)           0.000     1.996    joystick_test/MOVE_X[8]_i_7_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.061 r  joystick_test/MOVE_X_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.061    joystick_test_n_13
    SLICE_X10Y31         FDRE                                         r  MOVE_X_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.337ns (63.478%)  route 0.194ns (36.522%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  joystick_test/x_position_reg[7]/Q
                         net (fo=65, routed)          0.194     1.870    joystick_test/x_position[7]
    SLICE_X10Y32         LUT3 (Prop_lut3_I0_O)        0.048     1.918 r  joystick_test/MOVE_X[12]_i_5/O
                         net (fo=1, routed)           0.000     1.918    joystick_test/MOVE_X[12]_i_5_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.148     2.066 r  joystick_test/MOVE_X_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.066    joystick_test_n_16
    SLICE_X10Y32         FDRE                                         r  MOVE_X_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.256ns (47.415%)  route 0.284ns (52.585%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/x_position_reg[7]/Q
                         net (fo=65, routed)          0.284     1.960    joystick_test/x_position[7]
    SLICE_X10Y31         LUT4 (Prop_lut4_I2_O)        0.045     2.005 r  joystick_test/MOVE_X[8]_i_9/O
                         net (fo=1, routed)           0.000     2.005    joystick_test/MOVE_X[8]_i_9_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.075 r  joystick_test/MOVE_X_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.075    joystick_test_n_15
    SLICE_X10Y31         FDRE                                         r  MOVE_X_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.256ns (46.390%)  route 0.296ns (53.610%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/x_position_reg[7]/Q
                         net (fo=65, routed)          0.296     1.972    joystick_test/x_position[7]
    SLICE_X10Y33         LUT4 (Prop_lut4_I2_O)        0.045     2.017 r  joystick_test/MOVE_X[16]_i_9/O
                         net (fo=1, routed)           0.000     2.017    joystick_test/MOVE_X[16]_i_9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.087 r  joystick_test/MOVE_X_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.087    joystick_test_n_23
    SLICE_X10Y33         FDRE                                         r  MOVE_X_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.252ns (44.388%)  route 0.316ns (55.612%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  joystick_test/x_position_reg[6]/Q
                         net (fo=65, routed)          0.316     1.992    joystick_test/x_position[6]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.045     2.037 r  joystick_test/MOVE_X[16]_i_8/O
                         net (fo=1, routed)           0.000     2.037    joystick_test/MOVE_X[16]_i_8_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.103 r  joystick_test/MOVE_X_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.103    joystick_test_n_22
    SLICE_X10Y33         FDRE                                         r  MOVE_X_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_X_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.284ns (50.007%)  route 0.284ns (49.993%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.588     1.535    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  joystick_test/x_position_reg[7]/Q
                         net (fo=65, routed)          0.284     1.960    joystick_test/x_position[7]
    SLICE_X10Y31         LUT3 (Prop_lut3_I0_O)        0.048     2.008 r  joystick_test/MOVE_X[8]_i_5/O
                         net (fo=1, routed)           0.000     2.008    joystick_test/MOVE_X[8]_i_5_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     2.103 r  joystick_test/MOVE_X_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.103    joystick_test_n_14
    SLICE_X10Y31         FDRE                                         r  MOVE_X_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.840ns  (logic 1.460ns (51.398%)  route 1.380ns (48.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.380     2.840    joystick_test/spi_master_0/D[0]
    SLICE_X6Y28          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.643     5.126    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.228ns (28.177%)  route 0.580ns (71.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.580     0.808    joystick_test/spi_master_0/D[0]
    SLICE_X6Y28          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.880     2.074    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





