FROM PATH 0
tNode[  291697]:  acc delay        0 | arr   174209 | req    27297 | slk     5835 ||| port id   422182 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser1.I1.O(S)
--out[  291700] 151(151+0)
tNode[  291700]:  acc delay      151 | arr   174360 | req    27448 | slk     5835 ||| port id   422184 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser1.LVDSDES.ld_0.D
--out[  291698] 100(0+100)
tNode[  291698]:  acc delay      251 | arr   174460 | req    27548 | slk     5835 ||| port id   422187 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser1.LVDSDES.ld_0.Q
--out[  291680] 301(151+150)
tNode[  291680]:  acc delay      552 | arr   174761 | req    27849 | slk     5835 ||| port id   422120 | part -1 | design.U0_M0_F0.zplts_iwa_tic_clk_ready_out.O
--out[     976] 151(151+0)
tNode[     976]:  acc delay      703 | arr   174912 | req   180747 | slk     5835 ||| port id      774 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_in1_tic_clk_ready_in
--out[     839] 3462(0+3462)
tNode[     839]:  acc delay     4165 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 1
tNode[  291715]:  acc delay        0 | arr   152209 | req    21876 | slk    10369 ||| port id   422206 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser3.I1.O(S)
--out[  291718] 151(151+0)
tNode[  291718]:  acc delay      151 | arr   152360 | req    22027 | slk    10369 ||| port id   422208 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser3.LVDSDES.ld_0.D
--out[  291716] 100(0+100)
tNode[  291716]:  acc delay      251 | arr   152460 | req    22127 | slk    10369 ||| port id   422211 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser3.LVDSDES.ld_0.Q
--out[   90366] 301(151+150)
tNode[   90366]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116910 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[9].O
--out[   90379] 301(151+150)
tNode[   90379]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116947 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_2.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 2
tNode[  291721]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422214 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser4.I1.O(S)
--out[  291724] 151(151+0)
tNode[  291724]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422216 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser4.LVDSDES.ld_0.D
--out[  291722] 100(0+100)
tNode[  291722]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422219 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser4.LVDSDES.ld_0.Q
--out[   90346] 301(151+150)
tNode[   90346]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116850 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[1].O
--out[   90369] 301(151+150)
tNode[   90369]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116929 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_0.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 3
tNode[  291727]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422222 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser5.I1.O(S)
--out[  291730] 151(151+0)
tNode[  291730]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422224 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser5.LVDSDES.ld_0.D
--out[  291728] 100(0+100)
tNode[  291728]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422227 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser5.LVDSDES.ld_0.Q
--out[   90357] 301(151+150)
tNode[   90357]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116883 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[2].O
--out[   90369] 301(151+150)
tNode[   90369]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116929 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_0.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 4
tNode[  291733]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422230 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser6.I1.O(S)
--out[  291736] 151(151+0)
tNode[  291736]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422232 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser6.LVDSDES.ld_0.D
--out[  291734] 100(0+100)
tNode[  291734]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422235 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser6.LVDSDES.ld_0.Q
--out[   90360] 301(151+150)
tNode[   90360]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116892 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[3].O
--out[   90369] 301(151+150)
tNode[   90369]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116929 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_0.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 5
tNode[  291900]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422461 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser0.I1.O(S)
--out[  291903] 151(151+0)
tNode[  291903]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422463 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser0.LVDSDES.ld_0.D
--out[  291901] 100(0+100)
tNode[  291901]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422466 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser0.LVDSDES.ld_0.Q
--out[   90365] 301(151+150)
tNode[   90365]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116907 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[8].O
--out[   90379] 301(151+150)
tNode[   90379]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116947 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_2.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 6
tNode[  291906]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422469 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser1.I1.O(S)
--out[  291909] 151(151+0)
tNode[  291909]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422471 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser1.LVDSDES.ld_0.D
--out[  291907] 100(0+100)
tNode[  291907]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422474 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser1.LVDSDES.ld_0.Q
--out[   90366] 301(151+150)
tNode[   90366]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116910 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[9].O
--out[   90379] 301(151+150)
tNode[   90379]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116947 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_2.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 7
tNode[  291912]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422477 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser10.I1.O(S)
--out[  291915] 151(151+0)
tNode[  291915]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422479 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser10.LVDSDES.ld_0.D
--out[  291913] 100(0+100)
tNode[  291913]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422482 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser10.LVDSDES.ld_0.Q
--out[   90344] 301(151+150)
tNode[   90344]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116844 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[18].O
--out[   90389] 301(151+150)
tNode[   90389]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116965 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_4.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 8
tNode[  291918]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422485 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser2.I1.O(S)
--out[  291921] 151(151+0)
tNode[  291921]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422487 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser2.LVDSDES.ld_0.D
--out[  291919] 100(0+100)
tNode[  291919]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422490 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser2.LVDSDES.ld_0.Q
--out[   90336] 301(151+150)
tNode[   90336]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116820 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[10].O
--out[   90379] 301(151+150)
tNode[   90379]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116947 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_2.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 9
tNode[  291924]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422493 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser3.I1.O(S)
--out[  291927] 151(151+0)
tNode[  291927]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422495 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser3.LVDSDES.ld_0.D
--out[  291925] 100(0+100)
tNode[  291925]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422498 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser3.LVDSDES.ld_0.Q
--out[   90337] 301(151+150)
tNode[   90337]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116823 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[11].O
--out[   90379] 301(151+150)
tNode[   90379]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116947 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_2.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 10
tNode[  291954]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422533 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser8.I1.O(S)
--out[  291957] 151(151+0)
tNode[  291957]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422535 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser8.LVDSDES.ld_0.D
--out[  291955] 100(0+100)
tNode[  291955]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422538 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser8.LVDSDES.ld_0.Q
--out[   90342] 301(151+150)
tNode[   90342]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116838 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[16].O
--out[   90389] 301(151+150)
tNode[   90389]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116965 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_4.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 11
tNode[  291960]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422541 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser9.I1.O(S)
--out[  291963] 151(151+0)
tNode[  291963]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422543 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser9.LVDSDES.ld_0.D
--out[  291961] 100(0+100)
tNode[  291961]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422546 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank26B.ClockRegion001R_26B.dser9.LVDSDES.ld_0.Q
--out[   90343] 301(151+150)
tNode[   90343]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116841 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[17].O
--out[   90389] 301(151+150)
tNode[   90389]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116965 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_4.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 12
tNode[  292109]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422748 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser0.I1.O(S)
--out[  292112] 151(151+0)
tNode[  292112]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422750 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser0.LVDSDES.ld_0.D
--out[  292110] 100(0+100)
tNode[  292110]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422753 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser0.LVDSDES.ld_0.Q
--out[   90345] 301(151+150)
tNode[   90345]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116847 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[19].O
--out[   90389] 301(151+150)
tNode[   90389]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116965 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_4.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 13
tNode[  292121]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422764 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser10.I1.O(S)
--out[  292124] 151(151+0)
tNode[  292124]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422766 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser10.LVDSDES.ld_0.D
--out[  292122] 100(0+100)
tNode[  292122]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422769 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser10.LVDSDES.ld_0.Q
--out[   90356] 301(151+150)
tNode[   90356]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116880 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[29].O
--out[   90404] 301(151+150)
tNode[   90404]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116992 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_7.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 14
tNode[  292145]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422796 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser5.I1.O(S)
--out[  292148] 151(151+0)
tNode[  292148]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422798 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser5.LVDSDES.ld_0.D
--out[  292146] 100(0+100)
tNode[  292146]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422801 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser5.LVDSDES.ld_0.Q
--out[   90351] 301(151+150)
tNode[   90351]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116865 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[24].O
--out[   90399] 301(151+150)
tNode[   90399]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116983 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_6.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 15
tNode[  292151]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422804 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser6.I1.O(S)
--out[  292154] 151(151+0)
tNode[  292154]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422806 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser6.LVDSDES.ld_0.D
--out[  292152] 100(0+100)
tNode[  292152]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422809 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser6.LVDSDES.ld_0.Q
--out[   90352] 301(151+150)
tNode[   90352]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116868 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[25].O
--out[   90399] 301(151+150)
tNode[   90399]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116983 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_6.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 16
tNode[  292157]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422812 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser7.I1.O(S)
--out[  292160] 151(151+0)
tNode[  292160]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422814 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser7.LVDSDES.ld_0.D
--out[  292158] 100(0+100)
tNode[  292158]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422817 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser7.LVDSDES.ld_0.Q
--out[   90353] 301(151+150)
tNode[   90353]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116871 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[26].O
--out[   90399] 301(151+150)
tNode[   90399]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116983 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_6.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 17
tNode[  292163]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422820 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser8.I1.O(S)
--out[  292166] 151(151+0)
tNode[  292166]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422822 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser8.LVDSDES.ld_0.D
--out[  292164] 100(0+100)
tNode[  292164]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422825 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser8.LVDSDES.ld_0.Q
--out[   90354] 301(151+150)
tNode[   90354]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116874 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[27].O
--out[   90399] 301(151+150)
tNode[   90399]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116983 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_6.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 18
tNode[  292169]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   422828 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser9.I1.O(S)
--out[  292172] 151(151+0)
tNode[  292172]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   422830 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser9.LVDSDES.ld_0.D
--out[  292170] 100(0+100)
tNode[  292170]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   422833 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank29B.ClockRegion002R_29B.dser9.LVDSDES.ld_0.Q
--out[   90355] 301(151+150)
tNode[   90355]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116877 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[28].O
--out[   90404] 301(151+150)
tNode[   90404]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116992 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_7.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

FROM PATH 19
tNode[  292338]:  acc delay        0 | arr   147209 | req    21876 | slk    15369 ||| port id   423065 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion003R_32B.dser0.I1.O(S)
--out[  292341] 151(151+0)
tNode[  292341]:  acc delay      151 | arr   147360 | req    22027 | slk    15369 ||| port id   423067 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion003R_32B.dser0.LVDSDES.ld_0.D
--out[  292339] 100(0+100)
tNode[  292339]:  acc delay      251 | arr   147460 | req    22127 | slk    15369 ||| port id   423070 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion003R_32B.dser0.LVDSDES.ld_0.Q
--out[   90358] 301(151+150)
tNode[   90358]:  acc delay      552 | arr   152761 | req    22428 | slk    10369 ||| port id   116886 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[30].O
--out[   90404] 301(151+150)
tNode[   90404]:  acc delay      853 | arr   153062 | req    22729 | slk    10369 ||| port id   116992 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_7.Q
--out[   90368] 301(151+150)
tNode[   90368]:  acc delay     1154 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--out[   90367] 301(151+150)
tNode[   90367]:  acc delay     1455 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--out[   11875] 151(151+0)
tNode[   11875]:  acc delay     1606 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--out[   11745] 1656(0+1656)
tNode[   11745]:  acc delay     3262 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--out[  291637] 301(151+150)
tNode[  291637]:  acc delay     3563 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--out[  291638] 301(151+150)
tNode[  291638]:  acc delay     3864 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--out[   12218] 151(151+0)
tNode[   12218]:  acc delay     4015 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--out[   12214] 452(0+452)
tNode[   12214]:  acc delay     4467 | arr   156676 | req    26343 | slk    10369 ||| port id    12215 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_out
--out[  291686] 301(151+150)
tNode[  291686]:  acc delay     4768 | arr   156977 | req    26644 | slk    10369 ||| port id   422161 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_4.O
--out[  291687] 301(151+150)
tNode[  291687]:  acc delay     5069 | arr   157278 | req    26945 | slk    10369 ||| port id   422168 | part -1 | design.U0_M0_F0.zplts_iwa_ts_time_rdy.lut_and_5.O
--out[     978] 151(151+0)
tNode[     978]:  acc delay     5220 | arr   157429 | req    27096 | slk    10369 ||| port id      778 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_iwa_ts_time_rdy
--out[     122] 1957(0+1957)
tNode[     122]:  acc delay     7177 | arr   159386 | req   169755 | slk    10369 ||| port id      175 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_l_min[9]
--out[   12273] 151(151+0)
tNode[   12273]:  acc delay     7328 | arr   159537 | req   169906 | slk    10369 ||| port id    12273 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_l_min_a[9]
--out[   12248] 1355(0+1355)
tNode[   12248]:  acc delay     8683 | arr   160892 | req   171261 | slk    10369 ||| port id    12248 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_0.ts_c_min[9]
--out[   12498] 151(151+0)
tNode[   12498]:  acc delay     8834 | arr   161043 | req   171412 | slk    10369 ||| port id    12498 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_l_min_a[9]
--out[   12473] 1355(0+1355)
tNode[   12473]:  acc delay    10189 | arr   162398 | req   172767 | slk    10369 ||| port id    12473 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_3.ts_c_min[9]
--out[   12648] 151(151+0)
tNode[   12648]:  acc delay    10340 | arr   162549 | req   172918 | slk    10369 ||| port id    12648 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_l_min_a[9]
--out[   12621] 1355(0+1355)
tNode[   12621]:  acc delay    11695 | arr   163904 | req   174273 | slk    10369 ||| port id    12621 | part -1 | defpart | design.U0_M0_F0.ts_min_delay.ts_min2_5.ts_c_min[7]
--out[   13472] 151(151+0)
tNode[   13472]:  acc delay    11846 | arr   164055 | req   174424 | slk    10369 ||| port id    13448 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc[7]
--out[   13448] 1957(0+1957)
tNode[   13448]:  acc delay    13803 | arr   166012 | req   176381 | slk    10369 ||| port id    13474 | part -1 | defpart | design.U0_M0_F0.ts_min_plus_tol.ts_rtl_clock_tolerance.ts_g_inc_final[9]
--out[   13398] 151(151+0)
tNode[   13398]:  acc delay    13954 | arr   166163 | req   176532 | slk    10369 ||| port id    13398 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_l_min_a[9]
--out[   13371] 1355(0+1355)
tNode[   13371]:  acc delay    15309 | arr   167518 | req   177887 | slk    10369 ||| port id    13371 | part -1 | defpart | design.U0_M0_F0.ts_min_of_min.ts_min2.ts_c_min[7]
--out[     869] 151(151+0)
tNode[     869]:  acc delay    15460 | arr   167669 | req   178038 | slk    10369 ||| port id       35 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.ts_c_min[7]
--out[     839] 6171(0+6171)
tNode[     839]:  acc delay    21631 | arr   178374 | req   184209 | slk     5835 ||| port id      976 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_out_ts_g_time_nxt[63](E)

TO PATH 0
tNode[  292319]:  acc delay        0 | arr   174912 | req    28000 | slk     9297 ||| port id   423034 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion000S_32B.ser0.LVDSSER.sock_dout_INST_0.I1(E)
--in [  291680] 151(151+0)
tNode[  291680]:  acc delay      151 | arr   174761 | req    27849 | slk     5835 ||| port id   422120 | part -1 | design.U0_M0_F0.zplts_iwa_tic_clk_ready_out.O
--in [  291698] 301(151+150)
tNode[  291698]:  acc delay      452 | arr   174460 | req    27548 | slk     5835 ||| port id   422187 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser1.LVDSDES.ld_0.Q
--in [  291700] 100(0+100)
tNode[  291700]:  acc delay      552 | arr   174360 | req    27448 | slk     5835 ||| port id   422184 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser1.LVDSDES.ld_0.D
--in [  291697] 151(151+0)
tNode[  291697]:  acc delay      703 | arr   174209 | req    27297 | slk     5835 ||| port id   422182 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser1.I1.O(S)

TO PATH 1
tNode[  292331]:  acc delay        0 | arr   157429 | req    50000 | slk    21780 ||| port id   423052 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion000S_32B.ser3.LVDSSER.sock_dout_INST_0.I1(E)
--in [  291679] 151(151+0)
tNode[  291679]:  acc delay      151 | arr   157278 | req    49849 | slk    21780 ||| port id   422117 | part -1 | design.U0_M0_F0.zplts_iwa_pclk_ready_out.lut_and_2.O
--in [  291678] 301(151+150)
tNode[  291678]:  acc delay      452 | arr   156977 | req    49548 | slk    21780 ||| port id   422113 | part -1 | design.U0_M0_F0.zplts_iwa_pclk_ready_out.lut_and_1.O
--in [   12217] 301(151+150)
tNode[   12217]:  acc delay      753 | arr   156676 | req    49247 | slk    21780 ||| port id    12224 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.zplts_out_pclk_ready_out
--in [   12218] 452(0+452)
tNode[   12218]:  acc delay     1205 | arr   156224 | req    25891 | slk    10369 ||| port id    12214 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.zebu_ts_g_ready_prd_mid_zpl_box_is.rm_ctrl.rm_rdy_in
--in [  291638] 151(151+0)
tNode[  291638]:  acc delay     1356 | arr   156073 | req    25740 | slk    10369 ||| port id   422044 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_2.O
--in [  291637] 301(151+150)
tNode[  291637]:  acc delay     1657 | arr   155772 | req    25439 | slk    10369 ||| port id   422040 | part -1 | design.U0_M0_F0.U0_M0_F0_core.zplts_iwa_ts_g_ready_prd\.lut_and_1.O
--in [   11745] 301(151+150)
tNode[   11745]:  acc delay     1958 | arr   155471 | req    25138 | slk    10369 ||| port id    11786 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_g_rdy
--in [   11875] 1656(0+1656)
tNode[   11875]:  acc delay     3614 | arr   153815 | req    23482 | slk    10369 ||| port id    11811 | part -1 | defpart | design.U0_M0_F0.U0_M0_F0_core.ts_runman_8.ts_runman.ts_trigger[0]
--in [   90367] 151(151+0)
tNode[   90367]:  acc delay     3765 | arr   153664 | req    23331 | slk    10369 ||| port id   116915 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.and.O
--in [   90368] 301(151+150)
tNode[   90368]:  acc delay     4066 | arr   153363 | req    23030 | slk    10369 ||| port id   116921 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.n87.O
--in [   90404] 301(151+150)
tNode[   90404]:  acc delay     4367 | arr   153062 | req    22729 | slk    10369 ||| port id   116992 | part -1 | design.U0_M0_F0.U0_M0_F0_core.trigger_pc.srl_7.Q
--in [   90359] 301(151+150)
tNode[   90359]:  acc delay     4668 | arr   152761 | req    22428 | slk    10369 ||| port id   116889 | part -1 | design.U0_M0_F0.U0_M0_F0_core.sqnod_core0_pc[31].O
--in [  291716] 301(151+150)
tNode[  291716]:  acc delay     4969 | arr   152460 | req    22127 | slk    10369 ||| port id   422211 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser3.LVDSDES.ld_0.Q
--in [  291718] 100(0+100)
tNode[  291718]:  acc delay     5069 | arr   152360 | req    22027 | slk    10369 ||| port id   422208 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser3.LVDSDES.ld_0.D
--in [  291715] 151(151+0)
tNode[  291715]:  acc delay     5220 | arr   152209 | req    21876 | slk    10369 ||| port id   422206 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank24B.ClockRegion000R_24B.dser3.I1.O(S)

TO PATH 2
tNode[  292323]:  acc delay        0 | arr     3151 | req    36000 | slk    33849 ||| port id   423040 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion000S_32B.ser1.LVDSSER.sock_dout_INST_0.I1(E)
--in [     642] 151(151+0)
tNode[     642]:  acc delay      151 | arr     3000 | req    35849 | slk    33849 ||| port id      775 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_in_edge_ready_in[0](S)

TO PATH 3
tNode[  292327]:  acc delay        0 | arr     3151 | req    37000 | slk    33849 ||| port id   423046 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion000S_32B.ser2.LVDSSER.sock_dout_INST_0.I1(E)
--in [     643] 151(151+0)
tNode[     643]:  acc delay      151 | arr     3000 | req    36849 | slk    33849 ||| port id      776 | part -1 | defpart | design.U0_M0_F0.F00_ClockGen.zplts_in_edge_ready_in[1](S)

TO PATH 4
tNode[  292335]:  acc delay        0 | arr     3151 | req    89000 | slk    85849 ||| port id   423058 | part -1 | defpart | design.socket_00_00_00_01.sockHalfBank32B.ClockRegion000S_32B.ser4.LVDSSER.sock_dout_INST_0.I1(E)
--in [  291645] 151(151+0)
tNode[  291645]:  acc delay      151 | arr     3000 | req    23633 | slk    20633 ||| port id   422053 | part -1 | design.U0_M0_F0.detectPclkPos.Q(S)

