

================================================================
== Vitis HLS Report for 'lpcore_commit_control_2'
================================================================
* Date:           Fri Aug 16 17:28:38 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       2|      47|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                       |   9|          2|    1|          2|
    |cancellation_unit_commit_time_stream17_blk_n  |   9|          2|    1|          2|
    |event_queue_commit_time_stream15_blk_n        |   9|          2|    1|          2|
    |lpcore_commit_time_stream_1_blk_n             |   9|          2|    1|          2|
    |state_buffer_commit_time_stream16_blk_n       |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  45|         10|    5|         10|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|                       RTL Ports                       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                                                 |   in|    1|  ap_ctrl_hs|                 lpcore_commit_control.2|  return value|
|ap_rst                                                 |   in|    1|  ap_ctrl_hs|                 lpcore_commit_control.2|  return value|
|ap_start                                               |   in|    1|  ap_ctrl_hs|                 lpcore_commit_control.2|  return value|
|ap_done                                                |  out|    1|  ap_ctrl_hs|                 lpcore_commit_control.2|  return value|
|ap_continue                                            |   in|    1|  ap_ctrl_hs|                 lpcore_commit_control.2|  return value|
|ap_idle                                                |  out|    1|  ap_ctrl_hs|                 lpcore_commit_control.2|  return value|
|ap_ready                                               |  out|    1|  ap_ctrl_hs|                 lpcore_commit_control.2|  return value|
|lpcore_commit_time_stream_1_dout                       |   in|   32|     ap_fifo|             lpcore_commit_time_stream_1|       pointer|
|lpcore_commit_time_stream_1_num_data_valid             |   in|    2|     ap_fifo|             lpcore_commit_time_stream_1|       pointer|
|lpcore_commit_time_stream_1_fifo_cap                   |   in|    2|     ap_fifo|             lpcore_commit_time_stream_1|       pointer|
|lpcore_commit_time_stream_1_empty_n                    |   in|    1|     ap_fifo|             lpcore_commit_time_stream_1|       pointer|
|lpcore_commit_time_stream_1_read                       |  out|    1|     ap_fifo|             lpcore_commit_time_stream_1|       pointer|
|event_queue_commit_time_stream15_din                   |  out|   32|     ap_fifo|        event_queue_commit_time_stream15|       pointer|
|event_queue_commit_time_stream15_num_data_valid        |   in|    2|     ap_fifo|        event_queue_commit_time_stream15|       pointer|
|event_queue_commit_time_stream15_fifo_cap              |   in|    2|     ap_fifo|        event_queue_commit_time_stream15|       pointer|
|event_queue_commit_time_stream15_full_n                |   in|    1|     ap_fifo|        event_queue_commit_time_stream15|       pointer|
|event_queue_commit_time_stream15_write                 |  out|    1|     ap_fifo|        event_queue_commit_time_stream15|       pointer|
|state_buffer_commit_time_stream16_din                  |  out|   32|     ap_fifo|       state_buffer_commit_time_stream16|       pointer|
|state_buffer_commit_time_stream16_num_data_valid       |   in|    2|     ap_fifo|       state_buffer_commit_time_stream16|       pointer|
|state_buffer_commit_time_stream16_fifo_cap             |   in|    2|     ap_fifo|       state_buffer_commit_time_stream16|       pointer|
|state_buffer_commit_time_stream16_full_n               |   in|    1|     ap_fifo|       state_buffer_commit_time_stream16|       pointer|
|state_buffer_commit_time_stream16_write                |  out|    1|     ap_fifo|       state_buffer_commit_time_stream16|       pointer|
|cancellation_unit_commit_time_stream17_din             |  out|   32|     ap_fifo|  cancellation_unit_commit_time_stream17|       pointer|
|cancellation_unit_commit_time_stream17_num_data_valid  |   in|    2|     ap_fifo|  cancellation_unit_commit_time_stream17|       pointer|
|cancellation_unit_commit_time_stream17_fifo_cap        |   in|    2|     ap_fifo|  cancellation_unit_commit_time_stream17|       pointer|
|cancellation_unit_commit_time_stream17_full_n          |   in|    1|     ap_fifo|  cancellation_unit_commit_time_stream17|       pointer|
|cancellation_unit_commit_time_stream17_write           |  out|    1|     ap_fifo|  cancellation_unit_commit_time_stream17|       pointer|
+-------------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+

