{
  "Top": "sen",
  "RtlTop": "sen",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "aartix7",
    "Device": "xa7a12t",
    "Package": "csg325",
    "Speed": "-1q"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "22",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sen",
    "Version": "1.0",
    "DisplayName": "Sen",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/C++\/sen.cpp"],
    "Vhdl": [
      "impl\/vhdl\/scaled_fixed2ieee.vhd",
      "impl\/vhdl\/sen_mul_80ns_24nsfYi.vhd",
      "impl\/vhdl\/sen_mul_mul_15ns_g8j.vhd",
      "impl\/vhdl\/sen_mul_mul_15ns_hbi.vhd",
      "impl\/vhdl\/sen_mux_83_1_1_1.vhd",
      "impl\/vhdl\/sen_mux_164_1_1_1.vhd",
      "impl\/vhdl\/sen_ref_4oPi_tablbkb.vhd",
      "impl\/vhdl\/sen_second_order_cud.vhd",
      "impl\/vhdl\/sen_second_order_dEe.vhd",
      "impl\/vhdl\/sen_second_order_eOg.vhd",
      "impl\/vhdl\/sen.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/scaled_fixed2ieee.v",
      "impl\/verilog\/sen_mul_80ns_24nsfYi.v",
      "impl\/verilog\/sen_mul_mul_15ns_g8j.v",
      "impl\/verilog\/sen_mul_mul_15ns_hbi.v",
      "impl\/verilog\/sen_mux_83_1_1_1.v",
      "impl\/verilog\/sen_mux_164_1_1_1.v",
      "impl\/verilog\/sen_ref_4oPi_tablbkb.v",
      "impl\/verilog\/sen_ref_4oPi_tablbkb_rom.dat",
      "impl\/verilog\/sen_second_order_cud.v",
      "impl\/verilog\/sen_second_order_cud_rom.dat",
      "impl\/verilog\/sen_second_order_dEe.v",
      "impl\/verilog\/sen_second_order_dEe_rom.dat",
      "impl\/verilog\/sen_second_order_eOg.v",
      "impl\/verilog\/sen_second_order_eOg_rom.dat",
      "impl\/verilog\/sen.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/lalat\/Documents\/IC\/Simulador_FPGA_UERJ-master\/L-2408\/senoHLS\/solution1\/.autopilot\/db\/sen.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "Entrada": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "Entrada": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "32"
    },
    "Entrada": {
      "interfaceRef": "Entrada",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sen",
      "Instances": [{
          "ModuleName": "scaled_fixed2ieee",
          "InstanceName": "grp_scaled_fixed2ieee_fu_214"
        }]
    },
    "Metrics": {
      "scaled_fixed2ieee": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "9",
          "LatencyWorst": "11",
          "PipelineIIMin": "7",
          "PipelineIIMax": "11",
          "PipelineII": "7 ~ 11",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.133"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "5",
            "Latency": "2 ~ 5",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "FF": "399",
          "LUT": "760",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "sen": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "24",
          "LatencyWorst": "26",
          "PipelineIIMin": "23",
          "PipelineIIMax": "27",
          "PipelineII": "23 ~ 27",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.026"
        },
        "Area": {
          "DSP48E": "13",
          "FF": "1644",
          "LUT": "2881",
          "BRAM_18K": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "sen",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-08-24 15:16:55 -0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
