strict digraph "compose( ,  )" {
	node [label="\N"];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f598e860890>",
		fillcolor=firebrick,
		label="23:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f598e860890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_18:AL"	[def_var="['next_state']",
		label="Leaf_18:AL"];
	"23:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f598e556bd0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_18:AL" -> "12:AL";
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f598e5a7ad0>",
		fillcolor=firebrick,
		label="20:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f598e5a7ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f598e5a4ed0>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f598e5a4610>",
		fillcolor=firebrick,
		label="14:NS
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f598e5a4610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:IF" -> "14:NS"	[cond="['reset']",
		label=reset,
		lineno=13];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f598e54ecd0>",
		fillcolor=firebrick,
		label="16:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f598e54ecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"13:IF" -> "16:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f598e5a7150>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:IF" -> "20:NS"	[cond="['in']",
		label=in,
		lineno=20];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f598e5a7f50>",
		fillcolor=firebrick,
		label="21:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f598e5a7f50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "21:NS"	[cond="['in']",
		label="!(in)",
		lineno=20];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f598e8607d0>",
		fillcolor=firebrick,
		label="22:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f598e8607d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL"	[def_var="['present_state']",
		label="Leaf_12:AL"];
	"14:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"16:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f598e5a7450>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f598e860450>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:CA" -> "22:IF"	[cond="[]",
		lineno=None];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f598e5b2390>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CA" -> "20:IF"	[cond="[]",
		lineno=None];
	"12:AL" -> "13:IF"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f598e5b2250>",
		clk_sens=False,
		fillcolor=gold,
		label="18:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"19:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f598e5bd4d0>",
		fillcolor=linen,
		label="19:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"18:AL" -> "19:CS"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "18:AL";
	"26:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f598e458b10>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="26:AS
out = (present_state == 0)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_12:AL" -> "26:AS";
	"22:IF" -> "23:NS"	[cond="['in']",
		label="!(in)",
		lineno=22];
	"22:IF" -> "22:NS"	[cond="['in']",
		label=in,
		lineno=22];
	"19:CS" -> "22:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "20:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"21:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
