# Verilog_HDL
I am creating this repository to post the experiments I do with Verilog./ 
