# do AND_GATE.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:41 on Sep 20,2022
# vlog -work work AND_GATE.vo 
# -- Compiling module AND_GATE
# -- Compiling module hard_block
# 
# Top level modules:
# 	AND_GATE
# End time: 22:10:41 on Sep 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:41 on Sep 20,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module AND_GATE_vlg_vec_tst
# 
# Top level modules:
# 	AND_GATE_vlg_vec_tst
# End time: 22:10:41 on Sep 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.AND_GATE_vlg_vec_tst 
# Start time: 22:10:42 on Sep 20,2022
# Loading work.AND_GATE_vlg_vec_tst
# Loading work.AND_GATE
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#24
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /AND_GATE_vlg_vec_tst
# End time: 22:10:43 on Sep 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
