Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: user_logic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "user_logic.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "user_logic"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : user_logic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\fpga_project\LKJKJ\user_logic.v" into library work
Parsing module <user_logic>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <user_logic>.
WARNING:HDLCompiler:872 - "D:\fpga_project\LKJKJ\user_logic.v" Line 139: Using initial value of prescaler_temp since it is never assigned
WARNING:HDLCompiler:413 - "D:\fpga_project\LKJKJ\user_logic.v" Line 151: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\fpga_project\LKJKJ\user_logic.v" Line 158: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "D:\fpga_project\LKJKJ\user_logic.v" Line 185: Assignment to slv_reg_write_sel ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\fpga_project\LKJKJ\user_logic.v" Line 129: Net <slv_reg3[0]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <user_logic>.
    Related source file is "D:\fpga_project\LKJKJ\user_logic.v".
        C_SLV_DWIDTH = 32
        C_NUM_REG = 4
WARNING:Xst:647 - Input <Bus2IP_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <slv_reg3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <pwm_out>.
    Found 10-bit register for signal <counter_4_pwm>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_1_o_add_1_OUT> created at line 147.
    Found 10-bit adder for signal <counter_4_pwm[9]_GND_1_o_add_9_OUT> created at line 158.
    Found 32-bit comparator equal for signal <prescaler[0]_counter[31]_equal_3_o> created at line 148
    Found 10-bit comparator greater for signal <counter_4_pwm[9]_count_2_reach_2_top[0]_LessThan_6_o> created at line 150
    Found 10-bit comparator lessequal for signal <n0007> created at line 155
    Found 10-bit comparator lessequal for signal <n0009> created at line 155
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <user_logic> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 10-bit register                                       : 1
 32-bit register                                       : 1
# Comparators                                          : 4
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <user_logic>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <counter_4_pwm>: 1 register on signal <counter_4_pwm>.
Unit <user_logic> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 4
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <user_logic> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block user_logic, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : user_logic.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 384
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 72
#      LUT2                        : 1
#      LUT3                        : 3
#      LUT4                        : 29
#      LUT5                        : 26
#      LUT6                        : 80
#      MUXCY                       : 94
#      VCC                         : 1
#      XORCY                       : 74
# FlipFlops/Latches                : 43
#      FD                          : 43
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 96
#      IBUF                        : 60
#      OBUF                        : 36

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              43  out of  11440     0%  
 Number of Slice LUTs:                  214  out of   5720     3%  
    Number used as Logic:               214  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    215
   Number with an unused Flip Flop:     172  out of    215    80%  
   Number with an unused LUT:             1  out of    215     0%  
   Number of fully used LUT-FF pairs:    42  out of    215    19%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         170
 Number of bonded IOBs:                  97  out of    102    95%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.625ns (Maximum Frequency: 150.949MHz)
   Minimum input arrival time before clock: 8.232ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: 8.563ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.625ns (frequency: 150.949MHz)
  Total number of paths / destination ports: 51803 / 43
-------------------------------------------------------------------------
Delay:               6.625ns (Levels of Logic = 10)
  Source:            counter_0 (FF)
  Destination:       counter_4_pwm_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: counter_0 to counter_4_pwm_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  counter_0 (counter_0)
     INV:I->O              1   0.255   0.000  Madd_counter[31]_GND_1_o_add_1_OUT_lut<0>_INV_0 (Madd_counter[31]_GND_1_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_counter[31]_GND_1_o_add_1_OUT_cy<0> (Madd_counter[31]_GND_1_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_counter[31]_GND_1_o_add_1_OUT_cy<1> (Madd_counter[31]_GND_1_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_counter[31]_GND_1_o_add_1_OUT_cy<2> (Madd_counter[31]_GND_1_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_counter[31]_GND_1_o_add_1_OUT_cy<3> (Madd_counter[31]_GND_1_o_add_1_OUT_cy<3>)
     XORCY:CI->O           2   0.206   0.954  Madd_counter[31]_GND_1_o_add_1_OUT_xor<4> (counter[31]_GND_1_o_add_1_OUT<4>)
     LUT3:I0->O            3   0.235   0.766  prescaler[0]_counter[31]_AND_1_o5_SW0 (N13)
     LUT6:I5->O            2   0.254   0.726  prescaler[0]_counter[31]_AND_1_o5_1 (prescaler[0]_counter[31]_AND_1_o51)
     LUT6:I5->O           10   0.254   1.116  prescaler[0]_counter[31]_AND_1_o10_rstpot (prescaler[0]_counter[31]_AND_1_o10_rstpot)
     LUT6:I4->O            1   0.250   0.000  counter_4_pwm_0_rstpot (counter_4_pwm_0_rstpot)
     FD:D                      0.074          counter_4_pwm_0
    ----------------------------------------
    Total                      6.625ns (2.338ns logic, 4.287ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2006 / 43
-------------------------------------------------------------------------
Offset:              8.232ns (Levels of Logic = 6)
  Source:            count_2_reach_2_top<4> (PAD)
  Destination:       counter_4_pwm_0 (FF)
  Destination Clock: clock rising

  Data Path: count_2_reach_2_top<4> to counter_4_pwm_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.234  count_2_reach_2_top_4_IBUF (count_2_reach_2_top_4_IBUF)
     LUT5:I0->O            1   0.254   0.682  GND_1_o_GND_1_o_equal_5_o<0>_SW0 (N5)
     LUT6:I5->O           12   0.254   1.499  GND_1_o_GND_1_o_equal_5_o<0> (GND_1_o_GND_1_o_equal_5_o)
     LUT5:I0->O            1   0.254   1.137  prescaler[0]_counter[31]_AND_1_o10_SW0 (N7)
     LUT6:I0->O           10   0.254   1.008  _n00813_SW0 (N19)
     LUT6:I5->O            1   0.254   0.000  counter_4_pwm_0_rstpot (counter_4_pwm_0_rstpot)
     FD:D                      0.074          counter_4_pwm_0
    ----------------------------------------
    Total                      8.232ns (2.672ns logic, 5.560ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            pwm_out (FF)
  Destination:       pwm_out (PAD)
  Source Clock:      clock rising

  Data Path: pwm_out to pwm_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  pwm_out (pwm_out_OBUF)
     OBUF:I->O                 2.912          pwm_out_OBUF (pwm_out)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 268 / 34
-------------------------------------------------------------------------
Delay:               8.563ns (Levels of Logic = 4)
  Source:            Bus2IP_RdCE<2> (PAD)
  Destination:       IP2Bus_Data<22> (PAD)

  Data Path: Bus2IP_RdCE<2> to IP2Bus_Data<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.328   1.696  Bus2IP_RdCE_2_IBUF (Bus2IP_RdCE_2_IBUF)
     LUT4:I0->O           10   0.254   1.438  slv_reg_read_sel[0]_GND_1_o_equal_22_o<0>1 (slv_reg_read_sel[0]_GND_1_o_equal_22_o)
     LUT6:I1->O            1   0.254   0.681  _n0165<22>1 (IP2Bus_Data_22_OBUF)
     OBUF:I->O                 2.912          IP2Bus_Data_22_OBUF (IP2Bus_Data<22>)
    ----------------------------------------
    Total                      8.563ns (4.748ns logic, 3.815ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.625|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.51 secs
 
--> 

Total memory usage is 299296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)

