/****************************************************************************
 * arch/arm/src/samd2l2/hardware/samd_usart.h
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

/* References:
 *   "Atmel SAM D20J / SAM D20G / SAM D20E ARM-Based Microcontroller
 *   Datasheet", 42129J–SAM–12/2013
 *   "Atmel SAM D21E / SAM D21G / SAM D21J SMART ARM-Based Microcontroller
 *   Datasheet", Atmel-42181E–SAM-D21_Datasheet–02/2015
 */

#ifndef __ARCH_ARM_SRC_SAMD2L2_HARDWARE_SAMD_USART_H
#define __ARCH_ARM_SRC_SAMD2L2_HARDWARE_SAMD_USART_H

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/config.h>

#include "chip.h"
#include "hardware/samd_sercom.h"

#if defined(CONFIG_ARCH_FAMILY_SAMD20) || defined(CONFIG_ARCH_FAMILY_SAMD21)

/****************************************************************************
 * Pre-processor Definitions
 ****************************************************************************/

/* USART register offsets ***************************************************/

#define SAM_USART_CTRLA_OFFSET       0x0000  /* Control A register */
#define SAM_USART_CTRLB_OFFSET       0x0004  /* Control B register */

#if defined(CONFIG_ARCH_FAMILY_SAMD20)
#  define SAM_USART_DBGCTRL_OFFSET   0x0008  /* Debug control register */
#  define SAM_USART_BAUD_OFFSET      0x000a  /* Baud register */
#  define SAM_USART_INTENCLR_OFFSET  0x000c  /* Interrupt enable clear register */
#  define SAM_USART_INTENSET_OFFSET  0x000d  /* Interrupt enable set register */
#  define SAM_USART_INTFLAG_OFFSET   0x000e  /* Interrupt flag and status clear register */
#  define SAM_USART_STATUS_OFFSET    0x0010  /* Status register */
#  define SAM_USART_DATA_OFFSET      0x0018  /* Data register */
#elif defined(CONFIG_ARCH_FAMILY_SAMD21)
#  define SAM_USART_BAUD_OFFSET      0x000c  /* Baud register */
#  define SAM_USART_RXPL_OFFSET      0x000e  /* Receive pulse length register */
#  define SAM_USART_INTENCLR_OFFSET  0x0014  /* Interrupt enable clear register */
#  define SAM_USART_INTENSET_OFFSET  0x0016  /* Interrupt enable set register */
#  define SAM_USART_INTFLAG_OFFSET   0x0018  /* Interrupt flag and status clear register */
#  define SAM_USART_STATUS_OFFSET    0x001a  /* Status register */
#  define SAM_USART_SYNCBUSY_OFFSET  0x001c  /* Synchronization busy register */
#  define SAM_USART_DATA_OFFSET      0x0028  /* Data register */
#  define SAM_USART_DBGCTRL_OFFSET   0x0030  /* Debug control register */
#endif

/* USART register addresses *************************************************/

#define SAM_USART0_CTRLA             (SAM_SERCOM0_BASE+SAM_USART_CTRLA_OFFSET)
#define SAM_USART0_CTRLB             (SAM_SERCOM0_BASE+SAM_USART_CTRLB_OFFSET)
#define SAM_USART0_BAUD              (SAM_SERCOM0_BASE+SAM_USART_BAUD_OFFSET)

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define SAM_USART0_RXPL            (SAM_SERCOM0_BASE+SAM_USART_RXPL_OFFSET)
#endif

#define SAM_USART0_INTENCLR          (SAM_SERCOM0_BASE+SAM_USART_INTENCLR_OFFSET)
#define SAM_USART0_INTENSET          (SAM_SERCOM0_BASE+SAM_USART_INTENSET_OFFSET)
#define SAM_USART0_INTFLAG           (SAM_SERCOM0_BASE+SAM_USART_INTFLAG_OFFSET)
#define SAM_USART0_STATUS            (SAM_SERCOM0_BASE+SAM_USART_STATUS_OFFSET)

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define SAM_USART0_SYNCBUSY        (SAM_SERCOM0_BASE+SAM_USART_SYNCBUSY_OFFSET)
#endif

#define SAM_USART0_DATA              (SAM_SERCOM0_BASE+SAM_USART_DATA_OFFSET)
#define SAM_USART0_DBGCTRL           (SAM_SERCOM0_BASE+SAM_USART_DBGCTRL_OFFSET)

#define SAM_USART1_CTRLA             (SAM_SERCOM1_BASE+SAM_USART_CTRLA_OFFSET)
#define SAM_USART1_CTRLB             (SAM_SERCOM1_BASE+SAM_USART_CTRLB_OFFSET)
#define SAM_USART1_BAUD              (SAM_SERCOM1_BASE+SAM_USART_BAUD_OFFSET)

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define SAM_USART1_RXPL            (SAM_SERCOM1_BASE+SAM_USART_RXPL_OFFSET)
#endif

#define SAM_USART1_INTENCLR          (SAM_SERCOM1_BASE+SAM_USART_INTENCLR_OFFSET)
#define SAM_USART1_INTENSET          (SAM_SERCOM1_BASE+SAM_USART_INTENSET_OFFSET)
#define SAM_USART1_INTFLAG           (SAM_SERCOM1_BASE+SAM_USART_INTFLAG_OFFSET)
#define SAM_USART1_STATUS            (SAM_SERCOM1_BASE+SAM_USART_STATUS_OFFSET)

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define SAM_USART1_SYNCBUSY        (SAM_SERCOM1_BASE+SAM_USART_SYNCBUSY_OFFSET)
#endif

#define SAM_USART1_DATA              (SAM_SERCOM1_BASE+SAM_USART_DATA_OFFSET)
#define SAM_USART1_DBGCTRL           (SAM_SERCOM1_BASE+SAM_USART_DBGCTRL_OFFSET)

#define SAM_USART2_CTRLA             (SAM_SERCOM2_BASE+SAM_USART_CTRLA_OFFSET)
#define SAM_USART2_CTRLB             (SAM_SERCOM2_BASE+SAM_USART_CTRLB_OFFSET)
#define SAM_USART2_BAUD              (SAM_SERCOM2_BASE+SAM_USART_BAUD_OFFSET)

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define SAM_USART2_RXPL            (SAM_SERCOM2_BASE+SAM_USART_RXPL_OFFSET)
#endif

#define SAM_USART2_INTENCLR          (SAM_SERCOM2_BASE+SAM_USART_INTENCLR_OFFSET)
#define SAM_USART2_INTENSET          (SAM_SERCOM2_BASE+SAM_USART_INTENSET_OFFSET)
#define SAM_USART2_INTFLAG           (SAM_SERCOM2_BASE+SAM_USART_INTFLAG_OFFSET)
#define SAM_USART2_STATUS            (SAM_SERCOM2_BASE+SAM_USART_STATUS_OFFSET)

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define SAM_USART2_SYNCBUSY        (SAM_SERCOM2_BASE+SAM_USART_SYNCBUSY_OFFSET)
#endif

#define SAM_USART2_DATA              (SAM_SERCOM2_BASE+SAM_USART_DATA_OFFSET)
#define SAM_USART2_DBGCTRL           (SAM_SERCOM2_BASE+SAM_USART_DBGCTRL_OFFSET)

#define SAM_USART3_CTRLA             (SAM_SERCOM3_BASE+SAM_USART_CTRLA_OFFSET)
#define SAM_USART3_CTRLB             (SAM_SERCOM3_BASE+SAM_USART_CTRLB_OFFSET)
#define SAM_USART3_BAUD              (SAM_SERCOM3_BASE+SAM_USART_BAUD_OFFSET)

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define SAM_USART3_RXPL            (SAM_SERCOM3_BASE+SAM_USART_RXPL_OFFSET)
#endif

#define SAM_USART3_INTENCLR          (SAM_SERCOM3_BASE+SAM_USART_INTENCLR_OFFSET)
#define SAM_USART3_INTENSET          (SAM_SERCOM3_BASE+SAM_USART_INTENSET_OFFSET)
#define SAM_USART3_INTFLAG           (SAM_SERCOM3_BASE+SAM_USART_INTFLAG_OFFSET)
#define SAM_USART3_STATUS            (SAM_SERCOM3_BASE+SAM_USART_STATUS_OFFSET)

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define SAM_USART3_SYNCBUSY        (SAM_SERCOM3_BASE+SAM_USART_SYNCBUSY_OFFSET)
#endif

#define SAM_USART3_DATA              (SAM_SERCOM3_BASE+SAM_USART_DATA_OFFSET)
#define SAM_USART3_DBGCTRL           (SAM_SERCOM3_BASE+SAM_USART_DBGCTRL_OFFSET)

#define SAM_USART4_CTRLA             (SAM_SERCOM4_BASE+SAM_USART_CTRLA_OFFSET)
#define SAM_USART4_CTRLB             (SAM_SERCOM4_BASE+SAM_USART_CTRLB_OFFSET)
#define SAM_USART4_BAUD              (SAM_SERCOM4_BASE+SAM_USART_BAUD_OFFSET)

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define SAM_USART4_RXPL            (SAM_SERCOM4_BASE+SAM_USART_RXPL_OFFSET)
#endif

#define SAM_USART4_INTENCLR          (SAM_SERCOM4_BASE+SAM_USART_INTENCLR_OFFSET)
#define SAM_USART4_INTENSET          (SAM_SERCOM4_BASE+SAM_USART_INTENSET_OFFSET)
#define SAM_USART4_INTFLAG           (SAM_SERCOM4_BASE+SAM_USART_INTFLAG_OFFSET)
#define SAM_USART4_STATUS            (SAM_SERCOM4_BASE+SAM_USART_STATUS_OFFSET)

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define SAM_USART4_SYNCBUSY        (SAM_SERCOM4_BASE+SAM_USART_SYNCBUSY_OFFSET)
#endif

#define SAM_USART4_DATA              (SAM_SERCOM4_BASE+SAM_USART_DATA_OFFSET)
#define SAM_USART4_DBGCTRL           (SAM_SERCOM4_BASE+SAM_USART_DBGCTRL_OFFSET)

#define SAM_USART5_CTRLA             (SAM_SERCOM5_BASE+SAM_USART_CTRLA_OFFSET)
#define SAM_USART5_CTRLB             (SAM_SERCOM5_BASE+SAM_USART_CTRLB_OFFSET)
#define SAM_USART5_BAUD              (SAM_SERCOM5_BASE+SAM_USART_BAUD_OFFSET)

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define SAM_USART5_RXPL            (SAM_SERCOM5_BASE+SAM_USART_RXPL_OFFSET)
#endif

#define SAM_USART5_INTENCLR          (SAM_SERCOM5_BASE+SAM_USART_INTENCLR_OFFSET)
#define SAM_USART5_INTENSET          (SAM_SERCOM5_BASE+SAM_USART_INTENSET_OFFSET)
#define SAM_USART5_INTFLAG           (SAM_SERCOM5_BASE+SAM_USART_INTFLAG_OFFSET)
#define SAM_USART5_STATUS            (SAM_SERCOM5_BASE+SAM_USART_STATUS_OFFSET)

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define SAM_USART5_SYNCBUSY        (SAM_SERCOM5_BASE+SAM_USART_SYNCBUSY_OFFSET)
#endif

#define SAM_USART5_DATA              (SAM_SERCOM5_BASE+SAM_USART_DATA_OFFSET)
#define SAM_USART5_DBGCTRL           (SAM_SERCOM5_BASE+SAM_USART_DBGCTRL_OFFSET)

/* USART register bit definitions *******************************************/

/* Control A register */

#define USART_CTRLA_SWRST            (1 << 0)  /* Bit 0:  Software reset */
#define USART_CTRLA_ENABLE           (1 << 1)  /* Bit 1:  Enable */
#define USART_CTRLA_MODE_SHIFT       (2)       /* Bits 2-4: Operating Mode */
#define USART_CTRLA_MODE_MASK        (7 << USART_CTRLA_MODE_SHIFT)
#  define USART_CTRLA_MODE_EXTUSART  (0 << USART_CTRLA_MODE_SHIFT) /* USART with external clock */
#  define USART_CTRLA_MODE_INTUSART  (1 << USART_CTRLA_MODE_SHIFT) /* USART with internal clock */

                                               /* Bits 5-6: reserved */
#define USART_CTRLA_RUNSTDBY         (1 << 7)  /* Bit 7:  Run in standby */
#define USART_CTRLA_IBON             (1 << 8)  /* Bit 8:  Immediate BUFOVF notification */

#if defined(CONFIG_ARCH_FAMILY_SAMD20)
                                               /* Bits 9-15: reserved */
#  define USART_CTRLA_TXPO           (1 << 16) /* Bit 16: Transmit data pinout */
#    define USART_CTRLA_TXPAD0       (0)
#    define USART_CTRLA_TXPAD2       USART_CTRLA_TXPO
#elif defined(CONFIG_ARCH_FAMILY_SAMD21)
                                               /* Bits 9-12: reserved */
#  define USART_CTRLA_SAMPR_SHIFT    (13)      /* Bits 13-15: Sample rate */
#  define USART_CTRLA_SAMPR_MASK     (3 << USART_CTRLA_SAMPR_SHIFT)
#    define USART_CTRLA_SAMPR_16XA   (0 << USART_CTRLA_SAMPR_SHIFT) /* 16x oversampling; arithmetic baud */
#    define USART_CTRLA_SAMPR_16XF   (1 << USART_CTRLA_SAMPR_SHIFT) /* 16x oversampling; fractional baud */
#    define USART_CTRLA_SAMPR_8XA    (2 << USART_CTRLA_SAMPR_SHIFT) /* 8x oversampling; arithmetic baud */
#    define USART_CTRLA_SAMPR_8XF    (3 << USART_CTRLA_SAMPR_SHIFT) /* 8x oversampling; fractional baud */
#    define USART_CTRLA_SAMPR_3XA    (4 << USART_CTRLA_SAMPR_SHIFT) /* 3x oversampling; arithmetic baud */

#  define USART_CTRLA_TXPO_SHIFT     (16)      /* Bits 16-17: Transmit data pinout */
#  define USART_CTRLA_TXPO_MASK      (3 << USART_CTRLA_TXPO_SHIFT)
#    define USART_CTRLA_TXPAD0_1     (0 << USART_CTRLA_TXPO_SHIFT) /* TxD=SERCOM PAD[0]; XCK=PAD[1] */
#    define USART_CTRLA_TXPAD2       (1 << USART_CTRLA_TXPO_SHIFT) /* TxD=SERCOM PAD[2]; XCK=PAD[3] */
#    define USART_CTRLA_TXPAD0_2     (2 << USART_CTRLA_TXPO_SHIFT) /* TxD=SERCOM PAD[0]; RTS=PAD[2]; CTS=PAD[3] */
#endif

#define USART_CTRLA_RXPO_SHIFT       (20)      /* Bits 20-21: Receive data pinout */
#define USART_CTRLA_RXPO_MASK        (3 << USART_CTRLA_RXPO_SHIFT)
#  define USART_CTRLA_RXPAD0         (0 << USART_CTRLA_RXPO_SHIFT) /* SERCOM PAD[0] for RxD */
#  define USART_CTRLA_RXPAD1         (1 << USART_CTRLA_RXPO_SHIFT) /* SERCOM PAD[1] for RxD */
#  define USART_CTRLA_RXPAD2         (2 << USART_CTRLA_RXPO_SHIFT) /* SERCOM PAD[2] for RxD */
#  define USART_CTRLA_RXPAD3         (3 << USART_CTRLA_RXPO_SHIFT) /* SERCOM PAD[3] for RxD */

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define USART_CTRLA_SAMPA_SHIFT    (22)      /* Bits 22-23: Sample adjustment */
#  define USART_CTRLA_SAMPA_MASK     (3 << USART_CTRLA_SAMPA_SHIFT)
#    define USART_CTRLA_SAMPA_789    (0 << USART_CTRLA_SAMPA_SHIFT) /* 16x oversampling 7-8-9 */
#    define USART_CTRLA_SAMPA_91011  (1 << USART_CTRLA_SAMPA_SHIFT) /* 16x oversampling 9-10-11 */
#    define USART_CTRLA_SAMPA_111213 (2 << USART_CTRLA_SAMPA_SHIFT) /* 16x oversampling 11-12-13 */
#    define USART_CTRLA_SAMPA_131415 (3 << USART_CTRLA_SAMPA_SHIFT) /* 16x oversampling 13-14-15 */
#endif

#define USART_CTRLA_FORM_SHIFT       (24)      /* Bits 24-27: Frame format */
#define USART_CTRLA_FORM_MASK        (7 << USART_CTRLA_FORM_SHIFT)
#  define USART_CTRLA_FORM_NOPARITY  (0 << USART_CTRLA_FORM_SHIFT) /* USART frame (no parity) */
#  define USART_CTRLA_FORM_PARITY    (1 << USART_CTRLA_FORM_SHIFT) /* USART frame (w/parity) */

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define USART_CTRLA_FORM_AUTOBAUD  (4 << USART_CTRLA_FORM_SHIFT) /* Auto-baud (no parity) */
#  define USART_CTRLA_FORM_AUTOBAUDP (5 << USART_CTRLA_FORM_SHIFT) /* Auto-baud (parity) */
#endif

#define USART_CTRLA_CMODE            (1 << 28)  /* Bit 28: Communication mode */
#  define USART_CTRLA_ASYNCH         (0)
#  define USART_CTRLA_SYNCH          USART_CTRLA_CMODE
#define USART_CTRLA_CPOL             (1 << 29)  /* Bit 29: Clock polarity */

#  define USART_CTRLA_CPOL_NORMAL    (0)              /* Rising XCK edge Falling XCK edge */
#  define USART_CTRLA_CPOL_INVERTED  USART_CTRLA_CPOL /* Falling XCK edge Rising XCK edge */

#define USART_CTRLA_DORD             (1 << 30)  /* Bit 30: Data order */
#  define USART_CTRLA_MSBFIRST       (0)
#  define USART_CTRLA_LSBFIRST       USART_CTRLA_DORD

/* Control B register */

#define USART_CTRLB_CHSIZE_SHIFT     (0)       /* Bits 0-2: Character Size */
#define USART_CTRLB_CHSIZE_MASK      (7 << USART_CTRLB_CHSIZE_SHIFT)
#  define USART_CTRLB_CHSIZE_8BITS   (0 << USART_CTRLB_CHSIZE_SHIFT) /* 8 bits */
#  define USART_CTRLB_CHSIZE_9BITS   (1 << USART_CTRLB_CHSIZE_SHIFT) /* 9 bits */
#  define USART_CTRLB_CHSIZE_5BITS   (5 << USART_CTRLB_CHSIZE_SHIFT) /* 5 bits */
#  define USART_CTRLB_CHSIZE_6BITS   (6 << USART_CTRLB_CHSIZE_SHIFT) /* 6 bits */
#  define USART_CTRLB_CHSIZE_7BITS   (7 << USART_CTRLB_CHSIZE_SHIFT) /* 7 bits */

#define USART_CTRLB_SBMODE           (1 << 6)  /* Bit 6:  Stop bit mode */
#  define USART_CTRLB_SBMODE_1       (0)
#  define USART_CTRLB_SBMODE_2       USART_CTRLB_SBMODE

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define USART_CTRLB_COLDEN         (1 << 8)  /* Bit 8:  Collision detection enable */
#endif

#define USART_CTRLB_SFDE             (1 << 9)  /* Bit 9:  Start of frame detection enable */

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define USART_CTRLB_ENC            (1 << 10) /* Bit 10: Encoding format */
#    define USART_CTRLB_UNENCODED    (0)
#    define USART_CTRLB_IRDA         USART_CTRLB_ENC
#endif

#define USART_CTRLB_PMODE            (1 << 13) /* Bit 13: Parity mode */
#  define USART_CTRLB_PEVEN          (0)
#  define USART_CTRLB_PODD           USART_CTRLB_PMODE
#define USART_CTRLB_TXEN             (1 << 16) /* Bit 16: Transmitter enable */
#define USART_CTRLB_RXEN             (1 << 17) /* Bit 17: Receiver enable */

/* Baud register (For SAMD20, this is a 16-bit baud value) */

/* For SAMD20 or for SAMD21 with SAMPR[0]=0 */

#define USART_BAUD_SHIFT             (0)       /* Bits 0-15: Baud Value */
#define USART_BAUD_MASK              (0xffff)
#  define USART_BAUD(n)              ((uint16_t)(n))

/* For SAMD20 or for SAMD21 with SAMPR[0]=0 */

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define USART_BAUD_IP_SHIFT        (0)       /* Bits 0-12: Baud Value (integer part) */
#  define USART_BAUD_IP_MASK         (0x1fff)
#    define USART_IP_BAUD(n)         ((uint16_t)(n))
#  define USART_BAUD_FP_SHIFT        (13)      /* Bits 13-15: Fractional part */
#  define USART_BAUD_FP_MASK         (7 << USART_BAUD_FP_SHIFT)
#    define USART_BAUD_FP(n)         ((uint16_t)(n) << USART_BAUD_FP_SHIFT)
#endif

/* Receive pulse length register (8-bit value) */

/* Interrupt enable clear, interrupt enable set, interrupt enable set,
 * interrupt flag and status clear registers.
 */

#define USART_INT_DRE                (1 << 0)  /* Bit 0:  Data register empty interrupt */
#define USART_INT_TXC                (1 << 1)  /* Bit 1:  Transmit complete interrupt */
#define USART_INT_RXC                (1 << 2)  /* Bit 2:  Receive complete interrupt */
#define USART_INT_RXS                (1 << 3)  /* Bit 3:  Receive start interrupt */

#if defined(CONFIG_ARCH_FAMILY_SAMD20)
#  define USART_INT_CTSIC            (1 << 4)  /* Bit 4:  Clear to send input change interrupt */
#  define USART_INT_RXBRK            (1 << 5)  /* Bit 5:  Receive break interrupt */
#  define USART_INT_ERROR            (1 << 7)  /* Bit 6:  Error interrupt */
#  define USART_INT_ALL              (0xbf)
#elif defined(CONFIG_ARCH_FAMILY_SAMD21)
#  define USART_INT_ALL              (0x0f)
#endif

/* Status register */

#define USART_STATUS_PERR            (1 << 0)  /* Bit 0:  Parity error */
#define USART_STATUS_FERR            (1 << 1)  /* Bit 1:  Frame error */
#define USART_STATUS_BUFOVF          (1 << 2)  /* Bit 2:  Buffer overflow */

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define USART_STATUS_CTS           (1 << 3)  /* Bit 3: Clear to send */
#  define USART_STATUS_ISF           (1 << 4)  /* Bit 4: Inconsistent sync field */
#  define USART_STATUS_COLL          (1 << 5)  /* Bit 5: Collision detected */
#endif

#ifdef CONFIG_ARCH_FAMILY_SAMD20
#  define USART_STATUS_SYNCBUSY      (1 << 15) /* Bit 15: Synchronization busy */
#endif

/* Synchronization busy register */

#ifdef CONFIG_ARCH_FAMILY_SAMD21
#  define USART_SYNCBUSY_SWRST       (1 << 0)  /* Bit 0: Software reset synchronization busy */
#  define USART_SYNCBUSY_ENABLE      (1 << 1)  /* Bit 1: SERCOM enable synchronization busy */
#  define USART_SYNCBUSY_CTRLB       (1 << 2)  /* Bit 2: CTRLB synchronization busy */

#  define USART_SYNCBUSY_ALL         0x0007
#endif

/* Data register */

#define USART_DATA_MASK              (0x1ff)   /* Bits 0-8: Data */

/* Debug control register */

#define USART_DBGCTRL_DBGSTOP        (1 << 0)  /* Bit 0: Debug stop mode */

/****************************************************************************
 * Public Types
 ****************************************************************************/

/****************************************************************************
 * Public Data
 ****************************************************************************/

/****************************************************************************
 * Public Functions Prototypes
 ****************************************************************************/

#endif /* CONFIG_ARCH_FAMILY_SAMD20 || CONFIG_ARCH_FAMILY_SAMD21 */
#endif /* __ARCH_ARM_SRC_SAMD2L2_HARDWARE_SAMD_USART_H */
