digraph "CFG for 'c_iscntrl' function" {
	label="CFG for 'c_iscntrl' function";

	Node0x1ecd300 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%1:\l  %2 = alloca i1, align 1\l  %3 = alloca i32, align 4\l  store i32 %0, i32* %3, align 4, !tbaa !652\l  call void @llvm.dbg.declare(metadata i32* %3, metadata !651, metadata\l... !DIExpression()), !dbg !656\l  %4 = load i32, i32* %3, align 4, !dbg !657, !tbaa !652\l  switch i32 %4, label %6 [\l    i32 7, label %5\l    i32 8, label %5\l    i32 12, label %5\l    i32 10, label %5\l    i32 13, label %5\l    i32 9, label %5\l    i32 11, label %5\l    i32 0, label %5\l    i32 1, label %5\l    i32 2, label %5\l    i32 3, label %5\l    i32 4, label %5\l    i32 5, label %5\l    i32 6, label %5\l    i32 14, label %5\l    i32 15, label %5\l    i32 16, label %5\l    i32 17, label %5\l    i32 18, label %5\l    i32 19, label %5\l    i32 20, label %5\l    i32 21, label %5\l    i32 22, label %5\l    i32 23, label %5\l    i32 24, label %5\l    i32 25, label %5\l    i32 26, label %5\l    i32 27, label %5\l    i32 28, label %5\l    i32 29, label %5\l    i32 30, label %5\l    i32 31, label %5\l    i32 127, label %5\l  ], !dbg !658\l|{<s0>def|<s1>7|<s2>8|<s3>12|<s4>10|<s5>13|<s6>9|<s7>11|<s8>0|<s9>1|<s10>2|<s11>3|<s12>4|<s13>5|<s14>6|<s15>14|<s16>15|<s17>16|<s18>17|<s19>18|<s20>19|<s21>20|<s22>21|<s23>22|<s24>23|<s25>24|<s26>25|<s27>26|<s28>27|<s29>28|<s30>29|<s31>30|<s32>31|<s33>127}}"];
	Node0x1ecd300:s0 -> Node0x1ecd3d0;
	Node0x1ecd300:s1 -> Node0x1ecd380;
	Node0x1ecd300:s2 -> Node0x1ecd380;
	Node0x1ecd300:s3 -> Node0x1ecd380;
	Node0x1ecd300:s4 -> Node0x1ecd380;
	Node0x1ecd300:s5 -> Node0x1ecd380;
	Node0x1ecd300:s6 -> Node0x1ecd380;
	Node0x1ecd300:s7 -> Node0x1ecd380;
	Node0x1ecd300:s8 -> Node0x1ecd380;
	Node0x1ecd300:s9 -> Node0x1ecd380;
	Node0x1ecd300:s10 -> Node0x1ecd380;
	Node0x1ecd300:s11 -> Node0x1ecd380;
	Node0x1ecd300:s12 -> Node0x1ecd380;
	Node0x1ecd300:s13 -> Node0x1ecd380;
	Node0x1ecd300:s14 -> Node0x1ecd380;
	Node0x1ecd300:s15 -> Node0x1ecd380;
	Node0x1ecd300:s16 -> Node0x1ecd380;
	Node0x1ecd300:s17 -> Node0x1ecd380;
	Node0x1ecd300:s18 -> Node0x1ecd380;
	Node0x1ecd300:s19 -> Node0x1ecd380;
	Node0x1ecd300:s20 -> Node0x1ecd380;
	Node0x1ecd300:s21 -> Node0x1ecd380;
	Node0x1ecd300:s22 -> Node0x1ecd380;
	Node0x1ecd300:s23 -> Node0x1ecd380;
	Node0x1ecd300:s24 -> Node0x1ecd380;
	Node0x1ecd300:s25 -> Node0x1ecd380;
	Node0x1ecd300:s26 -> Node0x1ecd380;
	Node0x1ecd300:s27 -> Node0x1ecd380;
	Node0x1ecd300:s28 -> Node0x1ecd380;
	Node0x1ecd300:s29 -> Node0x1ecd380;
	Node0x1ecd300:s30 -> Node0x1ecd380;
	Node0x1ecd300:s31 -> Node0x1ecd380;
	Node0x1ecd300:s32 -> Node0x1ecd380;
	Node0x1ecd300:s33 -> Node0x1ecd380;
	Node0x1ecd380 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%5:\l5:                                                \l  store i1 true, i1* %2, align 1, !dbg !659\l  br label %7, !dbg !659\l}"];
	Node0x1ecd380 -> Node0x1ecd420;
	Node0x1ecd3d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%6:\l6:                                                \l  store i1 false, i1* %2, align 1, !dbg !661\l  br label %7, !dbg !661\l}"];
	Node0x1ecd3d0 -> Node0x1ecd420;
	Node0x1ecd420 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l7:                                                \l  %8 = load i1, i1* %2, align 1, !dbg !662\l  ret i1 %8, !dbg !662\l}"];
}
