# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../gcddatapath.srcs/sources_1/imports/sources_1/imports/eldlabs/blockram/blockram.srcs/sources_1/new/seven_seg_display.v"
verilog xil_defaultlib  "../../../gcddatapath.srcs/sources_1/imports/sources_1/new/pmodsseg.v"
verilog xil_defaultlib  "../../../gcddatapath.srcs/sources_1/imports/sources_1/new/frequency_divider.v"
verilog xil_defaultlib  "../../../gcddatapath.srcs/sources_1/imports/sources_1/imports/eldlabs/lab6_deadline/lab6_deadline.srcs/sources_1/imports/sources_1/imports/new/debouncer.v"
verilog xil_defaultlib  "../../../gcddatapath.srcs/sources_1/new/datapathunit.v"
verilog xil_defaultlib  "../../../gcddatapath.srcs/sources_1/new/controlunit.v"
verilog xil_defaultlib  "../../../gcddatapath.srcs/sources_1/imports/new/clock_pulse.v"
verilog xil_defaultlib  "../../../gcddatapath.srcs/sources_1/imports/sources_1/imports/eldlabs/lab5/lab5.srcs/sources_1/new/binarytobcd.v"
verilog xil_defaultlib  "../../../gcddatapath.srcs/sources_1/new/top.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
