m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/codetest/Verilogtest/lab30_Risc5CPU/sim/top
vdffre
Z0 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 mP1H[eHJ8V:L@o@n^[z6n2
IalQeM1VDNo?`<]N=M7@KI2
Z1 dE:/codetest/Verilogtest/lab30_Risc5CPU/sim/dff
w1576670091
8E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v
FE:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v
L0 1
Z2 OL;L;10.4;61
!s108 1576670157.036000
!s107 E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v|
!i113 0
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vdffre_tb_v
R0
r1
!s85 0
31
!i10b 1
!s100 fCAXb^_dl9Z8S_4H?RZO;3
IMYEaXW4Z<_G^=Gf2Af2132
R1
w1576670102
8E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre_tb.v
FE:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre_tb.v
L0 14
R2
!s108 1576670157.116000
!s107 E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre_tb.v|
!i113 0
R3
