vendor_name = ModelSim
source_file = 1, /home/piero/Repositorios/Propios/Vhdl/MaquinaDeEstados/detecsec/Mealy/2Procesos/detecsec.vhd
source_file = 1, /home/piero/Repositorios/Propios/Vhdl/MaquinaDeEstados/detecsec/Mealy/2Procesos/detecsec.vwf
source_file = 1, /home/piero/Repositorios/Propios/Vhdl/MaquinaDeEstados/detecsec/Mealy/2Procesos/db/detecsec.cbx.xml
source_file = 1, /home/piero/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/piero/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/piero/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/piero/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = detecsec
instance = comp, \CLK~I , CLK, detecsec, 1
instance = comp, \Xin~I , Xin, detecsec, 1
instance = comp, \RST~I , RST, detecsec, 1
instance = comp, \pr.state_bit_0 , pr.state_bit_0, detecsec, 1
instance = comp, \pr.state_bit_1 , pr.state_bit_1, detecsec, 1
instance = comp, \Zout~2 , Zout~2, detecsec, 1
instance = comp, \Zout~I , Zout, detecsec, 1
