(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "top_00")
  (DATE "2024-09-23 19:15:21")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_ORAND/D///    Pos: x90y45
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1453:1624:1797)(1502:1663:1828))
          (PORT IN2 (377:437:497)(372:425:480))
          (PORT IN3 (1835:2048:2263)(1894:2102:2314))
          (PORT IN5 (717:826:937)(711:803:898))
          (PORT IN6 (553:635:718)(568:647:729))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1737:1845:1955)(1804:1897:1991))
          (PORT EN (781:866:952)(779:857:937))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x89y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1545:1747:1953)(1595:1781:1972))
          (PORT IN6 (777:883:990)(789:879:971))
          (PORT IN7 (1696:1898:2104)(1765:1962:2164))
          (PORT IN8 (1449:1604:1764)(1464:1599:1738))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1567:1754:1947)(1587:1767:1950))
          (PORT IN3 (1405:1589:1778)(1440:1614:1790))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x92y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1484:1676:1871)(1571:1755:1944))
          (PORT IN4 (1136:1272:1411)(1131:1250:1373))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x89y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1399:1564:1731)(1481:1634:1792))
          (PORT IN7 (1457:1638:1823)(1523:1693:1866))
          (PORT IN8 (1542:1703:1869)(1635:1791:1951))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1483:1648:1816)(1556:1702:1850))
          (PORT IN2 (1205:1346:1489)(1268:1393:1522))
          (PORT IN3 (1260:1417:1577)(1306:1448:1592))
          (PORT IN4 (1352:1490:1632)(1424:1552:1684))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x90y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (923:1050:1180)(942:1058:1176))
          (PORT IN7 (1523:1711:1902)(1619:1805:1997))
          (PORT IN8 (1698:1883:2074)(1787:1971:2159))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1337:1501:1668)(1414:1572:1736))
          (PORT IN4 (1515:1677:1844)(1583:1739:1899))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x93y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1303:1451:1603)(1363:1498:1635))
          (PORT IN4 (920:1056:1193)(950:1079:1209))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x89y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1014:1147:1285)(1019:1133:1251))
          (PORT IN6 (778:854:931)(800:868:938))
          (PORT IN7 (898:1035:1174)(905:1026:1148))
          (PORT IN8 (1663:1821:1984)(1710:1853:2000))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1267:1425:1588)(1249:1377:1509))
          (PORT IN2 (1112:1230:1350)(1136:1246:1358))
          (PORT IN3 (1126:1248:1373)(1148:1262:1380))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR/D///    Pos: x89y41
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (394:462:531)(368:419:470))
          (PORT IN3 (1370:1562:1757)(1421:1609:1800))
          (PORT IN5 (1436:1625:1817)(1473:1650:1831))
          (PORT IN6 (1135:1280:1427)(1140:1263:1389))
          (PORT IN7 (1147:1275:1406)(1150:1266:1385))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a12_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1513:1633:1755)(1549:1651:1756))
          (PORT EN (1529:1711:1896)(1572:1739:1910))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x92y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1248:1408:1570)(1273:1420:1570))
          (PORT IN6 (1193:1352:1515)(1233:1375:1520))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1440:1624:1811)(1484:1659:1838))
          (PORT IN2 (1651:1822:1996)(1723:1886:2051))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x89y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a15_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1582:1789:1999)(1626:1809:2000))
          (PORT IN8 (1271:1399:1531)(1286:1399:1517))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x89y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (374:429:486)(353:398:444))
          (PORT IN6 (1231:1388:1550)(1240:1381:1525))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x89y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a18_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (576:656:737)(557:627:699))
          (PORT IN6 (603:682:761)(613:684:755))
          (PORT IN7 (1637:1847:2063)(1689:1892:2097))
          (PORT IN8 (1425:1601:1781)(1506:1669:1838))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x89y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (904:1039:1177)(923:1044:1168))
          (PORT IN6 (766:842:918)(792:858:926))
          (PORT IN7 (879:1013:1150)(888:1006:1127))
          (PORT IN8 (1645:1801:1962)(1694:1835:1981))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1035:1174:1315)(1062:1192:1325))
          (PORT IN2 (955:1054:1154)(1004:1098:1195))
          (PORT IN3 (1075:1234:1396)(1105:1252:1402))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR/D///    Pos: x92y40
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a23_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1310:1479:1649)(1330:1483:1637))
          (PORT IN2 (412:470:530)(401:451:503))
          (PORT IN4 (1340:1512:1686)(1364:1521:1679))
          (PORT IN6 (921:1053:1189)(934:1051:1171))
          (PORT IN8 (1312:1482:1656)(1331:1488:1649))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a23_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1420:1511:1604)(1459:1537:1618))
          (PORT EN (1813:2021:2231)(1898:2094:2296))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x89y39
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a27_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1762:1956:2150)(1815:1999:2185))
          (PORT IN2 (1231:1400:1572)(1308:1471:1640))
          (PORT IN3 (926:1048:1172)(961:1074:1190))
          (PORT IN4 (1545:1750:1959)(1558:1745:1937))
          (PORT IN5 (1438:1609:1786)(1499:1662:1828))
          (PORT IN6 (429:489:551)(408:460:513))
          (PORT IN7 (1405:1596:1791)(1399:1566:1736))
          (PORT IN8 (1747:1914:2085)(1838:1997:2162))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a27_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1351:1442:1534)(1389:1466:1546))
          (PORT EN (1729:1936:2149)(1762:1950:2142))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x92y39
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a30_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1632:1805:1980)(1697:1859:2023))
          (PORT IN2 (1266:1414:1564)(1304:1439:1578))
          (PORT IN3 (1715:1947:2184)(1779:1998:2221))
          (PORT IN4 (1117:1254:1392)(1175:1300:1427))
          (PORT IN5 (1430:1604:1783)(1481:1648:1817))
          (PORT IN6 (385:448:512)(355:400:446))
          (PORT IN7 (866:969:1074)(872:955:1039))
          (PORT IN8 (1197:1337:1480)(1262:1392:1525))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a30_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1397:1485:1575)(1440:1516:1594))
          (PORT EN (1954:2188:2425)(2033:2248:2469))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x89y37
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (779:877:978)(794:886:980))
          (PORT IN2 (1009:1138:1273)(999:1115:1234))
          (PORT IN5 (764:864:967)(774:868:964))
          (PORT IN6 (1289:1438:1590)(1335:1471:1607))
          (PORT IN7 (948:1067:1189)(960:1066:1176))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a33_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1546:1662:1779)(1582:1686:1791))
          (PORT EN (1606:1789:1974)(1656:1824:1997))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x82y35
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1257:1423:1591)(1246:1382:1522))
          (PORT IN3 (1626:1798:1975)(1712:1875:2043))
          (PORT IN4 (1651:1840:2032)(1740:1922:2106))
          (PORT IN6 (575:655:736)(597:673:750))
          (PORT IN8 (1065:1198:1334)(1091:1219:1351))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a36_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1911:2046:2185)(1957:2078:2202))
          (PORT EN (2134:2380:2632)(2220:2435:2658))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x90y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a37_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1812:2049:2288)(1843:2062:2286))
          (PORT IN4 (1236:1373:1512)(1274:1403:1537))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x83y39
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a41_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1400:1588:1780)(1414:1577:1747))
          (PORT IN2 (904:1040:1179)(929:1053:1181))
          (PORT IN5 (1061:1211:1365)(1099:1243:1391))
          (PORT IN6 (929:1067:1209)(955:1082:1210))
          (PORT IN8 (716:830:948)(689:781:874))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a41_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1914:2052:2193)(1956:2080:2207))
          (PORT EN (2276:2551:2832)(2374:2620:2874))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x89y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a42_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1623:1826:2034)(1662:1853:2049))
          (PORT IN4 (1576:1782:1992)(1624:1832:2044))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x92y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a43_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1381:1547:1717)(1428:1585:1745))
          (PORT IN7 (1872:2096:2325)(1967:2190:2417))
          (PORT IN8 (1469:1619:1772)(1493:1631:1771))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a43_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1564:1753:1946)(1631:1815:2003))
          (PORT IN3 (1029:1154:1282)(1079:1192:1307))
          (PORT IN4 (1653:1827:2004)(1698:1864:2032))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x83y42
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (961:1078:1199)(1007:1123:1240))
          (PORT IN4 (1353:1531:1713)(1369:1528:1690))
          (PORT IN5 (409:467:527)(390:439:488))
          (PORT IN6 (1115:1261:1411)(1174:1314:1458))
          (PORT IN7 (1238:1407:1576)(1229:1373:1519))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a46_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1920:2065:2212)(1964:2089:2219))
          (PORT EN (2132:2376:2625)(2228:2449:2676))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x94y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a48_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1405:1583:1765)(1398:1558:1723))
          (PORT IN6 (1756:1999:2247)(1809:2038:2272))
          (PORT IN7 (1092:1244:1399)(1134:1272:1412))
          (PORT IN8 (1545:1742:1942)(1575:1758:1945))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x83y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a49_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1066:1218:1373)(1088:1228:1371))
          (PORT IN2 (656:735:817)(651:719:788))
          (PORT IN3 (1504:1690:1879)(1561:1736:1916))
          (PORT IN4 (1531:1733:1939)(1652:1859:2071))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x90y37
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a50_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1188:1373:1560)(1189:1348:1510))
          (PORT IN4 (745:848:951)(769:866:966))
          (PORT IN5 (1001:1144:1289)(1028:1165:1307))
          (PORT IN6 (1172:1319:1469)(1239:1385:1534))
          (PORT IN8 (1766:1976:2189)(1816:2021:2233))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a50_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1409:1500:1593)(1451:1530:1610))
          (PORT EN (1590:1776:1965)(1626:1787:1953))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x92y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a53_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (564:643:724)(557:621:686))
          (PORT IN6 (1668:1848:2034)(1685:1855:2029))
          (PORT IN7 (1030:1162:1298)(1028:1140:1257))
          (PORT IN8 (1004:1122:1243)(1045:1159:1276))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x90y36
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a54_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1540:1710:1882)(1618:1772:1928))
          (PORT IN2 (1253:1412:1571)(1246:1379:1514))
          (PORT IN5 (1416:1590:1767)(1469:1628:1791))
          (PORT IN6 (1221:1349:1479)(1246:1360:1479))
          (PORT IN7 (1582:1750:1920)(1595:1729:1869))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a54_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1865:2004:2147)(1904:2023:2148))
          (PORT EN (1596:1783:1974)(1631:1793:1961))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x91y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a56_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (907:1035:1165)(936:1055:1176))
          (PORT IN8 (756:876:998)(743:842:944))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ICOMP////    Pos: x94y47
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a57_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1839:2039:2245)(1881:2074:2273))
          (PORT IN3 (1348:1511:1676)(1376:1531:1690))
          (PORT IN4 (1195:1355:1520)(1212:1356:1505))
          (PORT IN6 (389:448:508)(380:431:484))
          (PORT IN7 (1490:1687:1887)(1512:1687:1869))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR/D///    Pos: x83y44
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a59_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1452:1649:1849)(1509:1688:1870))
          (PORT IN3 (922:1043:1164)(956:1067:1183))
          (PORT IN5 (1101:1244:1392)(1103:1227:1353))
          (PORT IN6 (703:816:930)(700:795:892))
          (PORT IN7 (923:1045:1171)(962:1082:1203))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a59_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1692:1797:1906)(1754:1844:1937))
          (PORT EN (2253:2523:2800)(2354:2596:2845))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x80y43
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (910:1030:1152)(942:1057:1174))
          (PORT IN2 (1568:1758:1952)(1597:1758:1923))
          (PORT IN3 (1070:1230:1394)(1075:1213:1355))
          (PORT IN4 (1476:1665:1858)(1564:1757:1952))
          (PORT IN8 (1436:1627:1821)(1521:1712:1908))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a62_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1443:1530:1619)(1487:1562:1639))
          (PORT EN (1924:2145:2373)(1999:2194:2395))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x92y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a64_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (728:821:916)(734:819:906))
          (PORT IN2 (1476:1628:1785)(1477:1617:1761))
          (PORT IN3 (1206:1343:1483)(1215:1342:1472))
          (PORT IN4 (1847:2048:2256)(1935:2129:2329))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x91y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1116:1267:1423)(1132:1273:1416))
          (PORT IN6 (1216:1387:1561)(1255:1424:1599))
          (PORT IN7 (943:1068:1197)(962:1081:1202))
          (PORT IN8 (953:1088:1226)(984:1115:1249))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x81y37
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a66_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1770:1964:2163)(1795:1958:2124))
          (PORT IN4 (1407:1596:1790)(1472:1657:1845))
          (PORT IN5 (1439:1612:1789)(1519:1685:1854))
          (PORT IN7 (1636:1824:2016)(1715:1899:2087))
          (PORT IN8 (902:1039:1178)(945:1072:1201))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a66_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1917:2052:2191)(1955:2076:2203))
          (PORT EN (1912:2140:2373)(1966:2159:2358))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x94y39
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a69_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1132:1275:1422)(1172:1306:1442))
          (PORT IN2 (1013:1136:1259)(1023:1135:1249))
          (PORT IN3 (1551:1750:1952)(1621:1810:2001))
          (PORT IN5 (1579:1773:1970)(1619:1793:1972))
          (PORT IN7 (1390:1560:1733)(1445:1603:1763))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a69_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1585:1700:1816)(1627:1724:1823))
          (PORT EN (1797:2003:2212)(1870:2066:2267))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a72_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1042:1184:1326)(1034:1152:1273))
          (PORT IN3 (1130:1256:1385)(1147:1262:1379))
          (PORT IN4 (1398:1575:1756)(1465:1627:1793))
          (PORT IN6 (925:1054:1185)(964:1090:1217))
          (PORT IN7 (1480:1653:1830)(1534:1695:1860))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a72_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1869:2003:2142)(1931:2040:2153))
          (PORT EN (2111:2396:2687)(2193:2446:2708))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x80y35
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a75_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1244:1398:1557)(1295:1441:1590))
          (PORT IN3 (1426:1596:1770)(1498:1654:1813))
          (PORT IN5 (1234:1388:1547)(1277:1423:1572))
          (PORT IN7 (1756:1957:2162)(1842:2029:2220))
          (PORT IN8 (1663:1862:2065)(1739:1917:2100))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a75_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1375:1461:1547)(1422:1495:1570))
          (PORT EN (1991:2213:2441)(2072:2267:2469))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x81y40
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1490:1680:1873)(1513:1679:1849))
          (PORT IN4 (602:689:778)(590:658:727))
          (PORT IN5 (705:779:853)(707:770:834))
          (PORT IN6 (1568:1739:1915)(1589:1735:1884))
          (PORT IN8 (573:649:726)(557:622:689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1921:2055:2193)(1967:2089:2214))
          (PORT EN (1760:1956:2156)(1814:1980:2151))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y41
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a81_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (841:941:1043)(848:932:1020))
          (PORT IN3 (1465:1652:1845)(1525:1708:1894))
          (PORT IN4 (1689:1892:2098)(1737:1929:2124))
          (PORT IN7 (1195:1357:1524)(1194:1343:1495))
          (PORT IN8 (1070:1194:1321)(1112:1234:1359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a81_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1523:1618)(1463:1542:1624))
          (PORT EN (1522:1712:1905)(1553:1715:1881))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y42
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a84_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (756:869:986)(766:870:976))
          (PORT IN3 (1093:1219:1348)(1093:1201:1313))
          (PORT IN4 (1727:1923:2126)(1779:1958:2143))
          (PORT IN6 (859:981:1104)(868:983:1102))
          (PORT IN7 (1701:1921:2146)(1780:1991:2206))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a84_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1523:1619)(1466:1547:1631))
          (PORT EN (1358:1516:1676)(1387:1527:1671))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x82y42
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a87_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1632:1841:2055)(1650:1833:2019))
          (PORT IN2 (1068:1197:1328)(1120:1247:1376))
          (PORT IN3 (1548:1737:1930)(1587:1759:1935))
          (PORT IN4 (1419:1596:1776)(1487:1639:1795))
          (PORT IN6 (1382:1551:1723)(1415:1570:1728))
          (PORT IN8 (1412:1576:1744)(1474:1619:1769))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a87_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1798:1941:2087)(1869:2002:2138))
          (PORT EN (2078:2324:2576)(2153:2368:2589))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y44
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a90_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1392:1573:1757)(1428:1592:1761))
          (PORT IN3 (1367:1534:1705)(1438:1597:1758))
          (PORT IN4 (1493:1681:1875)(1536:1712:1892))
          (PORT IN7 (2048:2295:2547)(2109:2347:2591))
          (PORT IN8 (1067:1205:1344)(1078:1216:1359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a90_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1603:1723:1847)(1635:1737:1844))
          (PORT EN (1392:1589:1791)(1393:1562:1736))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x83y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1483:1679:1879)(1574:1770:1970))
          (PORT IN2 (656:735:817)(651:719:788))
          (PORT IN3 (721:828:937)(721:815:910))
          (PORT IN4 (1013:1151:1293)(1011:1135:1262))
          (PORT IN5 (1073:1233:1396)(1091:1236:1385))
          (PORT IN6 (401:459:518)(391:441:491))
          (PORT IN7 (1406:1575:1750)(1421:1582:1745))
          (PORT IN8 (1338:1487:1640)(1409:1559:1715))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a93_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2399:2594:2793)(2488:2666:2850))
          (PORT EN (2019:2261:2507)(2115:2335:2562))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a96_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1124:1276:1430)(1177:1324:1473))
          (PORT IN2 (718:819:924)(720:814:911))
          (PORT IN4 (947:1057:1169)(970:1072:1176))
          (PORT IN6 (1101:1234:1370)(1094:1206:1321))
          (PORT IN8 (923:1036:1151)(942:1046:1151))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a96_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1917:2051:2187)(1980:2090:2204))
          (PORT EN (1232:1390:1551)(1255:1397:1542))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y43
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a99_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1285:1444:1606)(1280:1414:1550))
          (PORT IN4 (902:1005:1112)(928:1021:1117))
          (PORT IN6 (1746:1967:2193)(1798:2003:2214))
          (PORT IN7 (1284:1448:1614)(1340:1493:1650))
          (PORT IN8 (1406:1547:1692)(1416:1538:1664))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a99_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1982:2119:2260)(2025:2149:2276))
          (PORT EN (2261:2530:2806)(2358:2600:2849))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x83y45
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (398:464:531)(391:452:513))
          (PORT IN2 (1159:1299:1444)(1202:1330:1459))
          (PORT IN3 (1286:1447:1611)(1326:1480:1638))
          (PORT IN4 (905:1043:1184)(906:1022:1141))
          (PORT IN5 (1393:1599:1810)(1414:1601:1792))
          (PORT IN6 (913:1038:1166)(938:1060:1185))
          (PORT IN7 (1447:1599:1754)(1478:1614:1752))
          (PORT IN8 (382:442:502)(378:432:486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a102_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1697:1800:1906)(1758:1848:1940))
          (PORT EN (2107:2358:2615)(2206:2430:2660))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x82y48
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1712:1938:2168)(1726:1927:2132))
          (PORT IN3 (1122:1256:1393)(1125:1242:1362))
          (PORT IN6 (731:843:957)(705:794:883))
          (PORT IN7 (1491:1656:1824)(1503:1658:1816))
          (PORT IN8 (1280:1432:1584)(1353:1498:1646))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a105_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2228:2389:2553)(2285:2425:2571))
          (PORT EN (1823:2040:2261)(1898:2090:2288))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x89y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a107_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1768:1969:2174)(1775:1962:2152))
          (PORT IN3 (1929:2165:2408)(2011:2247:2489))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR/D///    Pos: x83y48
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1055:1201:1351)(1076:1206:1341))
          (PORT IN3 (1554:1745:1939)(1659:1845:2034))
          (PORT IN6 (905:1039:1174)(893:1005:1120))
          (PORT IN7 (1561:1758:1960)(1585:1772:1962))
          (PORT IN8 (1440:1619:1803)(1510:1687:1870))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a109_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1696:1799:1905)(1751:1838:1930))
          (PORT EN (2092:2375:2666)(2181:2432:2690))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x82y49
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (590:681:773)(568:634:703))
          (PORT IN2 (883:1006:1132)(915:1034:1156))
          (PORT IN4 (1166:1322:1479)(1157:1291:1429))
          (PORT IN5 (543:627:712)(521:590:659))
          (PORT IN8 (1260:1397:1536)(1301:1432:1567))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a112_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2388:2585:2784)(2477:2654:2838))
          (PORT EN (1829:2047:2269)(1898:2091:2290))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y50
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2347:2591:2841)(2400:2610:2827))
          (PORT IN3 (985:1112:1240)(1033:1157:1283))
          (PORT IN5 (1271:1425:1583)(1278:1412:1550))
          (PORT IN7 (1336:1497:1663)(1393:1556:1721))
          (PORT IN8 (1388:1537:1690)(1400:1522:1648))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a115_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1856:1988:2123)(1912:2023:2139))
          (PORT EN (2016:2258:2504)(2105:2325:2552))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x91y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (807:915:1025)(830:932:1036))
          (PORT IN7 (931:1056:1184)(950:1068:1187))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR/D///    Pos: x90y49
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (398:456:515)(387:438:490))
          (PORT IN4 (1797:2010:2229)(1855:2050:2251))
          (PORT IN5 (711:821:933)(702:797:894))
          (PORT IN6 (945:1056:1168)(944:1042:1141))
          (PORT IN8 (925:1032:1143)(919:1016:1114))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a119_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1720:1830:1943)(1767:1860:1956))
          (PORT EN (1202:1375:1551)(1209:1358:1510))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y52
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1177:1357:1540)(1191:1351:1515))
          (PORT IN4 (1578:1766:1962)(1635:1829:2027))
          (PORT IN6 (548:626:706)(561:635:709))
          (PORT IN7 (731:839:947)(716:809:904))
          (PORT IN8 (760:863:968)(789:892:997))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a122_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1772:1877:1984)(1836:1927:2020))
          (PORT EN (1182:1327:1475)(1188:1313:1440))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y52
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (581:664:749)(572:642:714))
          (PORT IN2 (1803:2018:2238)(1796:1982:2172))
          (PORT IN3 (1196:1350:1508)(1253:1391:1530))
          (PORT IN4 (913:1033:1156)(928:1044:1162))
          (PORT IN8 (1267:1416:1569)(1306:1452:1601))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a125_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1893:2030:2172)(1939:2055:2176))
          (PORT EN (1344:1502:1664)(1335:1464:1598))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y51
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (369:424:481)(340:384:429))
          (PORT IN3 (1895:2096:2301)(1980:2177:2378))
          (PORT IN4 (1669:1858:2051)(1729:1919:2113))
          (PORT IN5 (392:454:516)(364:409:456))
          (PORT IN7 (1000:1145:1291)(975:1092:1214))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a128_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1854:1985:2120)(1912:2023:2138))
          (PORT EN (1111:1270:1432)(1108:1247:1388))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y53
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1025:1156:1290)(1041:1158:1277))
          (PORT IN3 (757:856:956)(754:842:932))
          (PORT IN4 (881:1000:1120)(869:968:1070))
          (PORT IN5 (995:1120:1248)(1007:1120:1235))
          (PORT IN8 (1106:1239:1374)(1123:1249:1379))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a131_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1803:1911:2021)(1875:1969:2064))
          (PORT EN (590:680:771)(557:623:692))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y53
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (398:456:516)(387:437:487))
          (PORT IN4 (1738:1949:2165)(1849:2063:2283))
          (PORT IN5 (1094:1249:1407)(1102:1236:1375))
          (PORT IN6 (396:453:512)(384:436:490))
          (PORT IN8 (1411:1579:1749)(1467:1620:1775))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a134_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1777:1880:1984)(1840:1931:2023))
          (PORT EN (1008:1130:1254)(1000:1098:1199))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x80y51
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (849:960:1073)(819:911:1006))
          (PORT IN4 (1436:1606:1778)(1500:1657:1818))
          (PORT IN5 (2454:2779:3111)(2568:2881:3202))
          (PORT IN6 (754:852:952)(766:853:943))
          (PORT IN8 (1400:1578:1757)(1456:1624:1796))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a137_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1773:1875:1977)(1845:1931:2020))
          (PORT EN (1613:1816:2025)(1669:1849:2035))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x90y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (578:660:744)(582:660:738))
          (PORT IN8 (1089:1253:1420)(1115:1265:1416))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a138_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (573:661:750)(575:659:744))
          (PORT IN4 (1178:1301:1426)(1187:1295:1407))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x89y54
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3012:3377:3749)(3176:3511:3854))
          (PORT IN2 (756:847:939)(775:859:945))
          (PORT IN3 (380:436:492)(370:418:468))
          (PORT IN5 (1352:1552:1756)(1407:1597:1792))
          (PORT IN6 (795:888:982)(818:903:990))
          (PORT IN8 (859:986:1115)(876:991:1107))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a141_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1701:1812:1923)(1765:1857:1951))
          (PORT EN (936:1063:1192)(940:1047:1158))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x90y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1192:1365:1541)(1210:1371:1536))
          (PORT IN2 (1901:2137:2377)(1998:2235:2477))
          (PORT IN3 (1045:1192:1342)(1049:1184:1321))
          (PORT IN4 (589:669:750)(587:654:724))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x90y54
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (901:1039:1180)(904:1024:1145))
          (PORT IN3 (785:899:1016)(781:884:988))
          (PORT IN5 (1773:1947:2124)(1825:1982:2142))
          (PORT IN6 (925:1060:1198)(929:1048:1171))
          (PORT IN7 (1546:1732:1924)(1595:1775:1960))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a146_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1811:1919:2029)(1882:1976:2072))
          (PORT EN (784:898:1015)(771:866:964))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (914:1026:1141)(917:1017:1119))
          (PORT IN2 (575:657:742)(580:658:737))
          (PORT IN3 (1561:1785:2011)(1625:1838:2057))
          (PORT IN5 (597:679:762)(599:677:757))
          (PORT IN8 (1868:2092:2322)(1965:2184:2409))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a149_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1949:2083:2220)(2013:2123:2236))
          (PORT EN (1305:1509:1717)(1314:1482:1654))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x94y57
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1356:1522:1689)(1393:1560:1729))
          (PORT IN4 (1190:1331:1475)(1208:1338:1470))
          (PORT IN5 (1270:1413:1556)(1330:1462:1598))
          (PORT IN7 (1098:1227:1359)(1113:1235:1361))
          (PORT IN8 (1188:1332:1478)(1213:1342:1473))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a152_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1838:1948:2060)(1893:1986:2081))
          (PORT EN (1430:1622:1817)(1474:1659:1848))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x89y56
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1542:1722:1909)(1609:1790:1973))
          (PORT IN4 (704:819:935)(687:782:880))
          (PORT IN6 (1180:1341:1506)(1213:1364:1520))
          (PORT IN7 (1327:1488:1652)(1319:1455:1595))
          (PORT IN8 (702:812:924)(682:778:874))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a155_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1860:1990:2123)(1922:2033:2146))
          (PORT EN (1431:1616:1804)(1462:1632:1806))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y56
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (862:973:1085)(885:990:1096))
          (PORT IN3 (570:650:731)(585:661:740))
          (PORT IN4 (942:1061:1182)(937:1048:1161))
          (PORT IN5 (717:826:936)(687:774:862))
          (PORT IN6 (1198:1352:1512)(1271:1422:1577))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a158_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1993:2128:2266)(2059:2172:2288))
          (PORT EN (1303:1477:1654)(1351:1509:1671))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y57
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1059:1182:1308)(1085:1196:1310))
          (PORT IN3 (852:954:1058)(849:930:1015))
          (PORT IN6 (1389:1542:1698)(1453:1595:1740))
          (PORT IN7 (1243:1375:1510)(1258:1382:1506))
          (PORT IN8 (1391:1601:1815)(1459:1659:1864))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a161_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1778:1883:1989)(1834:1922:2015))
          (PORT EN (1801:2025:2252)(1888:2093:2304))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x89y57
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (913:1048:1185)(928:1053:1181))
          (PORT IN2 (737:850:964)(732:827:924))
          (PORT IN3 (1714:1902:2095)(1737:1909:2084))
          (PORT IN4 (1472:1662:1856)(1550:1738:1930))
          (PORT IN5 (2069:2311:2559)(2097:2313:2536))
          (PORT IN6 (1051:1190:1331)(1069:1202:1338))
          (PORT IN7 (1568:1750:1936)(1636:1803:1973))
          (PORT IN8 (863:976:1091)(836:932:1031))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a164_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1873:2011:2151)(1934:2050:2169))
          (PORT EN (1423:1601:1784)(1453:1621:1792))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x90y57
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (404:466:529)(372:418:465))
          (PORT IN2 (894:1028:1164)(914:1033:1155))
          (PORT IN3 (1484:1672:1866)(1465:1621:1782))
          (PORT IN4 (1546:1714:1887)(1630:1793:1960))
          (PORT IN5 (2148:2437:2735)(2221:2489:2766))
          (PORT IN6 (945:1056:1168)(944:1042:1141))
          (PORT IN7 (1253:1380:1511)(1277:1389:1503))
          (PORT IN8 (1308:1492:1680)(1311:1471:1634))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a167_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1791:1901:2014)(1844:1937:2033))
          (PORT EN (1250:1410:1573)(1268:1411:1557))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y58
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1533:1709:1889)(1611:1773:1938))
          (PORT IN2 (910:1042:1175)(901:1012:1125))
          (PORT IN3 (558:641:726)(542:611:683))
          (PORT IN4 (1388:1560:1736)(1438:1592:1748))
          (PORT IN6 (1213:1360:1507)(1230:1359:1491))
          (PORT IN8 (1648:1831:2019)(1696:1876:2062))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a170_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1925:2058:2192)(1982:2093:2209))
          (PORT EN (1957:2211:2470)(2037:2265:2500))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x89y58
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1013:1151:1294)(1007:1125:1245))
          (PORT IN4 (1529:1725:1924)(1549:1725:1905))
          (PORT IN6 (1312:1450:1591)(1333:1457:1585))
          (PORT IN7 (1416:1561:1710)(1454:1588:1725))
          (PORT IN8 (560:650:741)(532:601:672))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a173_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1770:1878:1987)(1838:1932:2028))
          (PORT EN (1300:1465:1634)(1341:1484:1632))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y58
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1402:1564:1728)(1455:1619:1786))
          (PORT IN4 (1058:1183:1312)(1105:1227:1351))
          (PORT IN5 (576:653:731)(568:632:698))
          (PORT IN6 (1169:1315:1462)(1213:1339:1471))
          (PORT IN8 (1040:1164:1291)(1083:1202:1324))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a176_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1791:1901:2015)(1847:1942:2040))
          (PORT EN (1252:1406:1564)(1268:1409:1553))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x83y59
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1767:1975:2187)(1806:1995:2189))
          (PORT IN4 (1238:1420:1607)(1276:1441:1609))
          (PORT IN6 (1567:1738:1913)(1654:1813:1976))
          (PORT IN7 (1003:1121:1243)(1014:1121:1231))
          (PORT IN8 (1063:1199:1337)(1084:1216:1353))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a179_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1923:2055:2189)(1982:2093:2208))
          (PORT EN (1958:2210:2468)(2038:2264:2498))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x89y59
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1337:1489:1644)(1366:1503:1644))
          (PORT IN2 (572:653:736)(566:637:709))
          (PORT IN3 (1277:1450:1628)(1305:1471:1641))
          (PORT IN4 (1413:1604:1798)(1471:1645:1823))
          (PORT IN5 (1209:1373:1539)(1212:1358:1506))
          (PORT IN8 (1130:1276:1426)(1159:1298:1441))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a182_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1792:1899:2008)(1858:1954:2052))
          (PORT EN (1330:1504:1682)(1370:1519:1673))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y59
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (406:464:523)(387:436:486))
          (PORT IN2 (1190:1355:1526)(1170:1305:1443))
          (PORT IN4 (1502:1668:1837)(1530:1679:1832))
          (PORT IN5 (414:475:538)(393:446:499))
          (PORT IN6 (669:769:872)(644:725:809))
          (PORT IN7 (1326:1485:1646)(1322:1464:1607))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a186_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1946:2080:2218)(2000:2114:2232))
          (PORT EN (1479:1669:1863)(1543:1715:1892))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x91y57
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1220:1379:1542)(1215:1350:1489))
          (PORT IN3 (915:1046:1178)(937:1055:1175))
          (PORT IN6 (1355:1519:1687)(1391:1545:1702))
          (PORT IN7 (1324:1489:1658)(1364:1522:1683))
          (PORT IN8 (1937:2152:2371)(2042:2257:2477))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a189_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2100:2258:2418)(2199:2344:2492))
          (PORT EN (1499:1698:1900)(1568:1754:1945))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x93y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1276:1447:1623)(1339:1508:1681))
          (PORT IN6 (1706:1899:2096)(1756:1939:2126))
          (PORT IN7 (1836:2051:2271)(1932:2146:2362))
          (PORT IN8 (1761:1968:2180)(1812:2002:2196))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x92y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a192_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (977:1097:1220)(1004:1115:1228))
          (PORT IN2 (1407:1595:1786)(1423:1592:1762))
          (PORT IN3 (942:1077:1215)(974:1101:1230))
          (PORT IN4 (1677:1846:2021)(1731:1888:2050))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR/D///    Pos: x89y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1265:1435:1607)(1254:1396:1541))
          (PORT IN2 (1364:1546:1734)(1391:1552:1718))
          (PORT IN3 (1764:1948:2137)(1796:1965:2139))
          (PORT IN5 (1212:1390:1573)(1221:1378:1540))
          (PORT IN6 (1191:1365:1542)(1202:1356:1515))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a193_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1929:2062:2195)(1993:2108:2224))
          (PORT EN (1537:1717:1901)(1575:1743:1916))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (739:845:952)(748:844:942))
          (PORT IN4 (729:822:916)(718:801:888))
          (PORT IN6 (588:670:754)(593:665:739))
          (PORT IN7 (735:843:955)(742:841:943))
          (PORT IN8 (1578:1773:1969)(1662:1849:2038))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a196_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1964:2101:2243)(2016:2132:2253))
          (PORT EN (1512:1709:1910)(1572:1748:1929))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x81y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1192:1330:1470)(1207:1331:1458))
          (PORT IN3 (725:833:944)(725:822:921))
          (PORT IN4 (526:604:682)(517:584:654))
          (PORT IN5 (1499:1692:1890)(1525:1695:1871))
          (PORT IN8 (548:626:707)(536:606:679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a199_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1780:1888:1997)(1840:1932:2028))
          (PORT EN (1724:1916:2112)(1780:1944:2112))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x89y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1201:1352:1507)(1234:1372:1512))
          (PORT IN2 (1203:1373:1550)(1228:1383:1540))
          (PORT IN4 (1243:1391:1542)(1290:1431:1575))
          (PORT IN5 (1202:1365:1532)(1225:1372:1524))
          (PORT IN8 (1407:1571:1740)(1410:1559:1714))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a202_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1944:2078:2213)(2004:2121:2240))
          (PORT EN (1553:1736:1922)(1587:1756:1931))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1224:1374:1526)(1278:1416:1557))
          (PORT IN3 (2081:2311:2545)(2145:2360:2584))
          (PORT IN4 (1041:1175:1311)(1053:1177:1304))
          (PORT IN5 (1454:1594:1736)(1498:1623:1753))
          (PORT IN6 (1211:1359:1509)(1259:1392:1529))
          (PORT IN7 (1379:1559:1744)(1388:1547:1709))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a205_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1849:1957:2068)(1908:2000:2095))
          (PORT EN (1368:1525:1685)(1393:1535:1681))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x91y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1143:1308:1477)(1195:1342:1492))
          (PORT IN3 (739:843:948)(737:834:933))
          (PORT IN4 (874:1008:1147)(865:979:1098))
          (PORT IN5 (572:656:742)(577:655:734))
          (PORT IN6 (1174:1324:1476)(1231:1369:1510))
          (PORT IN8 (1487:1665:1849)(1541:1716:1896))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a209_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2169:2329:2493)(2261:2406:2556))
          (PORT EN (1665:1880:2099)(1750:1949:2153))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x82y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (782:878:976)(809:900:993))
          (PORT IN4 (1672:1885:2104)(1698:1895:2097))
          (PORT IN5 (1678:1867:2060)(1716:1879:2047))
          (PORT IN7 (792:889:987)(820:910:1002))
          (PORT IN8 (1059:1179:1299)(1067:1168:1272))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a212_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2081:2238:2397)(2182:2324:2471))
          (PORT EN (1924:2180:2440)(1984:2204:2432))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x89y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a215_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:639:721)(570:647:725))
          (PORT IN2 (524:602:682)(496:559:624))
          (PORT IN4 (1677:1843:2014)(1721:1884:2051))
          (PORT IN5 (960:1073:1190)(958:1056:1156))
          (PORT IN6 (1039:1155:1274)(1071:1184:1299))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a215_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1770:1880:1990)(1831:1924:2020))
          (PORT EN (1408:1574:1745)(1449:1593:1740))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x80y59
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (372:431:492)(341:387:433))
          (PORT IN2 (1701:1924:2152)(1773:1986:2203))
          (PORT IN3 (1179:1357:1537)(1176:1332:1492))
          (PORT IN4 (764:859:956)(775:852:931))
          (PORT IN5 (1568:1795:2028)(1564:1758:1955))
          (PORT IN6 (539:614:690)(549:618:688))
          (PORT IN7 (1743:1961:2182)(1766:1968:2173))
          (PORT IN8 (1285:1440:1598)(1323:1469:1618))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a218_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1841:1944:2049)(1910:1998:2089))
          (PORT EN (1944:2203:2467)(2001:2223:2453))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x83y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a221_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (915:1050:1186)(927:1054:1184))
          (PORT IN2 (1647:1851:2059)(1725:1920:2116))
          (PORT IN3 (1132:1292:1456)(1156:1304:1455))
          (PORT IN4 (856:964:1075)(853:950:1049))
          (PORT IN5 (1550:1739:1933)(1592:1769:1951))
          (PORT IN6 (1089:1247:1409)(1123:1271:1421))
          (PORT IN7 (1496:1679:1868)(1563:1743:1925))
          (PORT IN8 (1540:1717:1898)(1600:1766:1938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a221_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2380:2535:2695)(2444:2583:2726))
          (PORT EN (2116:2395:2681)(2198:2446:2702))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x79y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (755:866:979)(758:859:963))
          (PORT IN6 (936:1034:1132)(964:1055:1147))
          (PORT IN8 (963:1062:1164)(1000:1092:1186))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a224_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2517:2717:2923)(2633:2827:3025))
          (PORT SR (4224:4554:4889)(4432:4731:5038))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x94y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (967:1094:1222)(994:1109:1225))
          (PORT IN2 (1236:1409:1584)(1314:1483:1654))
          (PORT IN3 (590:662:736)(583:642:703))
          (PORT IN5 (973:1106:1241)(997:1120:1246))
          (PORT IN6 (1829:2042:2259)(1901:2117:2337))
          (PORT IN7 (1664:1876:2091)(1749:1959:2174))
          (PORT IN8 (741:843:946)(762:854:948))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x91y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (579:661:746)(584:662:742))
          (PORT IN6 (721:829:939)(744:840:937))
          (PORT IN7 (920:1052:1186)(932:1054:1177))
          (PORT IN8 (895:1012:1131)(914:1027:1143))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x89y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (932:1058:1185)(962:1084:1208))
          (PORT IN2 (1724:1970:2223)(1750:1981:2218))
          (PORT IN3 (1636:1848:2062)(1713:1918:2129))
          (PORT IN4 (746:839:933)(765:852:941))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1319:1496:1677)(1375:1551:1728))
          (PORT IN6 (1340:1499:1661)(1348:1489:1635))
          (PORT IN7 (563:646:730)(569:645:722))
          (PORT IN8 (1106:1256:1409)(1124:1268:1414))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x89y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (754:866:980)(750:852:957))
          (PORT IN7 (1182:1355:1532)(1218:1385:1555))
          (PORT IN8 (1597:1798:2005)(1644:1841:2046))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x91y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1173:1343:1515)(1196:1358:1524))
          (PORT IN6 (1077:1208:1342)(1058:1166:1278))
          (PORT IN7 (566:645:726)(574:649:724))
          (PORT IN8 (921:1050:1180)(950:1078:1209))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a233_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1561:1751:1947)(1622:1795:1973))
          (PORT IN3 (1334:1512:1694)(1379:1553:1728))
          (PORT IN4 (741:848:955)(753:854:957))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x91y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1380:1550:1725)(1385:1539:1698))
          (PORT IN2 (609:684:760)(617:682:749))
          (PORT IN3 (1034:1161:1290)(1077:1196:1316))
          (PORT IN5 (1013:1150:1290)(1014:1134:1259))
          (PORT IN6 (1221:1371:1525)(1248:1398:1550))
          (PORT IN7 (908:1017:1128)(909:1014:1119))
          (PORT IN8 (1253:1431:1612)(1299:1477:1658))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x90y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a235_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1735:1974:2217)(1763:1988:2214))
          (PORT IN2 (908:1030:1154)(940:1058:1179))
          (PORT IN3 (390:449:509)(363:406:450))
          (PORT IN4 (727:829:932)(745:840:938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x89y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1782:1979:2180)(1852:2033:2219))
          (PORT IN7 (1118:1258:1401)(1131:1258:1387))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a236_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1884:2019:2157)(1923:2041:2163))
          (PORT EN (1300:1459:1619)(1341:1501:1666))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x90y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (937:1071:1207)(957:1082:1208))
          (PORT IN7 (1304:1456:1614)(1336:1477:1623))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a237_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1351:1442:1535)(1387:1465:1545))
          (PORT EN (1254:1396:1540)(1261:1394:1528))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a237_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (750:860:971)(749:846:944))
          (PORT IN4 (1223:1395:1570)(1296:1463:1633))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a237_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1351:1442:1535)(1387:1465:1545))
          (PORT EN (1254:1396:1540)(1261:1394:1528))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x91y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1197:1343:1493)(1255:1402:1551))
          (PORT IN8 (406:464:524)(392:441:492))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a239_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1341:1429:1519)(1374:1449:1528))
          (PORT EN (618:683:750)(604:660:716))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a239_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (994:1115:1239)(1029:1147:1266))
          (PORT IN4 (406:464:522)(392:441:491))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a239_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1341:1429:1519)(1374:1449:1528))
          (PORT EN (618:683:750)(604:660:716))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x87y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1227:1373:1520)(1292:1432:1575))
          (PORT IN7 (2311:2574:2840)(2417:2654:2899))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a241_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1321:1410:1499)(1356:1432:1510))
          (PORT EN (1006:1107:1211)(1018:1112:1208))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a241_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1031:1152:1274)(1075:1187:1301))
          (PORT IN3 (1125:1279:1435)(1176:1324:1474))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a241_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1321:1410:1499)(1356:1432:1510))
          (PORT EN (1006:1107:1211)(1018:1112:1208))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x90y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (996:1117:1241)(1030:1149:1269))
          (PORT IN8 (1082:1210:1342)(1073:1185:1301))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a243_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1533:1651:1772)(1564:1661:1761))
          (PORT EN (804:894:987)(807:891:975))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a243_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (801:898:997)(814:904:995))
          (PORT IN4 (1271:1417:1566)(1271:1410:1553))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a243_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1533:1651:1772)(1564:1661:1761))
          (PORT EN (804:894:987)(807:891:975))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x91y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (925:1054:1186)(946:1068:1193))
          (PORT IN7 (722:833:947)(713:807:902))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a245_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1495:1614:1736)(1535:1631:1730))
          (PORT EN (957:1069:1181)(971:1079:1190))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a245_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (738:843:951)(739:833:930))
          (PORT IN3 (711:820:931)(707:801:898))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a245_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1495:1614:1736)(1535:1631:1730))
          (PORT EN (957:1069:1181)(971:1079:1190))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a246_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (782:882:985)(803:895:989))
          (PORT IN4 (550:637:725)(533:607:683))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a246_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1501:1620:1741)(1533:1630:1729))
          (PORT EN (743:827:912)(763:844:927))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x95y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (758:869:982)(771:873:976))
          (PORT IN8 (541:628:717)(529:600:672))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a247_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1475:1591:1707)(1511:1611:1711))
          (PORT EN (1028:1139:1252)(1017:1115:1215))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a247_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (566:652:740)(558:632:707))
          (PORT IN3 (1252:1422:1593)(1267:1428:1592))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a247_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1475:1591:1707)(1511:1611:1711))
          (PORT EN (1028:1139:1252)(1017:1115:1215))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a249_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (900:1034:1169)(908:1028:1149))
          (PORT IN3 (925:1057:1194)(944:1071:1198))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a249_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1424:1514:1606)(1466:1544:1622))
          (PORT EN (913:1023:1135)(927:1029:1132))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a250_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (741:851:964)(745:846:948))
          (PORT IN4 (1319:1475:1635)(1372:1530:1693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a250_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1351:1446:1541)(1386:1464:1543))
          (PORT EN (1199:1334:1472)(1201:1326:1454))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x89y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1045:1178:1313)(1054:1172:1293))
          (PORT IN2 (960:1077:1196)(978:1089:1202))
          (PORT IN3 (536:614:694)(532:603:675))
          (PORT IN6 (949:1069:1191)(979:1092:1208))
          (PORT IN7 (1589:1776:1968)(1625:1797:1973))
          (PORT IN8 (1008:1140:1277)(999:1114:1232))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a251_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1394:1483:1574)(1436:1519:1603))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x86y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (755:858:962)(787:888:989))
          (PORT IN2 (1684:1872:2066)(1710:1893:2082))
          (PORT IN4 (588:678:770)(566:642:719))
          (PORT IN5 (1042:1192:1343)(1063:1203:1348))
          (PORT IN6 (1053:1203:1357)(1059:1199:1343))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x84y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a253_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1286:1452:1621)(1313:1466:1623))
          (PORT IN2 (841:961:1083)(846:958:1072))
          (PORT IN4 (1125:1273:1423)(1149:1285:1424))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x90y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (576:663:751)(559:633:709))
          (PORT IN7 (1010:1159:1311)(1033:1173:1316))
          (PORT IN8 (1730:1949:2176)(1797:2019:2249))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////D    Pos: x89y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (776:870:967)(805:895:987))
          (PORT IN5 (593:667:744)(586:647:709))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a257_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1341:1434:1527)(1380:1458:1538))
          (PORT EN (938:1037:1140)(948:1035:1123))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x90y33
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (601:687:774)(612:692:774))
          (PORT IN6 (1632:1825:2022)(1684:1866:2054))
          (PORT IN8 (365:425:485)(342:386:430))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a258_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1691:1833:1975)(1766:1897:2031))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x89y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2127:2365:2610)(2141:2360:2588))
          (PORT IN7 (1575:1772:1977)(1662:1860:2062))
          (PORT IN8 (1243:1405:1571)(1263:1412:1564))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////D    Pos: x88y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1152:1315:1482)(1184:1344:1508))
          (PORT IN3 (1589:1814:2044)(1665:1890:2118))
          (PORT IN4 (1430:1609:1793)(1451:1624:1803))
          (PORT IN6 (930:1061:1194)(975:1108:1244))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a260_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1366:1456:1548)(1402:1480:1561))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x89y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a261_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1403:1588:1779)(1433:1612:1796))
          (PORT IN2 (1511:1682:1857)(1527:1690:1859))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND/D///    Pos: x83y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a262_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (756:860:965)(764:865:968))
          (PORT IN7 (1276:1442:1612)(1297:1456:1622))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a262_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1495:1614:1736)(1535:1631:1730))
          (PORT EN (961:1083:1206)(969:1089:1212))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x85y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (419:477:536)(405:455:506))
          (PORT IN8 (561:646:732)(572:653:735))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x83y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (620:711:803)(624:706:789))
          (PORT IN7 (370:423:477)(342:385:428))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a265_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1501:1619:1741)(1541:1637:1736))
          (PORT EN (807:907:1008)(799:893:989))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a265_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1225:1394:1565)(1251:1414:1579))
          (PORT IN2 (812:926:1042)(837:947:1059))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a265_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1501:1619:1741)(1541:1637:1736))
          (PORT EN (807:907:1008)(799:893:989))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x94y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a266_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1486:1669:1856)(1538:1709:1885))
          (PORT IN4 (719:821:925)(709:798:890))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x88y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (566:650:736)(564:637:712))
          (PORT IN8 (604:687:772)(608:688:769))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x89y32
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (575:657:741)(580:655:732))
          (PORT IN5 (1317:1482:1649)(1360:1519:1681))
          (PORT IN7 (415:476:537)(402:453:505))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x86y32
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (389:451:514)(356:404:452))
          (PORT IN6 (1753:1954:2160)(1789:1988:2189))
          (PORT IN7 (1518:1708:1902)(1590:1774:1960))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x91y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a270_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (912:1057:1204)(921:1047:1176))
          (PORT IN2 (1175:1319:1465)(1245:1389:1538))
          (PORT IN4 (1073:1222:1374)(1093:1229:1369))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D//AND/D    Pos: x91y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1037:1174:1316)(1043:1173:1305))
          (PORT IN6 (1093:1216:1342)(1140:1256:1375))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a271_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2036:2193:2351)(2139:2281:2427))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a271_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1282:1429:1579)(1351:1495:1643))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a271_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2036:2193:2351)(2139:2281:2427))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x85y33
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (765:870:979)(772:869:966))
          (PORT IN5 (1250:1424:1601)(1281:1446:1615))
          (PORT IN7 (916:1060:1207)(922:1052:1184))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (323:356:390)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a272_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1834:1973:2116)(1862:1983:2108))
          (PORT EN (764:861:959)(773:863:957))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x86y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a273_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1445:1594:1749)(1476:1616:1760))
          (PORT IN6 (743:845:950)(768:872:978))
          (PORT IN7 (1653:1866:2084)(1753:1970:2191))
          (PORT IN8 (745:840:937)(749:836:925))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2a/D///    Pos: x87y31
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a274_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1110:1240:1375)(1109:1221:1337))
          (PORT IN3 (592:672:755)(603:679:757))
          (PORT IN7 (582:669:757)(597:682:768))
          (PORT IN8 (732:835:941)(741:839:939))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a274_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1478:1598:1719)(1521:1622:1724))
          (PORT EN (1116:1243:1373)(1115:1229:1346))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x86y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a275_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (531:609:690)(516:583:651))
          (PORT IN3 (730:839:949)(736:838:940))
          (PORT IN4 (723:829:937)(733:833:934))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2a/D///    Pos: x91y35
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1085:1214:1346)(1075:1185:1297))
          (PORT IN3 (1345:1503:1667)(1383:1536:1692))
          (PORT IN7 (1394:1564:1738)(1378:1529:1686))
          (PORT IN8 (1157:1320:1486)(1141:1276:1414))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a276_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1486:1601:1719)(1522:1620:1721))
          (PORT EN (774:870:968)(781:874:969))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x86y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (713:815:920)(720:816:913))
          (PORT IN7 (542:627:713)(529:602:675))
          (PORT IN8 (903:1032:1164)(935:1062:1190))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2a/D///    Pos: x91y29
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1093:1230:1370)(1098:1221:1347))
          (PORT IN3 (740:850:961)(741:839:940))
          (PORT IN7 (890:1025:1163)(890:1011:1135))
          (PORT IN8 (1399:1601:1807)(1403:1585:1773))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a278_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1329:1416:1505)(1368:1445:1523))
          (PORT EN (1427:1612:1801)(1478:1655:1836))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x84y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a279_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (872:998:1128)(886:1006:1129))
          (PORT IN3 (1085:1243:1402)(1119:1276:1434))
          (PORT IN4 (370:431:493)(341:388:436))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b/D///    Pos: x85y29
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (561:643:726)(579:657:736))
          (PORT IN5 (1259:1428:1599)(1283:1442:1605))
          (PORT IN7 (777:883:992)(805:909:1016))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (346:385:426)(360:405:452))  // in 4 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a280_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1814:1963:2116)(1841:1964:2091))
          (PORT EN (1472:1649:1829)(1502:1672:1846))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x86y32
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a281_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:661:744)(595:671:747))
          (PORT IN2 (852:967:1084)(845:941:1039))
          (PORT IN3 (396:455:514)(363:408:454))
          (PORT IN4 (1239:1388:1538)(1243:1379:1519))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2a/D///    Pos: x87y27
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a282_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1466:1638:1815)(1490:1652:1818))
          (PORT IN3 (574:664:756)(581:669:758))
          (PORT IN7 (776:878:983)(807:905:1004))
          (PORT IN8 (915:1053:1191)(919:1044:1171))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a282_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1784:1951:2123)(1851:2004:2160))
          (PORT EN (1277:1437:1601)(1275:1415:1560))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x87y29
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1051:1196:1342)(1068:1198:1332))
          (PORT IN3 (1037:1165:1298)(1056:1175:1295))
          (PORT IN7 (1337:1498:1661)(1379:1539:1705))
          (PORT IN8 (576:655:736)(559:623:690))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a283_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1320:1415:1511)(1362:1446:1532))
          (PORT EN (1306:1449:1597)(1325:1455:1589))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2a/D///    Pos: x83y29
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1697:1883:2075)(1754:1934:2117))
          (PORT IN3 (731:840:950)(737:834:933))
          (PORT IN7 (1397:1559:1724)(1420:1575:1732))
          (PORT IN8 (1580:1773:1971)(1644:1835:2033))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(301:336:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a284_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1329:1416:1505)(1368:1445:1523))
          (PORT EN (1581:1788:2001)(1630:1832:2040))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x82y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1511:1678:1849)(1577:1724:1874))
          (PORT IN4 (1870:2108:2351)(1941:2161:2388))
          (PORT IN5 (2047:2274:2503)(2159:2380:2604))
          (PORT IN6 (734:831:931)(737:825:914))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a315_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2378:2529:2685)(2439:2576:2718))
          (PORT EN (1883:2097:2317)(1966:2155:2349))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2///ADDF2/    Pos: x93y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1467:1670:1878)(1519:1718:1922))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a318_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (564:652:740)(547:621:697))
          (PORT IN7 (1467:1670:1878)(1519:1718:1922))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (563:642:722)(552:617:685))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a320_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (383:440:497)(381:430:481))
          (PORT IN5 (563:642:722)(552:617:685))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x93y37
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (734:837:941)(749:842:937))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y30
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (725:828:932)(756:860:965))
          (PORT IN8 (865:983:1104)(910:1023:1139))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a323_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (922:1032:1146)(921:1021:1122))
          (PORT IN6 (725:828:932)(756:860:965))
          (PORT IN8 (865:983:1104)(910:1023:1139))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y31
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (756:873:992)(764:867:972))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a325_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (741:850:962)(747:847:949))
          (PORT IN5 (756:873:992)(764:867:972))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y32
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1142:1276:1413)(1129:1242:1360))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a327_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (750:849:949)(777:869:963))
          (PORT IN6 (1142:1276:1413)(1129:1242:1360))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y33
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (756:859:964)(769:867:968))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a329_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (754:857:962)(777:877:979))
          (PORT IN8 (756:859:964)(769:867:968))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1023:1168:1313)(1027:1160:1294))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a331_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1046:1179:1315)(1095:1220:1346))
          (PORT IN6 (1023:1168:1313)(1027:1160:1294))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1639:1831:2026)(1662:1842:2025))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a334_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (376:431:487)(348:392:437))
          (PORT IN7 (1639:1831:2026)(1662:1842:2025))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (694:801:910)(664:750:838))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (702:819:936)(684:773:866))
          (PORT IN7 (694:801:910)(664:750:838))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a338_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1697:1881:2070)(1744:1917:2092))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (598:685:773)(610:691:773))
          (PORT IN7 (1697:1881:2070)(1744:1917:2092))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a340_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (665:745:827)(663:733:804))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a340_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (654:731:810)(650:716:784))
          (PORT IN7 (665:745:827)(663:733:804))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (377:436:496)(350:396:442))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a342_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (719:823:930)(726:822:918))
          (PORT IN8 (377:436:496)(350:396:442))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y33
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1325:1466:1609)(1378:1506:1637))
          (PORT IN8 (1584:1793:2008)(1622:1821:2025))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a343_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1864:2087:2316)(1966:2187:2415))
          (PORT IN5 (1325:1466:1609)(1378:1506:1637))
          (PORT IN8 (1584:1793:2008)(1622:1821:2025))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1734:1958:2187)(1771:1989:2211))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a345_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1190:1359:1532)(1176:1318:1466))
          (PORT IN5 (1734:1958:2187)(1771:1989:2211))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1733:1969:2213)(1761:1984:2213))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a347_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1399:1577:1758)(1440:1602:1767))
          (PORT IN5 (1733:1969:2213)(1761:1984:2213))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1224:1391:1561)(1299:1468:1639))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a349_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (861:984:1110)(876:994:1114))
          (PORT IN8 (1224:1391:1561)(1299:1468:1639))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1099:1248:1398)(1158:1301:1446))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a351_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1072:1194:1320)(1074:1181:1291))
          (PORT IN7 (1099:1248:1398)(1158:1301:1446))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (965:1101:1241)(979:1106:1234))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a353_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (750:848:948)(783:873:965))
          (PORT IN7 (965:1101:1241)(979:1106:1234))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1542:1721:1903)(1607:1778:1951))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (973:1092:1214)(977:1089:1203))
          (PORT IN8 (1542:1721:1903)(1607:1778:1951))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1314:1490:1672)(1376:1542:1711))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1234:1391:1554)(1254:1395:1542))
          (PORT IN7 (1314:1490:1672)(1376:1542:1711))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1091:1218:1347)(1108:1223:1339))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a360_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1279:1433:1589)(1300:1447:1596))
          (PORT IN7 (1091:1218:1347)(1108:1223:1339))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1187:1346:1507)(1196:1340:1488))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a362_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (548:639:730)(526:597:669))
          (PORT IN8 (1187:1346:1507)(1196:1340:1488))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1686:1908:2136)(1759:1974:2193))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a364_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1032:1164:1301)(1025:1139:1255))
          (PORT IN7 (1686:1908:2136)(1759:1974:2193))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1305:1468:1633)(1314:1452:1592))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a365_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1405:1578:1758)(1395:1548:1703))
          (PORT IN7 (1305:1468:1633)(1314:1452:1592))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1278:1448:1621)(1352:1521:1693))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a367_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (592:668:746)(598:665:734))
          (PORT IN8 (1278:1448:1621)(1352:1521:1693))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y54
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1241:1405:1571)(1236:1377:1520))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a369_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1212:1369:1529)(1217:1358:1504))
          (PORT IN5 (1241:1405:1571)(1236:1377:1520))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y55
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1324:1484:1649)(1346:1504:1666))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a371_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1137:1286:1440)(1184:1327:1474))
          (PORT IN6 (1324:1484:1649)(1346:1504:1666))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y56
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1234:1418:1603)(1250:1417:1588))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a373_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1616:1826:2043)(1694:1902:2114))
          (PORT IN8 (1234:1418:1603)(1250:1417:1588))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1206:1375:1546)(1221:1380:1543))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a375_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1282:1457:1633)(1350:1523:1698))
          (PORT IN5 (1206:1375:1546)(1221:1380:1543))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (926:1061:1198)(928:1045:1164))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a378_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (737:835:933)(744:833:924))
          (PORT IN5 (926:1061:1198)(928:1045:1164))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (764:865:968)(774:870:968))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a380_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1784:2022:2264)(1876:2112:2352))
          (PORT IN8 (764:865:968)(774:870:968))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1571:1781:1999)(1599:1802:2012))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a382_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1078:1224:1371)(1126:1257:1391))
          (PORT IN5 (1571:1781:1999)(1599:1802:2012))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (995:1125:1258)(991:1106:1226))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a384_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1244:1376:1510)(1259:1374:1490))
          (PORT IN7 (995:1125:1258)(991:1106:1226))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (916:1026:1137)(909:1008:1109))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (733:848:964)(720:820:922))
          (PORT IN7 (916:1026:1137)(909:1008:1109))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (548:621:696)(536:598:662))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a387_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (893:1014:1138)(889:1001:1113))
          (PORT IN7 (548:621:696)(536:598:662))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1892:2154:2421)(1991:2237:2488))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a389_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (359:416:473)(341:384:429))
          (PORT IN7 (1892:2154:2421)(1991:2237:2488))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x84y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a392_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (926:1066:1209)(948:1073:1202))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a392_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1078:1224:1371)(1126:1257:1391))
          (PORT IN6 (926:1066:1209)(948:1073:1202))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1269:1446:1624)(1284:1448:1615))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a394_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1288:1468:1650)(1301:1464:1629))
          (PORT IN8 (1269:1446:1624)(1284:1448:1615))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1256:1427:1602)(1344:1516:1692))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a397_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1411:1564:1720)(1451:1593:1739))
          (PORT IN6 (1256:1427:1602)(1344:1516:1692))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1551:1774:2000)(1606:1814:2027))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a399_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1283:1465:1649)(1315:1485:1659))
          (PORT IN5 (1551:1774:2000)(1606:1814:2027))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a401_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1470:1659:1851)(1531:1708:1890))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a401_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2079:2312:2551)(2166:2394:2626))
          (PORT IN5 (1470:1659:1851)(1531:1708:1890))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1536:1718:1903)(1569:1743:1922))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a403_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1839:2074:2318)(1827:2019:2216))
          (PORT IN6 (1536:1718:1903)(1569:1743:1922))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1256:1427:1602)(1291:1460:1632))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a405_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1094:1222:1353)(1115:1227:1342))
          (PORT IN8 (1256:1427:1602)(1291:1460:1632))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a406_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1691:1880:2071)(1784:1965:2151))
          (PORT IN7 (1390:1532:1675)(1413:1537:1667))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a406_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1425:1610:1801)(1459:1633:1811))
          (PORT IN5 (1691:1880:2071)(1784:1965:2151))
          (PORT IN7 (1390:1532:1675)(1413:1537:1667))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1156:1326:1498)(1191:1351:1516))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a408_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1391:1568:1749)(1399:1563:1731))
          (PORT IN8 (1156:1326:1498)(1191:1351:1516))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1114:1268:1425)(1177:1330:1486))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1747:1982:2226)(1779:2001:2228))
          (PORT IN7 (1114:1268:1425)(1177:1330:1486))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a412_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1019:1147:1276)(1038:1158:1279))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1059:1203:1348)(1126:1268:1413))
          (PORT IN5 (1019:1147:1276)(1038:1158:1279))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a414_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (742:850:960)(779:887:997))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1323:1498:1674)(1413:1586:1761))
          (PORT IN6 (742:850:960)(779:887:997))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (759:856:956)(764:851:942))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (784:893:1005)(788:887:988))
          (PORT IN6 (759:856:956)(764:851:942))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a419_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (911:1038:1169)(931:1054:1179))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a419_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1880:2102:2330)(1982:2205:2430))
          (PORT IN6 (911:1038:1169)(931:1054:1179))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1300:1460:1624)(1344:1504:1669))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a421_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1425:1614:1805)(1455:1634:1817))
          (PORT IN5 (1300:1460:1624)(1344:1504:1669))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1059:1197:1337)(1075:1202:1332))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a423_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1727:1966:2211)(1751:1976:2204))
          (PORT IN5 (1059:1197:1337)(1075:1202:1332))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a425_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1463:1636:1812)(1516:1686:1856))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1025:1160:1296)(1026:1143:1263))
          (PORT IN6 (1463:1636:1812)(1516:1686:1856))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y54
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a427_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1064:1214:1368)(1119:1266:1415))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a427_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1502:1697:1898)(1565:1753:1944))
          (PORT IN5 (1064:1214:1368)(1119:1266:1415))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1499:1687:1880)(1560:1737:1918))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a428_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1443:1649:1858)(1471:1659:1853))
          (PORT IN5 (1499:1687:1880)(1560:1737:1918))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y55
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (734:828:925)(750:837:924))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a430_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1113:1260:1408)(1179:1321:1467))
          (PORT IN6 (734:828:925)(750:837:924))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y56
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1320:1496:1673)(1370:1545:1722))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a432_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1412:1598:1788)(1425:1592:1761))
          (PORT IN5 (1320:1496:1673)(1370:1545:1722))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1743:1933:2126)(1775:1956:2143))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a434_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (569:642:717)(550:609:671))
          (PORT IN7 (1743:1933:2126)(1775:1956:2143))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1152:1302:1455)(1164:1306:1451))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a436_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1415:1621:1829)(1454:1649:1849))
          (PORT IN6 (1152:1302:1455)(1164:1306:1451))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1234:1391:1555)(1278:1429:1583))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a438_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (772:891:1014)(766:868:971))
          (PORT IN5 (1234:1391:1555)(1278:1429:1583))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a441_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (766:875:987)(768:868:969))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1024:1159:1297)(1014:1128:1245))
          (PORT IN7 (766:875:987)(768:868:969))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (780:877:975)(802:894:986))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a443_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (951:1075:1201)(988:1110:1235))
          (PORT IN6 (780:877:975)(802:894:986))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1307:1474:1644)(1367:1531:1699))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a445_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1275:1450:1629)(1319:1486:1656))
          (PORT IN5 (1307:1474:1644)(1367:1531:1699))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1146:1269:1397)(1162:1274:1388))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a447_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1076:1208:1342)(1076:1194:1315))
          (PORT IN7 (1146:1269:1397)(1162:1274:1388))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y64
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1969:2186:2408)(2036:2249:2466))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a449_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1428:1631:1838)(1465:1658:1853))
          (PORT IN6 (1969:2186:2408)(2036:2249:2466))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a450_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (615:708:801)(596:670:744))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1434:1614:1797)(1474:1646:1822))
          (PORT IN5 (615:708:801)(596:670:744))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y65
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2139:2373:2614)(2209:2440:2677))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a452_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1711:1946:2185)(1800:2018:2242))
          (PORT IN6 (2139:2373:2614)(2209:2440:2677))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x86y66
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a454_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (893:1016:1141)(921:1034:1150))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:530:568))  // in 1 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x86y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1298:1462:1630)(1351:1511:1676))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1109:1271:1436)(1149:1300:1454))
          (PORT IN5 (1298:1462:1630)(1351:1511:1676))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x86y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a458_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (909:1040:1173)(920:1040:1164))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1615:1836:2060)(1669:1886:2107))
          (PORT IN7 (909:1040:1173)(920:1040:1164))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x80y30
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a460_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1422:1605:1791)(1479:1662:1848))
          (PORT IN8 (1585:1779:1977)(1617:1808:2003))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a460_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1500:1617:1736)(1538:1637:1740))
          (PORT SR (4223:4514:4808)(4447:4705:4970))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a460_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1490:1610:1730)(1547:1656:1769))
          (PORT IN6 (1422:1605:1791)(1479:1662:1848))
          (PORT IN8 (1585:1779:1977)(1617:1808:2003))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2/D//ADDF2/    Pos: x79y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1266:1430:1596)(1293:1443:1598))
          (PORT IN8 (1216:1366:1519)(1280:1424:1571))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a463_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2705:2944:3184)(2820:3042:3267))
          (PORT SR (3342:3604:3874)(3501:3729:3963))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a463_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (756:861:967)(776:877:980))
          (PORT IN5 (1266:1430:1596)(1293:1443:1598))
          (PORT IN8 (1216:1366:1519)(1280:1424:1571))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x79y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (567:647:728)(581:658:738))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a465_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2936:3199:3467)(3056:3302:3550))
          (PORT SR (3505:3789:4083)(3688:3942:4202))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a465_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1161:1290:1420)(1163:1272:1385))
          (PORT IN6 (567:647:728)(581:658:738))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF/D///    Pos: x79y61
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2026:2162:2302)(2097:2226:2358))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (402:434:468)(397:435:475))  // in 2 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a467_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2820:3070:3327)(2963:3208:3456))
          (PORT SR (3578:3868:4166)(3775:4043:4317))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2/D//ADDF2/    Pos: x87y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a468_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN7 (1101:1225:1350)(1141:1260:1381))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a468_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2059:2251:2447)(2139:2321:2506))
          (PORT SR (4868:5233:5602)(5143:5471:5810))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a468_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1177:1324:1474)(1224:1369:1518))
          (PORT IN3 (379:444:510)(363:413:465))
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN7 (1101:1225:1350)(1141:1260:1381))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1244:1405:1569)(1238:1376:1520))
          (PORT IN8 (1114:1267:1422)(1179:1328:1480))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a469_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2447:2686:2932)(2539:2766:3001))
          (PORT SR (4038:4318:4603)(4266:4509:4760))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a469_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1059:1203:1351)(1098:1231:1366))
          (PORT IN4 (776:896:1018)(770:880:992))
          (PORT IN5 (1244:1405:1569)(1238:1376:1520))
          (PORT IN8 (1114:1267:1422)(1179:1328:1480))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (400:461:522)(371:415:459))
          (PORT IN7 (1185:1343:1502)(1234:1376:1519))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a471_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2296:2511:2733)(2383:2591:2805))
          (PORT SR (4212:4512:4819)(4461:4730:5007))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a471_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (997:1126:1257)(1006:1120:1236))
          (PORT IN3 (824:923:1023)(839:928:1018))
          (PORT IN6 (400:461:522)(371:415:459))
          (PORT IN7 (1185:1343:1502)(1234:1376:1519))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1267:1449:1636)(1328:1507:1689))
          (PORT IN7 (1129:1268:1408)(1160:1288:1421))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a473_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2321:2539:2765)(2410:2622:2841))
          (PORT SR (4288:4603:4926)(4537:4838:5147))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a473_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1221:1388:1559)(1215:1361:1510))
          (PORT IN3 (1043:1181:1321)(1034:1153:1275))
          (PORT IN5 (1267:1449:1636)(1328:1507:1689))
          (PORT IN7 (1129:1268:1408)(1160:1288:1421))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN7 (1339:1524:1713)(1391:1553:1719))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a475_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2437:2681:2932)(2527:2760:2999))
          (PORT SR (4125:4417:4715)(4349:4624:4906))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1556:1746:1941)(1584:1770:1959))
          (PORT IN3 (1270:1417:1568)(1292:1419:1551))
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN7 (1339:1524:1713)(1391:1553:1719))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1260:1429:1603)(1273:1431:1594))
          (PORT IN7 (979:1114:1254)(1002:1129:1259))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a477_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2468:2716:2971)(2552:2788:3031))
          (PORT SR (3966:4253:4546)(4177:4424:4678))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a477_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1241:1390:1540)(1314:1456:1602))
          (PORT IN4 (956:1095:1236)(972:1102:1235))
          (PORT IN5 (1260:1429:1603)(1273:1431:1594))
          (PORT IN7 (979:1114:1254)(1002:1129:1259))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN8 (987:1117:1251)(987:1106:1227))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a480_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2574:2811:3053)(2695:2914:3135))
          (PORT SR (4129:4438:4755)(4364:4637:4917))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a480_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (541:624:708)(511:575:639))
          (PORT IN4 (746:849:954)(753:849:946))
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN8 (987:1117:1251)(987:1106:1227))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1337:1516:1697)(1419:1589:1763))
          (PORT IN7 (1229:1391:1557)(1235:1378:1526))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a482_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2860:3139:3420)(2976:3237:3499))
          (PORT SR (4207:4521:4842)(4460:4746:5039))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a482_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1062:1200:1339)(1077:1204:1333))
          (PORT IN3 (1078:1217:1358)(1069:1191:1318))
          (PORT IN5 (1337:1516:1697)(1419:1589:1763))
          (PORT IN7 (1229:1391:1557)(1235:1378:1526))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (383:439:496)(371:418:465))
          (PORT IN7 (1231:1403:1576)(1262:1427:1595))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a484_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2682:2920:3162)(2772:2988:3207))
          (PORT SR (4193:4487:4785)(4414:4686:4963))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a484_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (549:631:715)(534:604:676))
          (PORT IN3 (1515:1700:1889)(1587:1765:1949))
          (PORT IN6 (383:439:496)(371:418:465))
          (PORT IN7 (1231:1403:1576)(1262:1427:1595))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (879:990:1104)(866:962:1061))
          (PORT IN8 (794:890:988)(793:884:978))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a486_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2767:3008:3254)(2861:3079:3300))
          (PORT SR (3973:4252:4534)(4204:4443:4692))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a486_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (545:626:709)(533:602:671))
          (PORT IN3 (1082:1227:1375)(1073:1192:1313))
          (PORT IN5 (879:990:1104)(866:962:1061))
          (PORT IN8 (794:890:988)(793:884:978))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a488_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (538:622:706)(530:607:685))
          (PORT IN7 (1003:1137:1275)(994:1113:1233))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a488_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2594:2833:3073)(2714:2934:3158))
          (PORT SR (4147:4446:4750)(4399:4664:4939))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a488_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (832:941:1052)(810:900:992))
          (PORT IN3 (1059:1204:1350)(1080:1219:1359))
          (PORT IN6 (538:622:706)(530:607:685))
          (PORT IN7 (1003:1137:1275)(994:1113:1233))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a490_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1215:1386:1562)(1235:1400:1568))
          (PORT IN8 (1229:1409:1594)(1224:1378:1536))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a490_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2040:2235:2431)(2131:2312:2496))
          (PORT SR (4878:5242:5609)(5153:5482:5822))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1224:1399:1576)(1248:1407:1569))
          (PORT IN3 (746:845:945)(756:847:941))
          (PORT IN5 (1215:1386:1562)(1235:1400:1568))
          (PORT IN8 (1229:1409:1594)(1224:1378:1536))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1788:1999:2213)(1882:2078:2278))
          (PORT IN7 (432:493:556)(410:464:518))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a491_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2653:2888:3132)(2767:2992:3226))
          (PORT SR (4229:4536:4847)(4508:4784:5069))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a491_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (941:1067:1195)(978:1093:1211))
          (PORT IN3 (1083:1223:1365)(1081:1205:1332))
          (PORT IN5 (1788:1999:2213)(1882:2078:2278))
          (PORT IN7 (432:493:556)(410:464:518))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a493_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN8 (903:1033:1164)(938:1064:1192))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a493_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2769:3030:3299)(2884:3130:3384))
          (PORT SR (4955:5317:5685)(5211:5549:5897))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a493_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1016:1183:1352)(1024:1172:1322))
          (PORT IN3 (2066:2307:2553)(2200:2420:2644))
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN8 (903:1033:1164)(938:1064:1192))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1260:1429:1603)(1273:1431:1594))
          (PORT IN7 (928:1048:1172)(914:1011:1110))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a495_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2800:3065:3338)(2909:3158:3416))
          (PORT SR (4955:5318:5686)(5214:5551:5899))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a495_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1440:1623:1811)(1484:1656:1833))
          (PORT IN4 (532:618:705)(508:572:638))
          (PORT IN5 (1260:1429:1603)(1273:1431:1594))
          (PORT IN7 (928:1048:1172)(914:1011:1110))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a497_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (910:1053:1197)(918:1043:1169))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a497_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2652:2885:3122)(2774:2996:3225))
          (PORT SR (4931:5308:5692)(5164:5506:5856))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a497_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (934:1041:1149)(927:1020:1113))
          (PORT IN3 (934:1060:1189)(974:1093:1216))
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (910:1053:1197)(918:1043:1169))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1260:1439:1620)(1303:1477:1656))
          (PORT IN8 (574:654:736)(556:630:704))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a499_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2659:2894:3133)(2778:3001:3231))
          (PORT SR (4935:5316:5702)(5173:5515:5867))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a499_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1011:1142:1276)(1002:1117:1236))
          (PORT IN3 (1286:1439:1594)(1289:1426:1567))
          (PORT IN5 (1260:1439:1620)(1303:1477:1656))
          (PORT IN8 (574:654:736)(556:630:704))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y54
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a502_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (383:439:496)(371:418:465))
          (PORT IN7 (1387:1533:1682)(1418:1552:1689))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a502_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2823:3085:3353)(2942:3185:3437))
          (PORT SR (5145:5521:5904)(5417:5765:6121))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a502_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (548:626:706)(534:603:673))
          (PORT IN3 (769:884:1002)(766:869:974))
          (PORT IN6 (383:439:496)(371:418:465))
          (PORT IN7 (1387:1533:1682)(1418:1552:1689))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y55
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2058:2288:2520)(2155:2368:2586))
          (PORT IN8 (606:692:778)(594:674:757))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a504_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2821:3078:3342)(2938:3180:3431))
          (PORT SR (5164:5539:5921)(5427:5778:6139))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a504_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1156:1311:1470)(1207:1356:1509))
          (PORT IN4 (579:670:761)(564:640:719))
          (PORT IN5 (2058:2288:2520)(2155:2368:2586))
          (PORT IN8 (606:692:778)(594:674:757))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y56
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a506_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (400:461:522)(371:415:459))
          (PORT IN7 (1288:1463:1640)(1330:1491:1657))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a506_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2678:2910:3150)(2789:3011:3240))
          (PORT SR (5117:5522:5932)(5357:5718:6090))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a506_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (558:641:725)(525:588:652))
          (PORT IN3 (749:858:969)(749:850:953))
          (PORT IN6 (400:461:522)(371:415:459))
          (PORT IN7 (1288:1463:1640)(1330:1491:1657))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a508_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1895:2148:2408)(1922:2148:2381))
          (PORT IN8 (1075:1209:1347)(1060:1168:1280))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a508_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2703:2938:3182)(2816:3042:3276))
          (PORT SR (3899:4196:4501)(4124:4409:4702))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a508_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (432:489:547)(408:458:508))
          (PORT IN4 (1075:1208:1343)(1064:1175:1287))
          (PORT IN5 (1895:2148:2408)(1922:2148:2381))
          (PORT IN8 (1075:1209:1347)(1060:1168:1280))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a510_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN8 (1223:1403:1585)(1241:1406:1574))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a510_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2819:3080:3349)(2933:3180:3434))
          (PORT SR (3736:4010:4290)(3936:4195:4461))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a510_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1266:1431:1600)(1287:1443:1601))
          (PORT IN3 (1188:1343:1499)(1221:1363:1508))
          (PORT IN6 (399:455:512)(396:443:492))
          (PORT IN8 (1223:1403:1585)(1241:1406:1574))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a512_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (1251:1431:1616)(1261:1422:1587))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a512_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2278:2493:2712)(2375:2582:2795))
          (PORT SR (4893:5241:5594)(5190:5511:5840))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a512_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (798:908:1019)(812:920:1031))
          (PORT IN3 (737:837:939)(747:838:930))
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (1251:1431:1616)(1261:1422:1587))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1233:1392:1554)(1273:1420:1570))
          (PORT IN7 (1435:1638:1845)(1464:1658:1856))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a513_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2850:3115:3388)(2958:3208:3466))
          (PORT SR (3577:3846:4121)(3764:3995:4233))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a513_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2008:2248:2490)(2150:2378:2610))
          (PORT IN3 (582:664:749)(576:653:731))
          (PORT IN5 (1233:1392:1554)(1273:1420:1570))
          (PORT IN7 (1435:1638:1845)(1464:1658:1856))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (1531:1708:1887)(1569:1738:1911))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a515_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2718:2949:3186)(2837:3058:3285))
          (PORT SR (3740:4031:4330)(3951:4208:4472))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a515_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (753:849:946)(764:851:940))
          (PORT IN4 (1028:1174:1321)(1047:1187:1328))
          (PORT IN6 (372:427:484)(344:387:431))
          (PORT IN7 (1531:1708:1887)(1569:1738:1911))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a517_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1342:1497:1656)(1369:1507:1649))
          (PORT IN8 (750:859:969)(748:845:945))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a517_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2725:2958:3197)(2841:3063:3291))
          (PORT SR (3818:4114:4417)(4047:4317:4594))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a517_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1174:1332:1494)(1178:1319:1465))
          (PORT IN3 (1052:1207:1365)(1067:1214:1364))
          (PORT IN5 (1342:1497:1656)(1369:1507:1649))
          (PORT IN8 (750:859:969)(748:845:945))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (729:823:919)(719:808:897))
          (PORT IN7 (1033:1162:1291)(1023:1129:1235))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a519_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2889:3149:3417)(3005:3247:3497))
          (PORT SR (3804:4082:4364)(4001:4260:4523))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a519_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1362:1551:1742)(1374:1541:1711))
          (PORT IN3 (555:633:712)(542:605:669))
          (PORT IN6 (729:823:919)(719:808:897))
          (PORT IN7 (1033:1162:1291)(1023:1129:1235))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a521_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2000:2187:2378)(2092:2258:2429))
          (PORT IN7 (534:619:705)(509:579:651))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a521_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2887:3142:3406)(3001:3242:3491))
          (PORT SR (3584:3847:4113)(3791:4017:4252))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a521_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1787:2013:2244)(1827:2042:2261))
          (PORT IN3 (1432:1617:1804)(1448:1610:1776))
          (PORT IN5 (2000:2187:2378)(2092:2258:2429))
          (PORT IN7 (534:619:705)(509:579:651))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y64
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a524_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (400:461:522)(371:415:459))
          (PORT IN7 (1251:1417:1588)(1278:1433:1590))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a524_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (3010:3259:3517)(3146:3381:3625))
          (PORT SR (3758:4041:4329)(3986:4238:4499))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a524_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1714:1914:2119)(1745:1934:2127))
          (PORT IN3 (1655:1811:1972)(1685:1824:1968))
          (PORT IN6 (400:461:522)(371:415:459))
          (PORT IN7 (1251:1417:1588)(1278:1433:1590))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y65
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1267:1449:1636)(1328:1507:1689))
          (PORT IN7 (1235:1378:1524)(1297:1428:1562))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a526_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (3035:3287:3549)(3173:3412:3661))
          (PORT SR (3840:4131:4426)(4095:4358:4629))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a526_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (873:992:1114)(864:976:1091))
          (PORT IN3 (1516:1712:1913)(1537:1713:1891))
          (PORT IN5 (1267:1449:1636)(1328:1507:1689))
          (PORT IN7 (1235:1378:1524)(1297:1428:1562))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a528_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1327:1472:1621)(1338:1471:1607))
          (PORT IN7 (1098:1244:1395)(1132:1268:1406))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (350:373:398)(339:374:410))  // in 5 out 1
          (IOPATH IN7 OUT (271:297:325)(267:303:340))  // in 7 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a528_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2285:2502:2723)(2379:2587:2801))
          (PORT SR (4421:4738:5061)(4657:4959:5266))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a528_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1706:1939:2175)(1760:1969:2187))
          (PORT IN4 (1051:1191:1333)(1033:1152:1274))
          (PORT IN5 (1327:1472:1621)(1338:1471:1607))
          (PORT IN7 (1098:1244:1395)(1132:1268:1406))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2/D//ADDF2/    Pos: x87y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a530_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (383:439:496)(371:418:465))
          (PORT IN8 (777:889:1003)(783:885:989))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (365:388:413)(357:399:443))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
          (IOPATH CINY1 OUT (271:292:313)(219:268:317))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a530_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2449:2693:2943)(2543:2771:3007))
          (PORT SR (4258:4553:4854)(4476:4752:5031))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a530_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1301:1478:1657)(1351:1519:1691))
          (PORT IN3 (555:633:712)(542:605:669))
          (PORT IN6 (383:439:496)(371:418:465))
          (PORT IN8 (777:889:1003)(783:885:989))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x82y31
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (597:677:758)(598:674:752))
          (PORT IN7 (731:840:951)(723:817:912))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a533_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1148:1293:1440)(1156:1290:1427))
          (PORT IN5 (597:677:758)(598:674:752))
          (PORT IN7 (731:840:951)(723:817:912))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x92y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (426:489:554)(410:464:520))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a537_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (600:679:758)(588:649:711))
          (PORT IN7 (426:489:554)(410:464:520))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x92y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (721:834:950)(718:814:914))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a539_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (416:479:543)(401:457:514))
          (PORT IN5 (721:834:950)(718:814:914))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x92y38
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (893:1025:1159)(905:1028:1153))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x92y31
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (720:820:922)(759:863:967))
          (PORT IN8 (743:846:951)(777:879:983))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (903:1017:1134)(908:1018:1132))
          (PORT IN6 (720:820:922)(759:863:967))
          (PORT IN8 (743:846:951)(777:879:983))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x92y32
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a544_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (405:466:528)(391:445:500))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (416:478:540)(402:455:510))
          (PORT IN5 (405:466:528)(391:445:500))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x92y33
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a546_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1431:1594:1762)(1433:1578:1727))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a546_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (928:1055:1185)(959:1080:1203))
          (PORT IN6 (1431:1594:1762)(1433:1578:1727))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x92y34
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a548_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1098:1226:1355)(1095:1205:1317))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a548_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1199:1352:1508)(1213:1358:1506))
          (PORT IN8 (1098:1226:1355)(1095:1205:1317))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x92y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a550_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1012:1157:1303)(1027:1163:1299))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a550_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1111:1262:1415)(1118:1253:1392))
          (PORT IN6 (1012:1157:1303)(1027:1163:1299))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x84y30
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a552_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (761:868:976)(790:895:1000))
          (PORT IN7 (377:434:492)(348:392:437))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a552_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1011:1153:1299)(1059:1196:1335))
          (PORT IN5 (761:868:976)(790:895:1000))
          (PORT IN7 (377:434:492)(348:392:437))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1390:1575:1763)(1465:1638:1812))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a557_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1193:1363:1536)(1215:1375:1539))
          (PORT IN7 (1390:1575:1763)(1465:1638:1812))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1522:1703:1886)(1574:1743:1917))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a559_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1352:1553:1758)(1350:1527:1709))
          (PORT IN7 (1522:1703:1886)(1574:1743:1917))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1464:1626:1793)(1478:1616:1757))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a561_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1605:1812:2025)(1668:1870:2075))
          (PORT IN7 (1464:1626:1793)(1478:1616:1757))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1286:1448:1612)(1322:1473:1630))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a563_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (952:1088:1227)(971:1102:1235))
          (PORT IN7 (1286:1448:1612)(1322:1473:1630))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1462:1643:1827)(1512:1681:1854))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a565_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (580:668:757)(571:647:725))
          (PORT IN8 (1462:1643:1827)(1512:1681:1854))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a566_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (810:908:1009)(827:917:1010))
          (PORT IN8 (1224:1401:1583)(1218:1370:1527))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a566_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1412:1588:1770)(1414:1574:1738))
          (PORT IN5 (810:908:1009)(827:917:1010))
          (PORT IN8 (1224:1401:1583)(1218:1370:1527))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a568_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1351:1517:1688)(1436:1596:1760))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a568_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (741:845:951)(766:870:976))
          (PORT IN5 (1351:1517:1688)(1436:1596:1760))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1236:1384:1537)(1230:1365:1504))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a570_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (552:633:716)(535:604:675))
          (PORT IN5 (1236:1384:1537)(1230:1365:1504))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a572_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1561:1755:1953)(1590:1772:1957))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a572_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (601:675:750)(597:662:727))
          (PORT IN8 (1561:1755:1953)(1590:1772:1957))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a574_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1208:1369:1536)(1225:1375:1526))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a574_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (724:826:931)(712:803:895))
          (PORT IN7 (1208:1369:1536)(1225:1375:1526))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (420:479:538)(402:452:504))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a576_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1196:1367:1542)(1213:1368:1526))
          (PORT IN7 (420:479:538)(402:452:504))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (892:1012:1135)(877:975:1077))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a579_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1239:1433:1629)(1259:1435:1616))
          (PORT IN8 (892:1012:1135)(877:975:1077))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (585:668:752)(593:671:750))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a581_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1463:1656:1854)(1518:1702:1890))
          (PORT IN7 (585:668:752)(593:671:750))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1319:1457:1598)(1337:1461:1587))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a583_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1467:1638:1812)(1508:1667:1828))
          (PORT IN7 (1319:1457:1598)(1337:1461:1587))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (876:1000:1126)(909:1021:1137))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a585_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1014:1135:1260)(1014:1116:1223))
          (PORT IN8 (876:1000:1126)(909:1021:1137))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y54
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a587_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1223:1347:1474)(1238:1347:1459))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a587_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1456:1644:1837)(1528:1710:1897))
          (PORT IN7 (1223:1347:1474)(1238:1347:1459))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a588_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1079:1228:1381)(1093:1230:1371))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a588_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2242:2507:2783)(2276:2516:2761))
          (PORT IN7 (1079:1228:1381)(1093:1230:1371))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y55
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a590_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (877:995:1114)(864:961:1061))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a590_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1621:1835:2052)(1656:1864:2077))
          (PORT IN8 (877:995:1114)(864:961:1061))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y56
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1089:1237:1389)(1093:1232:1374))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a592_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (909:1034:1161)(934:1050:1168))
          (PORT IN5 (1089:1237:1389)(1093:1232:1374))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (924:1044:1165)(910:1016:1127))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a594_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (407:464:522)(390:438:488))
          (PORT IN6 (924:1044:1165)(910:1016:1127))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a596_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2064:2308:2557)(2090:2313:2541))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a596_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1208:1357:1512)(1200:1336:1474))
          (PORT IN8 (2064:2308:2557)(2090:2313:2541))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (391:450:511)(361:408:456))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a598_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (577:657:738)(569:640:712))
          (PORT IN5 (391:450:511)(361:408:456))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1330:1490:1654)(1385:1542:1702))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a601_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (567:646:725)(561:632:704))
          (PORT IN5 (1330:1490:1654)(1385:1542:1702))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a603_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (740:846:954)(742:838:937))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a603_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1177:1325:1478)(1190:1318:1452))
          (PORT IN8 (740:846:954)(742:838:937))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (787:884:983)(772:861:950))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a605_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (383:442:502)(350:396:443))
          (PORT IN5 (787:884:983)(772:861:950))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (730:834:941)(712:802:894))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a607_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1607:1813:2024)(1610:1802:1997))
          (PORT IN7 (730:834:941)(712:802:894))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y64
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a609_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1271:1440:1613)(1293:1450:1610))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a609_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1567:1735:1908)(1591:1749:1912))
          (PORT IN7 (1271:1440:1613)(1293:1450:1610))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a610_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1543:1753:1970)(1573:1770:1970))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a610_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1534:1742:1951)(1546:1741:1940))
          (PORT IN7 (1543:1753:1970)(1573:1770:1970))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y65
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a612_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1454:1614:1779)(1468:1603:1742))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a612_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1006:1147:1292)(1004:1134:1268))
          (PORT IN7 (1454:1614:1779)(1468:1603:1742))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x88y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1606:1799:1997)(1643:1821:2005))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a615_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (383:442:502)(350:396:443))
          (PORT IN6 (1606:1799:1997)(1643:1821:2005))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x88y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a617_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1442:1614:1788)(1457:1614:1775))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a617_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1115:1252:1392)(1162:1291:1422))
          (PORT IN8 (1442:1614:1788)(1457:1614:1775))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1125:1271:1419)(1208:1353:1501))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a620_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2026:2264:2507)(2094:2329:2565))
          (PORT IN6 (1125:1271:1419)(1208:1353:1501))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a622_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1449:1641:1837)(1507:1696:1889))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1286:1458:1635)(1274:1416:1563))
          (PORT IN5 (1449:1641:1837)(1507:1696:1889))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1105:1258:1414)(1136:1276:1420))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a624_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1864:2078:2296)(1977:2187:2402))
          (PORT IN5 (1105:1258:1414)(1136:1276:1420))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a626_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1368:1525:1685)(1377:1522:1672))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a626_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1260:1415:1575)(1311:1468:1627))
          (PORT IN6 (1368:1525:1685)(1377:1522:1672))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a628_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1478:1655:1837)(1538:1714:1893))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a628_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1200:1369:1541)(1245:1406:1574))
          (PORT IN8 (1478:1655:1837)(1538:1714:1893))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y35
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1723:1916:2111)(1812:1996:2183))
          (PORT IN7 (1398:1542:1686)(1423:1548:1678))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a629_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1422:1609:1799)(1455:1630:1809))
          (PORT IN5 (1723:1916:2111)(1812:1996:2183))
          (PORT IN7 (1398:1542:1686)(1423:1548:1678))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a631_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1030:1159:1290)(1036:1148:1264))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a631_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3092:3434:3784)(3269:3591:3921))
          (PORT IN8 (1030:1159:1290)(1036:1148:1264))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1406:1601:1800)(1453:1645:1842))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a633_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (913:1032:1153)(925:1035:1148))
          (PORT IN7 (1406:1601:1800)(1453:1645:1842))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a635_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1213:1368:1526)(1237:1386:1539))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a635_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (906:1044:1184)(919:1052:1187))
          (PORT IN5 (1213:1368:1526)(1237:1386:1539))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (382:437:492)(350:392:436))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a637_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1189:1329:1472)(1214:1355:1499))
          (PORT IN6 (382:437:492)(350:392:436))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (558:638:719)(552:624:698))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a639_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (799:910:1025)(802:903:1007))
          (PORT IN6 (558:638:719)(552:624:698))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (889:1014:1143)(906:1025:1146))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a642_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1210:1380:1554)(1217:1365:1517))
          (PORT IN6 (889:1014:1143)(906:1025:1146))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (917:1037:1161)(932:1050:1168))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a644_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (988:1126:1268)(1016:1159:1304))
          (PORT IN5 (917:1037:1161)(932:1050:1168))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a646_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1084:1239:1397)(1116:1269:1426))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a646_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (951:1069:1190)(989:1107:1226))
          (PORT IN5 (1084:1239:1397)(1116:1269:1426))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a648_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1401:1591:1785)(1424:1611:1802))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a648_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (919:1039:1161)(950:1066:1184))
          (PORT IN6 (1401:1591:1785)(1424:1611:1802))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y54
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1093:1239:1389)(1120:1263:1409))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a650_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1662:1880:2104)(1740:1953:2169))
          (PORT IN5 (1093:1239:1389)(1120:1263:1409))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y36
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1658:1869:2086)(1733:1938:2146))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a651_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1397:1584:1775)(1414:1582:1754))
          (PORT IN5 (1658:1869:2086)(1733:1938:2146))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y55
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a653_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (732:829:930)(751:838:928))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (960:1094:1229)(968:1094:1221))
          (PORT IN6 (732:829:930)(751:838:928))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y56
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1075:1227:1380)(1124:1265:1410))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a655_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1424:1596:1773)(1435:1592:1757))
          (PORT IN5 (1075:1227:1380)(1124:1265:1410))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (951:1084:1220)(977:1103:1231))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a657_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (370:427:484)(342:386:431))
          (PORT IN7 (951:1084:1220)(977:1103:1231))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (983:1106:1231)(1018:1137:1258))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a659_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1461:1651:1844)(1516:1701:1889))
          (PORT IN6 (983:1106:1231)(1018:1137:1258))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (413:468:524)(400:449:499))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a661_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1122:1270:1419)(1130:1275:1421))
          (PORT IN5 (413:468:524)(400:449:499))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a664_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (775:871:969)(797:887:980))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a664_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1229:1370:1513)(1244:1364:1487))
          (PORT IN7 (775:871:969)(797:887:980))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y61
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a666_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1098:1251:1407)(1135:1279:1426))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a666_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1003:1137:1272)(1041:1170:1301))
          (PORT IN6 (1098:1251:1407)(1135:1279:1426))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (720:827:936)(708:796:887))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1424:1622:1822)(1461:1645:1831))
          (PORT IN5 (720:827:936)(708:796:887))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a670_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (971:1092:1217)(1012:1127:1244))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a670_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1108:1232:1357)(1123:1237:1353))
          (PORT IN7 (971:1092:1217)(1012:1127:1244))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y64
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1995:2258:2524)(2092:2340:2592))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a672_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1650:1841:2036)(1701:1895:2090))
          (PORT IN6 (1995:2258:2524)(2092:2340:2592))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (926:1054:1183)(950:1072:1199))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a673_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (947:1077:1210)(981:1109:1240))
          (PORT IN5 (926:1054:1183)(950:1072:1199))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y65
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1799:2054:2316)(1842:2087:2336))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a675_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1915:2180:2451)(2015:2266:2522))
          (PORT IN6 (1799:2054:2316)(1842:2087:2336))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x85y66
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (828:946:1067)(842:957:1074))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:530:568))  // in 1 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x85y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1103:1239:1378)(1136:1270:1407))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a679_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1169:1324:1482)(1170:1313:1459))
          (PORT IN5 (1103:1239:1378)(1136:1270:1407))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x85y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (895:1028:1163)(908:1029:1154))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a681_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1567:1763:1963)(1587:1773:1962))
          (PORT IN7 (895:1028:1163)(908:1029:1154))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a685)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_0 GLB0 (2479:2478:2477)(2539:2537:2536))
          (IOPATH CLK0_90 GLB0 (2503:2503:2503)(2563:2563:2564))
          (IOPATH CLK0_90 GLB1 (2385:2385:2385)(2394:2395:2397))
          (IOPATH CLK0_180 GLB0 (2584:2657:2731)(2636:2693:2750))
          (IOPATH CLK0_180 GLB2 (1879:1879:1879)(1886:1882:1879))
          (IOPATH CLK0_270 GLB0 (2613:2695:2778)(2670:2716:2762))
          (IOPATH USR_GLB1 GLB1 (2477:2478:2479)(2445:2444:2444))
          (IOPATH USR_GLB2 GLB2 (2046:2048:2051)(2029:2030:2032))
    )))
 // C_AND/D//AND/D    Pos: x96y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1797:2008:2225)(1906:2115:2329))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a703_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1410:1504:1602)(1453:1534:1617))
          (PORT EN (1781:2021:2269)(1772:1979:2191))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a703_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1236:1382:1530)(1298:1431:1566))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a703_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1410:1504:1602)(1453:1534:1617))
          (PORT EN (1781:2021:2269)(1772:1979:2191))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x96y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a704_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1501:1677:1857)(1574:1739:1908))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a704_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1571:1695:1821)(1613:1716:1822))
          (PORT EN (1806:2039:2278)(1826:2035:2248))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a704_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1243:1401:1564)(1255:1402:1553))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a704_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1571:1695:1821)(1613:1716:1822))
          (PORT EN (1806:2039:2278)(1826:2035:2248))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x95y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a707_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (862:997:1133)(844:960:1079))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a707_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1320:1415:1511)(1362:1446:1532))
          (PORT EN (1599:1811:2027)(1668:1860:2054))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a708_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (944:1067:1191)(972:1088:1206))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a708_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1802:1945:2091)(1831:1950:2073))
          (PORT EN (1596:1803:2015)(1681:1879:2079))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x94y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (724:826:928)(715:803:895))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a709_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1351:1442:1534)(1388:1466:1544))
          (PORT EN (1317:1481:1647)(1339:1490:1645))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x87y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a710_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1019:1165:1312)(1017:1147:1281))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a710_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1479:1596:1714)(1518:1618:1718))
          (PORT EN (952:1074:1200)(945:1062:1181))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x88y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a717_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (389:446:504)(378:427:477))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a717_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2398:2618:2841)(2469:2669:2874))
          (PORT SR (4884:5240:5600)(5185:5518:5861))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x88y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (577:671:767)(555:625:697))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a719_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2599:2864:3137)(2713:2967:3231))
          (PORT SR (4399:4684:4973)(4630:4887:5150))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a721_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (715:823:932)(720:820:924))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a721_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2418:2667:2920)(2509:2740:2972))
          (PORT SR (5215:5615:6021)(5562:5945:6340))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a723_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1009:1158:1310)(1019:1155:1295))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a723_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2593:2842:3095)(2684:2913:3147))
          (PORT SR (5041:5407:5779)(5300:5636:5980))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a725_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1412:1596:1784)(1441:1620:1804))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a725_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2287:2503:2720)(2371:2579:2790))
          (PORT SR (4683:5031:5387)(4941:5253:5573))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1427:1632:1841)(1458:1650:1844))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a727_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2470:2709:2950)(2573:2807:3045))
          (PORT SR (4506:4830:5161)(4744:5028:5320))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a729_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1714:1935:2160)(1757:1959:2167))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a729_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2234:2451:2671)(2342:2545:2753))
          (PORT SR (4397:4718:5046)(4660:4953:5251))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a731_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (736:843:953)(740:837:935))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a731_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2258:2470:2687)(2361:2566:2775))
          (PORT SR (3876:4159:4451)(4090:4339:4594))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x80y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1568:1757:1950)(1631:1807:1987))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a733_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2253:2472:2695)(2345:2550:2759))
          (PORT SR (3733:3987:4246)(3913:4135:4359))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1226:1394:1565)(1246:1398:1554))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a735_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2589:2850:3115)(2705:2960:3220))
          (PORT SR (4018:4292:4571)(4234:4472:4714))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a737_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (546:617:690)(536:593:650))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a737_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2962:3252:3545)(3118:3397:3677))
          (PORT SR (4237:4551:4872)(4479:4770:5069))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (776:876:979)(792:886:982))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a739_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2054:2254:2456)(2137:2316:2497))
          (PORT SR (4447:4786:5133)(4704:5023:5351))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a741_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1338:1514:1690)(1418:1587:1759))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a741_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2056:2250:2447)(2160:2346:2534))
          (PORT SR (4889:5261:5641)(5160:5498:5844))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a743_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (953:1071:1190)(997:1111:1225))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a743_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2608:2843:3085)(2711:2938:3173))
          (PORT SR (4332:4652:4977)(4598:4887:5183))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a745_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2272:2587:2909)(2420:2709:3006))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a745_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2808:3075:3346)(2924:3169:3415))
          (PORT SR (4891:5253:5622)(5161:5500:5850))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (871:981:1095)(865:961:1058))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a747_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2808:3075:3346)(2924:3169:3415))
          (PORT SR (4891:5253:5622)(5161:5500:5850))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a749_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1628:1820:2016)(1679:1864:2054))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a749_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2785:3041:3304)(2906:3143:3389))
          (PORT SR (5255:5663:6080)(5567:5959:6363))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x94y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a751_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (532:624:717)(500:574:650))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a751_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2748:3011:3282)(2855:3101:3353))
          (PORT SR (4816:5187:5564)(5104:5438:5783))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x92y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a753_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1070:1203:1338)(1071:1195:1322))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a753_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2606:2834:3068)(2735:2951:3174))
          (PORT SR (4645:4985:5330)(4904:5202:5509))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a755_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1357:1539:1724)(1358:1525:1694))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a755_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2887:3149:3415)(3019:3260:3508))
          (PORT SR (5072:5469:5872)(5340:5705:6079))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x92y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a757_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (891:1011:1134)(931:1043:1157))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a757_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2949:3229:3514)(3091:3362:3635))
          (PORT SR (4849:5205:5566)(5120:5428:5747))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a759_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (950:1086:1224)(981:1108:1236))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a759_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2637:2870:3107)(2756:2978:3206))
          (PORT SR (4870:5229:5593)(5139:5450:5771))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a761_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (941:1049:1159)(948:1045:1144))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a761_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2637:2869:3104)(2746:2968:3192))
          (PORT SR (5256:5676:6103)(5549:5941:6342))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1081:1234:1391)(1116:1254:1395))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a763_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2797:3051:3312)(2920:3158:3402))
          (PORT SR (4626:4978:5336)(4865:5167:5478))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1135:1301:1469)(1146:1293:1444))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a765_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2949:3229:3514)(3091:3362:3635))
          (PORT SR (4849:5205:5566)(5120:5428:5747))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (853:973:1095)(857:967:1079))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a767_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2682:2918:3157)(2793:3022:3255))
          (PORT SR (3889:4184:4486)(4125:4409:4700))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a769_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (870:997:1127)(900:1017:1136))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a769_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2819:3057:3299)(2942:3167:3396))
          (PORT SR (4145:4470:4803)(4371:4673:4984))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1247:1397:1549)(1256:1392:1532))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a771_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2967:3227:3492)(3089:3330:3577))
          (PORT SR (4413:4763:5123)(4663:4996:5335))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x79y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a773_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1391:1553:1717)(1474:1629:1787))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a773_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2265:2443:2624)(2355:2519:2687))
          (PORT SR (4311:4653:5002)(4542:4852:5170))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x80y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a775_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1724:1913:2108)(1844:2030:2219))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a775_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2448:2649:2854)(2562:2753:2948))
          (PORT SR (4127:4444:4768)(4344:4627:4918))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x80y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a777_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1677:1855:2037)(1772:1939:2109))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a777_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2621:2857:3097)(2735:2954:3177))
          (PORT SR (4296:4637:4986)(4528:4840:5160))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x80y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1496:1682:1871)(1555:1724:1897))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a779_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2621:2857:3097)(2735:2954:3177))
          (PORT SR (4296:4637:4986)(4528:4840:5160))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x80y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a780_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1284:1456:1631)(1356:1527:1701))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a780_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (3081:3337:3599)(3201:3446:3696))
          (PORT SR (3830:4116:4406)(4007:4258:4515))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a780_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1084:1232:1382)(1135:1277:1422))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a780_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (3081:3337:3599)(3201:3446:3696))
          (PORT SR (3830:4116:4406)(4007:4258:4515))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x77y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a782_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (781:897:1016)(791:905:1023))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a782_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2406:2606:2812)(2531:2724:2920))
          (PORT SR (4193:4546:4910)(4452:4795:5145))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x82y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1278:1428:1581)(1330:1475:1625))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a784_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2493:2697:2905)(2622:2817:3017))
          (PORT SR (3921:4239:4562)(4110:4393:4682))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x79y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a788_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2255:2401:2551)(2332:2467:2604))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a788_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2561:2767:2979)(2678:2875:3078))
          (PORT SR (4017:4328:4644)(4211:4489:4774))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x79y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a789_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (383:439:496)(371:418:465))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a789_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1526:1642:1762)(1580:1684:1792))
          (PORT SR (4240:4534:4831)(4461:4720:4984))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
          (IOPATH SR OUT (401:406:411)(436:448:460))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x80y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a791_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1150:1240:1331)(1191:1271:1352))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a791_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1874:1983:2097)(1939:2032:2129))
          (PORT SR (3279:3516:3756)(3438:3643:3851))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x88y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a857_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (391:458:526)(388:443:499))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a857_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1776:1913:2052)(1807:1927:2050))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a857_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3474:3843:4219)(3677:3999:4330))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a857_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1776:1913:2052)(1807:1927:2050))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4a////    Pos: x79y51
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1466:1651:1838)(1522:1706:1894))
          (PORT IN4 (1629:1803:1978)(1698:1850:2007))
          (PORT IN5 (780:883:989)(799:896:997))
          (PORT IN8 (1267:1427:1591)(1289:1444:1605))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x79y50
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a870_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (551:636:721)(544:616:690))
          (PORT IN3 (1777:1980:2187)(1863:2051:2243))
          (PORT IN5 (1748:1966:2192)(1831:2050:2272))
          (PORT IN8 (1237:1395:1555)(1257:1409:1564))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x80y49
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (364:422:481)(342:387:433))
          (PORT IN4 (1859:2047:2240)(1962:2136:2314))
          (PORT IN5 (568:654:741)(556:628:702))
          (PORT IN8 (925:1042:1162)(959:1068:1182))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x78y48
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a872_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (565:648:734)(586:666:746))
          (PORT IN3 (2025:2246:2470)(2119:2323:2533))
          (PORT IN5 (925:1057:1192)(951:1075:1203))
          (PORT IN8 (766:866:966)(781:871:962))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x80y54
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a873_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1123:1247:1375)(1119:1228:1341))
          (PORT IN4 (744:848:953)(773:870:969))
          (PORT IN5 (978:1085:1195)(974:1069:1166))
          (PORT IN6 (568:654:740)(562:633:706))
          (PORT IN7 (1054:1197:1345)(1065:1194:1326))
          (PORT IN8 (913:1048:1185)(940:1069:1203))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x79y47
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a874_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (938:1047:1159)(948:1054:1165))
          (PORT IN4 (1574:1753:1933)(1649:1804:1964))
          (PORT IN5 (610:695:782)(609:690:772))
          (PORT IN8 (395:451:507)(369:412:456))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x79y46
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a875_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1047:1196:1348)(1079:1213:1349))
          (PORT IN3 (1756:1953:2153)(1846:2028:2214))
          (PORT IN5 (394:449:506)(380:428:477))
          (PORT IN8 (879:996:1115)(883:988:1097))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x80y45
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a876_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (382:442:502)(357:401:447))
          (PORT IN4 (1837:2028:2221)(1938:2116:2298))
          (PORT IN5 (416:475:535)(410:461:514))
          (PORT IN8 (871:987:1105)(881:988:1098))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x78y44
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a877_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (574:660:746)(584:665:747))
          (PORT IN3 (1888:2089:2295)(1964:2152:2347))
          (PORT IN5 (1450:1601:1757)(1468:1607:1750))
          (PORT IN8 (1083:1238:1395)(1135:1282:1432))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x79y54
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a878_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (755:856:959)(751:838:929))
          (PORT IN4 (726:824:924)(744:834:926))
          (PORT IN5 (711:827:944)(699:796:895))
          (PORT IN6 (1080:1235:1393)(1070:1204:1340))
          (PORT IN7 (710:835:963)(689:788:890))
          (PORT IN8 (889:990:1092)(926:1023:1122))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // FPGA_RAM    Pos: x65y33
  (CELL (CELLTYPE "FPGA_RAM")
// internal delay pathes
    (INSTANCE _a879)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKB[0] DOA[15] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[14] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[13] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[12] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[11] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[10] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[9] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[8] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[7] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[6] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[5] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[4] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[3] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[2] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[1] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLKB[0] DOA[0] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[15] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[14] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[13] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[12] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[11] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[10] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[9] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[8] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[7] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[6] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[5] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[4] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[3] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[2] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[1] (2277:2628:2980)(2251:2635:3020))
          (IOPATH CLOCK2 DOA[0] (2277:2628:2980)(2251:2635:3020))
    ))
        (TIMINGCHECK
          (SETUPHOLD (negedge ADDRA0[15]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (negedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (posedge CLKB[0]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (negedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (posedge CLOCK2) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (WIDTH (negedge CLKB[0]) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLKB[0]) (485:485:485)) // merged_entry: 14
          (WIDTH (negedge CLOCK2) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLOCK2) (485:485:485)) // merged_entry: 14
        ))
 // IBF    Pos: x0y99
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a880)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x73y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a881)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a882)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x75y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a883)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x77y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a884)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x115y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a885)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x113y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a886)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x111y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a887)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x109y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a888)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x107y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a889)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x105y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a890)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x103y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a891)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x101y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a892)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x81y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a893)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // IBF    Pos: x0y49
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a894)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // CC_PLL    Pos: x33y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a895)
    )
 // C_///AND/D    Pos: x79y45
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a896_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2194:2379:2567)(2292:2464:2640))
          (PORT SR (3967:4275:4591)(4188:4472:4762))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
          (IOPATH SR OUT (389:394:399)(427:438:450))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x1y127
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a897_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4120:4401:4686)(4354:4593:4842))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a897_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_OR////    Pos: x81y35
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a899_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1605:1811:2024)(1658:1849:2042))
          (PORT IN7 (600:680:763)(577:644:712))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x82y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a900_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1160:1293:1429)(1195:1325:1458))
          (PORT IN6 (920:1027:1136)(946:1044:1144))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_Route1////    Pos: x93y38
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a901_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:624:678))  // in 13 out 1
    )))
 // C_OR///OR/    Pos: x82y36
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a902_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1429:1610:1798)(1469:1633:1799))
          (PORT IN7 (575:659:743)(563:635:709))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a902_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (766:861:959)(767:854:942))
          (PORT IN3 (1098:1239:1382)(1101:1227:1355))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x81y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a903_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1649:1821:1997)(1738:1899:2063))
          (PORT IN3 (714:821:932)(721:824:927))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x1y126
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a904_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3937:4240:4550)(4124:4389:4659))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a904_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x91y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a905_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1052:1171:1294)(1102:1219:1336))
          (PORT IN3 (1848:2075:2308)(1867:2064:2270))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a906)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (1619:1623:1627)(1515:1521:1528))
    )))
 // C_///AND/    Pos: x60y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a910_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1879:2062:2247)(1972:2141:2314))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a910_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x60y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a911_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2500:2750:3004)(2628:2866:3110))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a911_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_Route1////    Pos: x84y31
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a912_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:624:678))  // in 13 out 1
    )))
 // C_OR///OR/    Pos: x83y37
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a913_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1619:1825:2039)(1680:1873:2068))
          (PORT IN7 (429:492:556)(416:471:528))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a913_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (934:1053:1174)(933:1045:1160))
          (PORT IN3 (1286:1451:1619)(1309:1462:1618))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x82y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a914_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2065:2318:2574)(2129:2367:2611))
          (PORT IN4 (905:1024:1143)(950:1068:1188))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x60y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a915_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1779:1948:2121)(1887:2049:2212))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a915_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x83y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a916_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1611:1788:1967)(1656:1813:1971))
          (PORT IN8 (1110:1245:1385)(1107:1225:1346))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x60y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a917_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2529:2811:3096)(2656:2929:3206))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a917_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x60y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2090:2305:2523)(2214:2423:2635))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a918_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x94y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a919_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1580:1750:1926)(1625:1785:1947))
          (PORT IN7 (1680:1882:2086)(1710:1898:2093))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x82y38
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a920_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (583:659:737)(562:627:693))
          (PORT IN7 (1295:1461:1630)(1312:1461:1612))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a920_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1552:1741:1932)(1590:1761:1934))
          (PORT IN3 (1492:1673:1858)(1526:1703:1885))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x81y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a921_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1437:1630:1827)(1471:1635:1803))
          (PORT IN7 (1461:1655:1852)(1497:1686:1879))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x60y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a922_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2447:2710:2977)(2590:2861:3137))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a922_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x60y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a923_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2029:2246:2468)(2150:2362:2575))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a923_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x81y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a924_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1633:1850:2071)(1689:1881:2078))
          (PORT IN3 (1080:1227:1378)(1061:1185:1313))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x81y44
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1390:1576:1767)(1388:1544:1704))
          (PORT IN6 (1525:1726:1932)(1532:1716:1906))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a925_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1349:1539:1734)(1345:1502:1664))
          (PORT IN4 (1696:1896:2098)(1755:1940:2129))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x94y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a926_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1619:1791:1967)(1682:1847:2015))
          (PORT IN3 (1411:1575:1743)(1412:1562:1714))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x81y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a927_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2364:2644:2928)(2518:2777:3045))
          (PORT IN8 (1360:1535:1714)(1397:1552:1710))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a927_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1936:2147:2361)(1999:2190:2386))
          (PORT IN2 (1171:1333:1499)(1138:1270:1406))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x60y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a929_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2482:2754:3032)(2590:2853:3120))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a929_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_OR///OR/    Pos: x91y39
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a930_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1290:1437:1588)(1350:1495:1642))
          (PORT IN7 (536:621:708)(508:579:650))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a930_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1455:1645:1838)(1542:1729:1922))
          (PORT IN3 (1955:2169:2387)(2019:2229:2445))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x94y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a931_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1738:1930:2127)(1811:2002:2195))
          (PORT IN8 (1774:1992:2213)(1874:2090:2311))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x83y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a933_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1648:1854:2062)(1685:1863:2046))
          (PORT IN4 (771:871:973)(800:894:991))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x81y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a936_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1468:1619:1774)(1485:1617:1754))
          (PORT IN6 (903:1027:1153)(928:1044:1162))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x81y38
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a938_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1932:2150:2372)(2058:2265:2473))
          (PORT IN7 (734:842:951)(744:838:934))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a938_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1703:1913:2127)(1754:1949:2147))
          (PORT IN3 (783:884:987)(775:866:959))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x96y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a939_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1015:1175:1336)(1049:1200:1353))
          (PORT IN3 (1867:2098:2336)(1962:2175:2391))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x82y39
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a941_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2098:2338:2582)(2245:2478:2712))
          (PORT IN7 (842:954:1069)(834:929:1026))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a941_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1532:1718:1908)(1572:1740:1911))
          (PORT IN4 (601:679:758)(585:649:715))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x83y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a942_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1851:2061:2273)(1926:2127:2331))
          (PORT IN7 (543:627:712)(514:583:654))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x81y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a944_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2123:2359:2598)(2209:2427:2651))
          (PORT IN2 (1567:1794:2025)(1580:1782:1989))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x90y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2459:2774:3096)(2560:2841:3129))
          (PORT IN8 (383:441:501)(355:402:450))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a945_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1590:1760:1930)(1633:1790:1949))
          (PORT IN2 (538:621:705)(520:592:665))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x92y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a949_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1109:1258:1410)(1155:1306:1461))
          (PORT IN8 (1206:1350:1495)(1253:1386:1522))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x80y40
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a950_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1740:1996:2258)(1756:1974:2196))
          (PORT IN7 (1287:1457:1632)(1307:1466:1629))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a950_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1810:2050:2296)(1883:2102:2325))
          (PORT IN4 (955:1076:1201)(1010:1127:1246))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x81y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a951_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1372:1580:1792)(1385:1570:1759))
          (PORT IN2 (1389:1564:1741)(1439:1608:1782))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x79y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a954_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1737:1933:2132)(1832:2018:2208))
          (PORT IN3 (553:648:746)(519:595:673))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x82y41
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a955_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1653:1829:2011)(1672:1825:1982))
          (PORT IN7 (1118:1255:1395)(1131:1261:1394))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a955_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (582:671:761)(566:638:711))
          (PORT IN3 (764:871:979)(777:872:969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x91y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a956_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1854:2045:2240)(1933:2119:2307))
          (PORT IN7 (1864:2116:2374)(1955:2187:2424))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_////RAM_I2    Pos: x64y40
 // C_/RAM_I1///    Pos: x64y40
 // C_///AND/    Pos: x92y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a959_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1845:2035:2229)(1921:2105:2292))
          (PORT IN3 (1016:1152:1292)(1012:1130:1252))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x81y42
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a960_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2025:2207:2395)(2100:2268:2440))
          (PORT IN8 (559:649:741)(532:601:672))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a960_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2207:2450:2695)(2301:2524:2751))
          (PORT IN2 (1431:1601:1777)(1475:1635:1801))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x78y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a961_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1754:1963:2177)(1858:2064:2275))
          (PORT IN7 (1931:2147:2368)(2007:2217:2434))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_////RAM_I2    Pos: x64y39
 // C_OR///OR/    Pos: x81y43
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a963_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1753:2009:2271)(1800:2043:2290))
          (PORT IN6 (900:1030:1163)(921:1039:1161))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a963_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1365:1553:1746)(1359:1516:1678))
          (PORT IN4 (717:822:929)(711:800:891))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x92y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a964_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (934:1061:1190)(958:1081:1207))
          (PORT IN4 (1713:1948:2186)(1795:2033:2275))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_/RAM_I1///    Pos: x64y39
 // C_AND////    Pos: x90y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1537:1742:1953)(1606:1801:1999))
          (PORT IN8 (1270:1421:1579)(1298:1448:1603))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_////RAM_I2    Pos: x64y38
 // C_OR///OR/    Pos: x82y44
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1448:1609:1771)(1471:1610:1750))
          (PORT IN8 (1763:1971:2185)(1811:2014:2223))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a968_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1548:1760:1978)(1565:1749:1938))
          (PORT IN3 (976:1103:1235)(994:1116:1241))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x91y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a969_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1277:1449:1625)(1337:1513:1694))
          (PORT IN8 (1466:1631:1802)(1507:1668:1831))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_/RAM_I1///    Pos: x64y38
 // C_AND////    Pos: x81y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a971_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1949:2159:2374)(2040:2248:2461))
          (PORT IN6 (1193:1344:1497)(1221:1362:1507))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_////RAM_I2    Pos: x64y37
 // C_OR///OR/    Pos: x80y44
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a973_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1912:2179:2454)(1956:2203:2454))
          (PORT IN7 (630:706:785)(628:696:765))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a973_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (715:824:935)(703:796:890))
          (PORT IN3 (1034:1187:1344)(1044:1187:1332))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x79y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a974_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1574:1745:1919)(1661:1822:1986))
          (PORT IN3 (747:859:974)(744:850:957))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_/RAM_I1///    Pos: x64y37
 // C_AND////    Pos: x94y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a976_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1986:2190:2396)(2039:2237:2439))
          (PORT IN7 (1140:1278:1420)(1171:1299:1430))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_////RAM_I2    Pos: x64y36
 // C_/RAM_I1///    Pos: x64y36
 // C_///AND/    Pos: x78y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a979_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1742:1936:2135)(1837:2028:2222))
          (PORT IN3 (1767:1957:2150)(1803:1988:2176))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x82y45
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a980_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1786:2000:2220)(1831:2031:2237))
          (PORT IN8 (773:877:982)(789:887:986))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a980_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1562:1751:1943)(1573:1731:1892))
          (PORT IN2 (1547:1744:1942)(1556:1743:1936))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x92y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a981_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1994:2251:2513)(2096:2335:2580))
          (PORT IN7 (753:850:948)(762:849:938))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x92y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a982_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1029:1189:1353)(1049:1196:1344))
          (PORT IN8 (1212:1350:1490)(1273:1403:1535))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a982_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (718:829:940)(722:823:925))
          (PORT IN4 (1405:1566:1730)(1415:1563:1715))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_////RAM_I2    Pos: x64y35
 // C_///OR/    Pos: x85y34
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a984_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1583:1775:1969)(1626:1802:1981))
          (PORT IN4 (1146:1267:1391)(1152:1255:1361))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x83y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a985_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1826:2021:2217)(1929:2113:2300))
          (PORT IN2 (1723:1925:2134)(1803:2006:2212))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_/RAM_I1///    Pos: x64y35
 // C_OR///OR/    Pos: x82y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a987_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1427:1579:1733)(1469:1605:1742))
          (PORT IN8 (1453:1622:1794)(1504:1663:1824))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a987_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1460:1646:1838)(1436:1590:1748))
          (PORT IN3 (706:816:929)(697:794:892))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x94y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a988_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2386:2645:2908)(2524:2788:3056))
          (PORT IN8 (1216:1375:1538)(1228:1369:1515))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_////RAM_I2    Pos: x64y34
 // C_///AND/    Pos: x80y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a990_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1113:1257:1402)(1160:1297:1438))
          (PORT IN2 (1226:1379:1535)(1251:1396:1545))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_/RAM_I1///    Pos: x64y34
 // C_////RAM_I2    Pos: x64y33
 // C_/RAM_I1///    Pos: x64y33
 // C_OR///OR/    Pos: x82y46
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a995_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1549:1764:1985)(1565:1756:1949))
          (PORT IN8 (1236:1414:1596)(1253:1417:1583))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a995_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1757:1974:2197)(1867:2069:2278))
          (PORT IN3 (1335:1490:1648)(1365:1515:1668))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x91y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (939:1061:1187)(960:1085:1214))
          (PORT IN6 (1450:1626:1804)(1465:1621:1781))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x91y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a998_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1100:1250:1403)(1140:1289:1442))
          (PORT IN3 (868:979:1093)(850:943:1038))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x80y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1919:2136:2359)(1982:2188:2401))
          (PORT IN8 (1478:1650:1827)(1540:1710:1883))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1000_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1347:1509:1676)(1357:1487:1620))
          (PORT IN2 (1334:1471:1611)(1370:1500:1634))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x80y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1001_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1367:1521:1677)(1403:1540:1680))
          (PORT IN8 (1546:1741:1938)(1610:1793:1978))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x94y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1003_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1555:1724:1898)(1607:1770:1935))
          (PORT IN4 (923:1039:1157)(935:1041:1149))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x91y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (591:665:739)(590:652:717))
          (PORT IN6 (1708:1917:2130)(1785:1986:2190))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x82y51
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1063:1187:1313)(1114:1231:1349))
          (PORT IN7 (1279:1434:1592)(1310:1461:1615))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1010_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (721:819:919)(703:783:864))
          (PORT IN3 (1065:1199:1336)(1048:1163:1281))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x94y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1011_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (723:833:944)(731:831:933))
          (PORT IN3 (962:1087:1213)(988:1107:1228))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x78y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1256:1421:1588)(1341:1505:1672))
          (PORT IN7 (1575:1786:2002)(1661:1863:2067))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x78y45
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1015_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1889:2104:2326)(1943:2149:2360))
          (PORT IN8 (1177:1331:1488)(1227:1364:1504))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1015_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1553:1734:1921)(1637:1814:1995))
          (PORT IN2 (1202:1359:1519)(1234:1385:1538))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x91y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1016_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (851:962:1076)(844:943:1042))
          (PORT IN3 (938:1043:1151)(940:1040:1142))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x78y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1019_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1621:1845:2073)(1716:1933:2155))
          (PORT IN4 (1962:2188:2420)(2061:2287:2518))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x81y53
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1028:1172:1319)(1005:1125:1248))
          (PORT IN6 (1024:1160:1297)(1003:1115:1230))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1020_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1028:1186:1346)(1045:1184:1324))
          (PORT IN4 (1571:1745:1924)(1612:1778:1947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1021_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (990:1119:1250)(1016:1142:1271))
          (PORT IN8 (539:628:719)(508:580:654))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x77y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1266:1444:1626)(1321:1485:1653))
          (PORT IN8 (1218:1391:1567)(1187:1325:1465))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x82y53
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1393:1555:1722)(1405:1554:1704))
          (PORT IN7 (738:813:890)(755:821:887))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1025_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1018:1174:1333)(1034:1172:1311))
          (PORT IN3 (1455:1644:1840)(1506:1681:1862))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x94y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1026_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1926:2186:2449)(1996:2247:2508))
          (PORT IN8 (1859:2095:2338)(1941:2164:2394))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x91y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1029_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1526:1700:1880)(1562:1721:1884))
          (PORT IN2 (1374:1561:1749)(1411:1581:1756))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x82y50
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1418:1586:1758)(1456:1607:1761))
          (PORT IN7 (1522:1686:1854)(1541:1698:1859))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1030_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1163:1338:1515)(1173:1330:1489))
          (PORT IN3 (786:903:1024)(787:891:996))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x92y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1031_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (966:1089:1213)(986:1109:1233))
          (PORT IN7 (1238:1392:1550)(1233:1363:1497))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x80y50
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1558:1731:1910)(1588:1746:1908))
          (PORT IN6 (556:640:726)(525:592:660))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1033_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (920:1043:1168)(914:1022:1132))
          (PORT IN4 (811:910:1010)(833:927:1021))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x81y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1034_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1205:1375:1548)(1257:1410:1565))
          (PORT IN3 (1244:1409:1576)(1258:1402:1552))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x80y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1036_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1627:1814:2007)(1702:1885:2073))
          (PORT IN7 (1427:1600:1780)(1415:1563:1714))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x82y52
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1256:1410:1567)(1331:1478:1626))
          (PORT IN8 (873:990:1108)(843:941:1040))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1038_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (921:1043:1168)(923:1031:1140))
          (PORT IN4 (1070:1227:1386)(1099:1233:1369))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x91y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1039_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (541:617:695)(540:609:680))
          (PORT IN4 (1229:1374:1520)(1227:1350:1476))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x82y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1770:1981:2197)(1862:2072:2289))
          (PORT IN6 (2452:2720:2993)(2547:2788:3036))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x92y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1044_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1130:1280:1433)(1159:1309:1461))
          (PORT IN4 (1509:1672:1839)(1553:1706:1865))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x81y51
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (933:1057:1183)(935:1047:1160))
          (PORT IN7 (1202:1372:1542)(1218:1377:1540))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1045_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1272:1426:1584)(1342:1490:1640))
          (PORT IN4 (1314:1455:1600)(1318:1440:1567))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x90y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1046_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1053:1197:1342)(1030:1140:1253))
          (PORT IN6 (1988:2212:2441)(2080:2297:2517))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x79y53
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1048_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1567:1735:1907)(1634:1799:1968))
          (PORT IN7 (1572:1761:1955)(1586:1766:1947))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1048_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1106:1247:1390)(1147:1272:1400))
          (PORT IN3 (1244:1383:1524)(1280:1408:1539))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x92y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1049_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1389:1594:1804)(1435:1629:1825))
          (PORT IN3 (1153:1308:1464)(1199:1344:1491))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x94y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1051_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2199:2520:2847)(2282:2592:2908))
          (PORT IN7 (954:1074:1196)(995:1113:1233))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x80y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1054_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2018:2262:2510)(2110:2344:2583))
          (PORT IN3 (1479:1656:1837)(1531:1696:1866))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x81y54
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1055_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1591:1778:1970)(1663:1845:2034))
          (PORT IN6 (1779:2013:2252)(1877:2113:2353))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1055_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1176:1321:1468)(1170:1291:1417))
          (PORT IN4 (1653:1846:2046)(1722:1908:2102))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x94y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1056_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (800:905:1012)(804:902:1002))
          (PORT IN3 (1214:1377:1543)(1273:1426:1581))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x81y56
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1510:1691:1878)(1503:1664:1831))
          (PORT IN8 (1014:1147:1282)(987:1097:1209))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x81y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1059_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1250:1394:1540)(1298:1427:1556))
          (PORT IN2 (1693:1877:2066)(1734:1901:2071))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x93y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1925:2180:2438)(2001:2248:2504))
          (PORT IN8 (1494:1665:1840)(1551:1719:1891))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1060_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (876:967:1061)(893:968:1044))
          (PORT IN2 (1229:1370:1515)(1308:1441:1578))
          (PORT IN3 (1377:1542:1711)(1436:1596:1759))
          (PORT IN4 (579:668:759)(566:636:708))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x83y56
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1063_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1629:1817:2010)(1660:1835:2016))
          (PORT IN7 (1089:1218:1349)(1126:1239:1355))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1063_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1537:1728:1923)(1571:1746:1926))
          (PORT IN3 (1107:1239:1375)(1113:1230:1352))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x79y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1641:1838:2038)(1689:1868:2052))
          (PORT IN7 (1141:1287:1435)(1201:1339:1479))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x96y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1066_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1671:1922:2177)(1704:1931:2163))
          (PORT IN3 (901:1040:1180)(907:1027:1149))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x78y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1069_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1082:1210:1339)(1114:1233:1355))
          (PORT IN7 (1755:1954:2159)(1781:1971:2164))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x81y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1070_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1912:2126:2343)(2025:2240:2461))
          (PORT IN8 (1050:1190:1333)(1058:1191:1328))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1070_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1524:1692:1863)(1537:1683:1832))
          (PORT IN2 (924:1039:1158)(964:1078:1194))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x90y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1071_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1360:1529:1704)(1378:1545:1714))
          (PORT IN7 (924:1049:1176)(959:1076:1195))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x82y58
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1073_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1389:1584:1784)(1387:1559:1733))
          (PORT IN6 (1217:1368:1522)(1229:1366:1506))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1073_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1356:1542:1731)(1357:1519:1684))
          (PORT IN4 (1595:1794:1999)(1671:1863:2058))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x92y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1074_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1182:1357:1536)(1207:1368:1531))
          (PORT IN4 (537:626:717)(508:576:645))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x92y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1076_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1344:1508:1676)(1398:1552:1708))
          (PORT IN8 (2133:2380:2632)(2254:2497:2747))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x82y56
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1078_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1438:1613:1791)(1528:1695:1863))
          (PORT IN8 (1120:1261:1407)(1115:1239:1367))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1078_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1535:1714:1894)(1593:1759:1929))
          (PORT IN3 (1165:1307:1451)(1183:1317:1453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x91y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1079_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (918:1040:1165)(960:1077:1194))
          (PORT IN4 (567:650:734)(554:625:696))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x82y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1081_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1311:1477:1646)(1362:1522:1687))
          (PORT IN6 (1179:1316:1456)(1202:1331:1461))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x81y58
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1083_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1568:1759:1954)(1602:1772:1947))
          (PORT IN7 (1068:1225:1383)(1103:1246:1392))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1083_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1620:1792:1967)(1725:1888:2054))
          (PORT IN3 (1085:1239:1396)(1122:1263:1407))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x79y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1084_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (890:1007:1124)(878:978:1081))
          (PORT IN2 (1412:1561:1714)(1438:1567:1700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x94y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1086_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1553:1790:2031)(1593:1807:2028))
          (PORT IN7 (1200:1338:1479)(1239:1372:1508))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x92y57
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1088_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1989:2174:2365)(2056:2228:2406))
          (PORT IN8 (748:848:952)(766:862:959))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1088_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1544:1777:2015)(1597:1814:2034))
          (PORT IN3 (1770:1963:2162)(1860:2050:2243))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x80y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1089_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1800:1989:2180)(1848:2023:2203))
          (PORT IN2 (1653:1856:2065)(1729:1928:2129))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x93y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1091_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1356:1561:1770)(1370:1551:1739))
          (PORT IN3 (772:868:965)(797:886:978))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x91y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1098_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1511:1698:1890)(1580:1760:1943))
          (PORT IN7 (1790:2006:2227)(1835:2045:2262))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1098_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1082:1239:1399)(1121:1267:1416))
          (PORT IN3 (557:639:723)(537:606:678))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///OR/    Pos: x80y56
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1100_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1362:1550:1741)(1357:1519:1684))
          (PORT IN3 (1348:1512:1679)(1375:1534:1697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x80y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1118:1252:1390)(1133:1258:1385))
          (PORT IN6 (1522:1684:1851)(1555:1698:1846))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x83y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2031:2241:2458)(2090:2289:2493))
          (PORT IN8 (911:1046:1185)(928:1049:1174))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1103_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1784:1972:2162)(1842:2015:2193))
          (PORT IN2 (1186:1363:1544)(1207:1368:1531))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x82y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1104_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1496:1691:1891)(1495:1663:1838))
          (PORT IN3 (428:488:549)(411:463:516))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x94y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1751:1993:2240)(1830:2068:2312))
          (PORT IN7 (604:676:749)(601:664:728))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x82y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1109_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1601:1765:1931)(1637:1784:1935))
          (PORT IN2 (1810:2055:2306)(1912:2134:2361))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x82y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1616:1788:1963)(1717:1880:2045))
          (PORT IN8 (916:1055:1196)(919:1045:1174))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1110_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1631:1820:2012)(1693:1867:2044))
          (PORT IN4 (889:1017:1148)(904:1022:1143))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x95y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1585:1794:2005)(1630:1826:2029))
          (PORT IN8 (1793:2016:2243)(1815:2023:2236))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x92y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1114_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (911:1033:1156)(925:1033:1142))
          (PORT IN2 (914:1019:1126)(919:1019:1122))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x80y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1769:1966:2166)(1857:2041:2227))
          (PORT IN8 (1423:1568:1718)(1456:1589:1727))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1115_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1506:1692:1883)(1541:1711:1885))
          (PORT IN3 (1370:1542:1718)(1376:1535:1699))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x91y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (357:410:464)(333:374:416))
          (PORT IN8 (2162:2377:2598)(2236:2441:2652))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x92y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1119_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2052:2316:2586)(2181:2428:2680))
          (PORT IN2 (1548:1729:1914)(1557:1729:1904))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x83y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1798:1993:2192)(1921:2110:2302))
          (PORT IN7 (567:646:728)(560:629:699))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1120_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1446:1610:1776)(1493:1639:1788))
          (PORT IN3 (1101:1245:1391)(1119:1256:1394))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x92y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1401:1547:1698)(1445:1582:1721))
          (PORT IN7 (1068:1227:1388)(1085:1236:1392))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x91y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2134:2395:2664)(2233:2482:2740))
          (PORT IN6 (899:1029:1161)(883:998:1114))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1122_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1086:1245:1405)(1122:1270:1422))
          (PORT IN3 (568:657:746)(551:625:701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///OR/    Pos: x81y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1124_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1332:1524:1719)(1317:1472:1632))
          (PORT IN4 (843:953:1064)(827:915:1005))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x80y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1624:1797:1974)(1714:1878:2044))
          (PORT IN7 (577:666:755)(560:635:712))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x94y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1766:1966:2169)(1877:2075:2279))
          (PORT IN8 (898:1021:1146)(896:1005:1116))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1126_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1382:1531:1683)(1392:1523:1656))
          (PORT IN2 (877:976:1078)(894:983:1074))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x81y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1130_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1137:1277:1422)(1148:1281:1417))
          (PORT IN2 (1352:1515:1681)(1430:1586:1745))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x81y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1413:1564:1719)(1488:1625:1764))
          (PORT IN8 (1263:1435:1611)(1310:1471:1635))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1131_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2033:2260:2489)(2135:2354:2576))
          (PORT IN3 (531:618:707)(501:571:642))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x96y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1860:2089:2322)(1982:2206:2432))
          (PORT IN8 (713:792:873)(716:781:847))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x92y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1848:2025:2208)(1921:2090:2263))
          (PORT IN7 (725:831:939)(719:812:906))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1134_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1524:1712:1903)(1549:1720:1897))
          (PORT IN3 (2023:2236:2454)(2106:2305:2510))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x78y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1135_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2159:2404:2655)(2299:2548:2801))
          (PORT IN3 (1239:1404:1570)(1247:1394:1546))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x92y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1973:2185:2403)(2053:2264:2478))
          (PORT IN7 (1040:1178:1318)(1039:1159:1283))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x82y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1787:1975:2165)(1845:2020:2199))
          (PORT IN6 (1129:1273:1419)(1154:1300:1447))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR///OR/    Pos: x82y62
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1767:1963:2162)(1866:2048:2232))
          (PORT IN7 (950:1069:1192)(982:1096:1212))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1141_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1801:1987:2174)(1838:2001:2168))
          (PORT IN4 (765:875:988)(769:865:965))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x93y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1811:2000:2194)(1876:2062:2250))
          (PORT IN7 (794:893:994)(809:902:996))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x79y63
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1954:2235:2522)(1966:2213:2462))
          (PORT IN6 (1339:1477:1618)(1376:1506:1640))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2078:2292:2507)(2146:2342:2543))
          (PORT IN4 (958:1075:1195)(986:1088:1193))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x92y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1198:1370:1545)(1216:1372:1533))
          (PORT IN4 (1243:1409:1578)(1231:1371:1515))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x81y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1579:1751:1925)(1658:1813:1969))
          (PORT IN8 (575:657:739)(553:621:690))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x92y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1150_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1215:1337:1463)(1237:1345:1455))
          (PORT IN4 (1081:1232:1385)(1122:1262:1405))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x84y65
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1698:1877:2057)(1783:1950:2120))
          (PORT IN7 (709:803:899)(722:809:898))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1667:1855:2045)(1780:1964:2154))
          (PORT IN4 (553:641:732)(532:604:677))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x93y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1748:1973:2203)(1805:2002:2207))
          (PORT IN7 (1642:1835:2031)(1741:1930:2120))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1152_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1207:1372:1541)(1248:1412:1581))
          (PORT IN2 (1686:1874:2065)(1738:1917:2100))
          (PORT IN3 (1426:1570:1717)(1476:1598:1726))
          (PORT IN4 (1227:1374:1523)(1282:1408:1538))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1401:1565:1733)(1478:1636:1795))
          (PORT IN7 (1741:1957:2175)(1761:1958:2162))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x83y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1880:2083:2288)(1982:2176:2373))
          (PORT IN8 (561:645:730)(547:617:689))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1845:2057:2271)(1975:2186:2403))
          (PORT IN3 (586:659:733)(576:638:701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x91y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1158_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (926:1062:1199)(942:1062:1185))
          (PORT IN2 (1450:1617:1790)(1489:1655:1824))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x82y65
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1732:1982:2239)(1739:1954:2173))
          (PORT IN6 (1185:1316:1451)(1213:1341:1472))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1160_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1641:1840:2041)(1687:1856:2028))
          (PORT IN4 (827:928:1030)(848:942:1037))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1622:1787:1956)(1670:1828:1989))
          (PORT IN8 (1123:1259:1398)(1140:1268:1402))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x78y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1163_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2297:2563:2835)(2435:2699:2967))
          (PORT IN4 (1209:1375:1544)(1235:1399:1567))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x81y64
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1587:1761:1940)(1662:1818:1974))
          (PORT IN8 (846:970:1097)(861:979:1099))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1165_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1819:2043:2270)(1877:2073:2272))
          (PORT IN3 (947:1077:1209)(952:1072:1194))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x93y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1166_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1428:1569:1714)(1459:1588:1719))
          (PORT IN4 (1212:1366:1525)(1227:1373:1522))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x89y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1402:1572:1745)(1401:1560:1722))
          (PORT IN6 (1088:1222:1362)(1086:1211:1340))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x95y31
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1175_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (902:1027:1156)(899:1016:1135))
          (PORT IN3 (375:431:488)(347:393:440))
          (PORT IN4 (1112:1250:1392)(1165:1295:1427))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x90y35
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (584:673:763)(600:686:773))
          (PORT IN7 (1482:1685:1890)(1531:1721:1914))
          (PORT IN8 (1218:1387:1559)(1246:1411:1578))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x88y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1198_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (909:1045:1184)(926:1054:1184))
          (PORT IN4 (378:435:493)(354:396:440))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x94y55
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1423:1587:1752)(1459:1614:1773))
          (PORT IN5 (1341:1488:1637)(1420:1550:1684))
          (PORT IN7 (1358:1540:1724)(1400:1566:1734))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x94y51
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1389:1578:1771)(1454:1645:1842))
          (PORT IN2 (559:639:720)(545:613:682))
          (PORT IN3 (591:667:744)(602:669:738))
          (PORT IN4 (1489:1662:1838)(1565:1731:1902))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x93y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1203_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (749:852:956)(757:849:945))
          (PORT IN2 (1721:1903:2088)(1800:1978:2159))
          (PORT IN3 (377:435:494)(360:404:448))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x73y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1204_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2444:2641:2845)(2602:2788:2977))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1204_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x75y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1205_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (782:861:943)(802:879:957))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1205_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x77y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1206_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2443:2671:2902)(2554:2762:2975))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1206_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x115y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1207_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2390:2609:2833)(2489:2690:2898))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1207_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x113y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1208_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2365:2575:2789)(2483:2681:2883))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1208_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x111y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1209_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2297:2505:2719)(2398:2591:2787))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1209_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x109y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1210_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2412:2640:2872)(2534:2754:2978))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1210_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x107y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1211_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2322:2566:2819)(2456:2685:2920))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1211_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x105y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1212_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1910:2116:2325)(2015:2205:2397))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1212_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x103y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1213_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1740:1898:2060)(1808:1954:2104))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1213_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x101y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1214_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2027:2249:2476)(2129:2320:2513))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1214_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x81y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1215_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1807:1939:2073)(1905:2024:2146))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1215_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_////Bridge    Pos: x89y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1216_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (402:460:518)(396:446:497))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x94y53
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1217_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1623:1809:1997)(1656:1832:2014))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x96y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1218_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1552:1752:1957)(1640:1828:2021))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x95y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1219_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1471:1635:1802)(1539:1696:1855))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x82y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1220_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2035:2254:2475)(2117:2313:2513))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x89y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1221_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1238:1377:1518)(1254:1370:1491))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x83y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1222_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1746:1959:2175)(1777:1963:2152))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x90y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1223_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1189:1331:1477)(1235:1362:1493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x82y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1224_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1214:1396:1581)(1250:1416:1583))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x89y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1225_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1138:1287:1440)(1172:1311:1453))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x92y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1226_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1778:2003:2230)(1821:2032:2245))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x90y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1227_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1058:1180:1303)(1111:1224:1337))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x92y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1228_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1203:1328:1456)(1214:1325:1436))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x92y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1229_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (741:857:975)(751:856:963))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x80y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1230_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1553:1731:1911)(1611:1776:1944))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x89y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1231_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1511:1696:1886)(1562:1740:1926))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x90y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1232_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1178:1343:1512)(1176:1318:1462))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x83y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1233_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1505:1706:1910)(1522:1700:1882))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x94y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1234_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1428:1609:1794)(1499:1674:1850))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x90y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1235_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1175:1327:1485)(1171:1306:1445))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x83y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1236_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1551:1777:2006)(1597:1804:2018))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x94y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1237_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1421:1617:1815)(1470:1656:1843))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x92y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1238_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1519:1690:1866)(1539:1686:1836))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x94y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1239_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (935:1054:1176)(965:1077:1190))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x94y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1240_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1279:1450:1622)(1329:1493:1662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x90y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1241_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (580:658:737)(571:635:700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x94y31
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1242_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1388:1558:1730)(1401:1555:1714))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x94y29
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1243_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (586:660:735)(585:651:717))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x96y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1244_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1270:1446:1624)(1324:1493:1665))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x92y29
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1245_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1008:1138:1272)(1006:1118:1232))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x91y31
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1246_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (567:649:734)(567:644:723))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x85y31
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1247_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (962:1092:1226)(1002:1123:1247))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x87y31
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1248_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1545:1741:1939)(1592:1779:1970))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x86y29
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1249_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (906:1043:1182)(924:1049:1177))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x86y30
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1250_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1207:1364:1525)(1238:1386:1538))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x95y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1251_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1534:1719:1907)(1622:1794:1971))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x91y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1252_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1292:1434:1579)(1316:1444:1575))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x93y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1253_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1551:1747:1948)(1545:1716:1889))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x83y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1254_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (574:656:740)(561:633:707))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x82y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1255_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1348:1468:1591)(1367:1474:1583))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x78y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1256_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1395:1547:1703)(1425:1560:1699))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x87y30
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1257_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1006:1142:1282)(1002:1125:1250))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x81y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1258_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (772:882:995)(763:859:956))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x83y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1259_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1255:1411:1573)(1286:1436:1590))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x91y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1260_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (574:659:745)(563:635:710))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x91y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1261_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (862:987:1115)(864:981:1099))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x81y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1262_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1715:1909:2106)(1785:1968:2155))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x81y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1263_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (783:887:993)(795:890:988))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x81y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1264_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1474:1638:1806)(1549:1707:1870))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x81y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1265_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1009:1124:1241)(1018:1127:1238))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x91y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1266_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1013:1172:1333)(1025:1168:1313))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x79y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1267_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2083:2302:2526)(2199:2415:2635))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x91y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1268_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1941:2197:2456)(2023:2263:2511))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x95y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1269_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1442:1589:1740)(1489:1626:1768))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x81y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1270_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (580:678:778)(570:648:728))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x77y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1271_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1651:1853:2058)(1702:1871:2042))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x79y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1272_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1566:1735:1907)(1621:1773:1929))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x79y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1273_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1767:1951:2140)(1873:2048:2227))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x77y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1274_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1629:1851:2075)(1681:1873:2067))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x79y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1275_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1711:1908:2108)(1801:1985:2171))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x89y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1276_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1215:1362:1511)(1278:1416:1558))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x77y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1277_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1393:1537:1686)(1450:1582:1719))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x79y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1278_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1788:1971:2157)(1906:2082:2260))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x79y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1279_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1777:1996:2218)(1818:2009:2204))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x89y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1280_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1711:1935:2161)(1776:1984:2200))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x90y53
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1281_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1025:1152:1282)(1022:1130:1242))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x89y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a1282_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (863:999:1137)(855:974:1095))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
)
// 
// 
// Min/Max-Timing
//         1204/10      1  min:  100  max:  100
//         1205/10      1  min:  100  max:  100
//         1206/10      1  min:  100  max:  100
//         1207/10      1  min:  100  max:  100
//         1208/10      1  min:  100  max:  100
//         1209/10      1  min:  100  max:  100
//         1210/10      1  min:  100  max:  100
//         1211/10      1  min:  100  max:  100
//         1212/10      1  min:  100  max:  100
//         1213/10      1  min:  100  max:  100
//         1214/10      1  min:  100  max:  100
//         1215/10      1  min:  100  max:  100
