{
  "module_name": "pfc-r8a73a4.c",
  "hash_id": "43564caa15ae6ba7936a562e7c0b836d417bbcf4719aa66b1b34bdf420d6b21c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a73a4.c",
  "human_readable_source": "\n \n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/pinctrl/pinconf-generic.h>\n\n#include \"sh_pfc.h\"\n\n#define CPU_ALL_PORT(fn, pfx, sfx)\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\tPORT_10(0, fn, pfx, sfx),\t\t\t\t\t\\\n\tPORT_10(10, fn, pfx##1, sfx),\t\t\t\t\t\\\n\tPORT_10(20, fn, pfx##2, sfx),\t\t\t\t\t\\\n\tPORT_1(30, fn, pfx##30, sfx),\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\tPORT_1(32, fn, pfx##32, sfx),\tPORT_1(33, fn, pfx##33, sfx),\t\\\n\tPORT_1(34, fn, pfx##34, sfx),\tPORT_1(35, fn, pfx##35, sfx),\t\\\n\tPORT_1(36, fn, pfx##36, sfx),\tPORT_1(37, fn, pfx##37, sfx),\t\\\n\tPORT_1(38, fn, pfx##38, sfx),\tPORT_1(39, fn, pfx##39, sfx),\t\\\n\tPORT_1(40, fn, pfx##40, sfx),\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\tPORT_1(64, fn, pfx##64, sfx),\tPORT_1(65, fn, pfx##65, sfx),\t\\\n\tPORT_1(66, fn, pfx##66, sfx),\tPORT_1(67, fn, pfx##67, sfx),\t\\\n\tPORT_1(68, fn, pfx##68, sfx),\tPORT_1(69, fn, pfx##69, sfx),\t\\\n\tPORT_10(70, fn, pfx##7, sfx),\t\t\t\t\t\\\n\tPORT_1(80, fn, pfx##80, sfx),\tPORT_1(81, fn, pfx##81, sfx),\t\\\n\tPORT_1(82, fn, pfx##82, sfx),\tPORT_1(83, fn, pfx##83, sfx),\t\\\n\tPORT_1(84, fn, pfx##84, sfx),\tPORT_1(85, fn, pfx##85, sfx),\t\\\n\t \t\t\t\t\t\t\\\n\tPORT_1(96, fn, pfx##96, sfx),\tPORT_1(97, fn, pfx##97, sfx),\t\\\n\tPORT_1(98, fn, pfx##98, sfx),\tPORT_1(99, fn, pfx##99, sfx),\t\\\n\tPORT_10(100, fn, pfx##10, sfx),\t\t\t\t\t\\\n\tPORT_10(110, fn, pfx##11, sfx),\t\t\t\t\t\\\n\tPORT_1(120, fn, pfx##120, sfx),\tPORT_1(121, fn, pfx##121, sfx),\t\\\n\tPORT_1(122, fn, pfx##122, sfx),\tPORT_1(123, fn, pfx##123, sfx),\t\\\n\tPORT_1(124, fn, pfx##124, sfx),\tPORT_1(125, fn, pfx##125, sfx),\t\\\n\tPORT_1(126, fn, pfx##126, sfx),\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\tPORT_1(128, fn, pfx##128, sfx),\tPORT_1(129, fn, pfx##129, sfx),\t\\\n\tPORT_1(130, fn, pfx##130, sfx),\tPORT_1(131, fn, pfx##131, sfx),\t\\\n\tPORT_1(132, fn, pfx##132, sfx),\tPORT_1(133, fn, pfx##133, sfx),\t\\\n\tPORT_1(134, fn, pfx##134, sfx),\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\tPORT_10(160, fn, pfx##16, sfx),\t\t\t\t\t\\\n\tPORT_1(170, fn, pfx##170, sfx),\tPORT_1(171, fn, pfx##171, sfx),\t\\\n\tPORT_1(172, fn, pfx##172, sfx),\tPORT_1(173, fn, pfx##173, sfx),\t\\\n\tPORT_1(174, fn, pfx##174, sfx),\tPORT_1(175, fn, pfx##175, sfx),\t\\\n\tPORT_1(176, fn, pfx##176, sfx),\tPORT_1(177, fn, pfx##177, sfx),\t\\\n\tPORT_1(178, fn, pfx##178, sfx),\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\tPORT_1(192, fn, pfx##192, sfx),\tPORT_1(193, fn, pfx##193, sfx),\t\\\n\tPORT_1(194, fn, pfx##194, sfx),\tPORT_1(195, fn, pfx##195, sfx),\t\\\n\tPORT_1(196, fn, pfx##196, sfx),\tPORT_1(197, fn, pfx##197, sfx),\t\\\n\tPORT_1(198, fn, pfx##198, sfx),\tPORT_1(199, fn, pfx##199, sfx),\t\\\n\tPORT_10(200, fn, pfx##20, sfx),\t\t\t\t\t\\\n\tPORT_10(210, fn, pfx##21, sfx),\t\t\t\t\t\\\n\tPORT_1(220, fn, pfx##220, sfx),\tPORT_1(221, fn, pfx##221, sfx),\t\\\n\tPORT_1(222, fn, pfx##222, sfx),\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\tPORT_1(224, fn, pfx##224, sfx),\tPORT_1(225, fn, pfx##225, sfx),\t\\\n\tPORT_1(226, fn, pfx##226, sfx),\tPORT_1(227, fn, pfx##227, sfx),\t\\\n\tPORT_1(228, fn, pfx##228, sfx),\tPORT_1(229, fn, pfx##229, sfx),\t\\\n\tPORT_10(230, fn, pfx##23, sfx),\t\t\t\t\t\\\n\tPORT_10(240, fn, pfx##24, sfx),\t\t\t\t\t\\\n\tPORT_1(250, fn, pfx##250, sfx),\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\tPORT_1(256, fn, pfx##256, sfx),\tPORT_1(257, fn, pfx##257, sfx),\t\\\n\tPORT_1(258, fn, pfx##258, sfx),\tPORT_1(259, fn, pfx##259, sfx),\t\\\n\tPORT_10(260, fn, pfx##26, sfx),\t\t\t\t\t\\\n\tPORT_10(270, fn, pfx##27, sfx),\t\t\t\t\t\\\n\tPORT_1(280, fn, pfx##280, sfx),\tPORT_1(281, fn, pfx##281, sfx),\t\\\n\tPORT_1(282, fn, pfx##282, sfx),\tPORT_1(283, fn, pfx##283, sfx),\t\\\n\t \t\t\t\t\t\t\\\n\tPORT_1(288, fn, pfx##288, sfx),\tPORT_1(289, fn, pfx##289, sfx),\t\\\n\tPORT_10(290, fn, pfx##29, sfx),\t\t\t\t\t\\\n\tPORT_1(300, fn, pfx##300, sfx),\tPORT_1(301, fn, pfx##301, sfx),\t\\\n\tPORT_1(302, fn, pfx##302, sfx),\tPORT_1(303, fn, pfx##303, sfx),\t\\\n\tPORT_1(304, fn, pfx##304, sfx),\tPORT_1(305, fn, pfx##305, sfx),\t\\\n\tPORT_1(306, fn, pfx##306, sfx),\tPORT_1(307, fn, pfx##307, sfx),\t\\\n\tPORT_1(308, fn, pfx##308, sfx),\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\tPORT_10(320, fn, pfx##32, sfx)\n\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\t \n\tPINMUX_DATA_BEGIN,\n\tPORT_ALL(DATA),\n\tPINMUX_DATA_END,\n\n\t \n\tPINMUX_INPUT_BEGIN,\n\tPORT_ALL(IN),\n\tPINMUX_INPUT_END,\n\n\t \n\tPINMUX_OUTPUT_BEGIN,\n\tPORT_ALL(OUT),\n\tPINMUX_OUTPUT_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tPORT_ALL(FN_IN),  \n\tPORT_ALL(FN_OUT),  \n\tPORT_ALL(FN0),  \n\tPORT_ALL(FN1),  \n\tPORT_ALL(FN2),  \n\tPORT_ALL(FN3),  \n\tPORT_ALL(FN4),  \n\tPORT_ALL(FN5),  \n\tPORT_ALL(FN6),  \n\tPORT_ALL(FN7),  \n\n\tMSEL1CR_31_0, MSEL1CR_31_1,\n\tMSEL1CR_27_0, MSEL1CR_27_1,\n\tMSEL1CR_25_0, MSEL1CR_25_1,\n\tMSEL1CR_24_0, MSEL1CR_24_1,\n\tMSEL1CR_22_0, MSEL1CR_22_1,\n\tMSEL1CR_21_0, MSEL1CR_21_1,\n\tMSEL1CR_20_0, MSEL1CR_20_1,\n\tMSEL1CR_19_0, MSEL1CR_19_1,\n\tMSEL1CR_18_0, MSEL1CR_18_1,\n\tMSEL1CR_17_0, MSEL1CR_17_1,\n\tMSEL1CR_16_0, MSEL1CR_16_1,\n\tMSEL1CR_15_0, MSEL1CR_15_1,\n\tMSEL1CR_14_0, MSEL1CR_14_1,\n\tMSEL1CR_13_0, MSEL1CR_13_1,\n\tMSEL1CR_12_0, MSEL1CR_12_1,\n\tMSEL1CR_11_0, MSEL1CR_11_1,\n\tMSEL1CR_10_0, MSEL1CR_10_1,\n\tMSEL1CR_09_0, MSEL1CR_09_1,\n\tMSEL1CR_08_0, MSEL1CR_08_1,\n\tMSEL1CR_07_0, MSEL1CR_07_1,\n\tMSEL1CR_06_0, MSEL1CR_06_1,\n\tMSEL1CR_05_0, MSEL1CR_05_1,\n\tMSEL1CR_04_0, MSEL1CR_04_1,\n\tMSEL1CR_03_0, MSEL1CR_03_1,\n\tMSEL1CR_02_0, MSEL1CR_02_1,\n\tMSEL1CR_01_0, MSEL1CR_01_1,\n\tMSEL1CR_00_0, MSEL1CR_00_1,\n\n\tMSEL3CR_31_0, MSEL3CR_31_1,\n\tMSEL3CR_28_0, MSEL3CR_28_1,\n\tMSEL3CR_27_0, MSEL3CR_27_1,\n\tMSEL3CR_26_0, MSEL3CR_26_1,\n\tMSEL3CR_23_0, MSEL3CR_23_1,\n\tMSEL3CR_22_0, MSEL3CR_22_1,\n\tMSEL3CR_21_0, MSEL3CR_21_1,\n\tMSEL3CR_20_0, MSEL3CR_20_1,\n\tMSEL3CR_19_0, MSEL3CR_19_1,\n\tMSEL3CR_18_0, MSEL3CR_18_1,\n\tMSEL3CR_17_0, MSEL3CR_17_1,\n\tMSEL3CR_16_0, MSEL3CR_16_1,\n\tMSEL3CR_15_0, MSEL3CR_15_1,\n\tMSEL3CR_12_0, MSEL3CR_12_1,\n\tMSEL3CR_11_0, MSEL3CR_11_1,\n\tMSEL3CR_10_0, MSEL3CR_10_1,\n\tMSEL3CR_09_0, MSEL3CR_09_1,\n\tMSEL3CR_06_0, MSEL3CR_06_1,\n\tMSEL3CR_03_0, MSEL3CR_03_1,\n\tMSEL3CR_01_0, MSEL3CR_01_1,\n\tMSEL3CR_00_0, MSEL3CR_00_1,\n\n\tMSEL4CR_30_0, MSEL4CR_30_1,\n\tMSEL4CR_29_0, MSEL4CR_29_1,\n\tMSEL4CR_28_0, MSEL4CR_28_1,\n\tMSEL4CR_27_0, MSEL4CR_27_1,\n\tMSEL4CR_26_0, MSEL4CR_26_1,\n\tMSEL4CR_25_0, MSEL4CR_25_1,\n\tMSEL4CR_24_0, MSEL4CR_24_1,\n\tMSEL4CR_23_0, MSEL4CR_23_1,\n\tMSEL4CR_22_0, MSEL4CR_22_1,\n\tMSEL4CR_21_0, MSEL4CR_21_1,\n\tMSEL4CR_20_0, MSEL4CR_20_1,\n\tMSEL4CR_19_0, MSEL4CR_19_1,\n\tMSEL4CR_18_0, MSEL4CR_18_1,\n\tMSEL4CR_17_0, MSEL4CR_17_1,\n\tMSEL4CR_16_0, MSEL4CR_16_1,\n\tMSEL4CR_15_0, MSEL4CR_15_1,\n\tMSEL4CR_14_0, MSEL4CR_14_1,\n\tMSEL4CR_13_0, MSEL4CR_13_1,\n\tMSEL4CR_12_0, MSEL4CR_12_1,\n\tMSEL4CR_11_0, MSEL4CR_11_1,\n\tMSEL4CR_10_0, MSEL4CR_10_1,\n\tMSEL4CR_09_0, MSEL4CR_09_1,\n\tMSEL4CR_07_0, MSEL4CR_07_1,\n\tMSEL4CR_04_0, MSEL4CR_04_1,\n\tMSEL4CR_01_0, MSEL4CR_01_1,\n\n\tMSEL5CR_31_0, MSEL5CR_31_1,\n\tMSEL5CR_30_0, MSEL5CR_30_1,\n\tMSEL5CR_29_0, MSEL5CR_29_1,\n\tMSEL5CR_28_0, MSEL5CR_28_1,\n\tMSEL5CR_27_0, MSEL5CR_27_1,\n\tMSEL5CR_26_0, MSEL5CR_26_1,\n\tMSEL5CR_25_0, MSEL5CR_25_1,\n\tMSEL5CR_24_0, MSEL5CR_24_1,\n\tMSEL5CR_23_0, MSEL5CR_23_1,\n\tMSEL5CR_22_0, MSEL5CR_22_1,\n\tMSEL5CR_21_0, MSEL5CR_21_1,\n\tMSEL5CR_20_0, MSEL5CR_20_1,\n\tMSEL5CR_19_0, MSEL5CR_19_1,\n\tMSEL5CR_18_0, MSEL5CR_18_1,\n\tMSEL5CR_17_0, MSEL5CR_17_1,\n\tMSEL5CR_16_0, MSEL5CR_16_1,\n\tMSEL5CR_15_0, MSEL5CR_15_1,\n\tMSEL5CR_14_0, MSEL5CR_14_1,\n\tMSEL5CR_13_0, MSEL5CR_13_1,\n\tMSEL5CR_12_0, MSEL5CR_12_1,\n\tMSEL5CR_11_0, MSEL5CR_11_1,\n\tMSEL5CR_10_0, MSEL5CR_10_1,\n\tMSEL5CR_09_0, MSEL5CR_09_1,\n\tMSEL5CR_08_0, MSEL5CR_08_1,\n\tMSEL5CR_07_0, MSEL5CR_07_1,\n\tMSEL5CR_06_0, MSEL5CR_06_1,\n\n\tMSEL8CR_16_0, MSEL8CR_16_1,\n\tMSEL8CR_01_0, MSEL8CR_01_1,\n\tMSEL8CR_00_0, MSEL8CR_00_1,\n\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\n\n#define F1(a)\ta##_MARK\n#define F2(a)\ta##_MARK\n#define F3(a)\ta##_MARK\n#define F4(a)\ta##_MARK\n#define F5(a)\ta##_MARK\n#define F6(a)\ta##_MARK\n#define F7(a)\ta##_MARK\n#define IRQ(a)\tIRQ##a##_MARK\n\n\tF1(LCDD0), F3(PDM2_CLK_0), F7(DU0_DR0), IRQ(0),  \n\tF1(LCDD1), F3(PDM2_DATA_1), F7(DU0_DR19), IRQ(1),\n\tF1(LCDD2), F3(PDM3_CLK_2), F7(DU0_DR2), IRQ(2),\n\tF1(LCDD3), F3(PDM3_DATA_3), F7(DU0_DR3), IRQ(3),\n\tF1(LCDD4), F3(PDM4_CLK_4), F7(DU0_DR4), IRQ(4),\n\tF1(LCDD5), F3(PDM4_DATA_5), F7(DU0_DR5), IRQ(5),\n\tF1(LCDD6), F3(PDM0_OUTCLK_6), F7(DU0_DR6), IRQ(6),\n\tF1(LCDD7), F3(PDM0_OUTDATA_7), F7(DU0_DR7), IRQ(7),\n\tF1(LCDD8), F3(PDM1_OUTCLK_8), F7(DU0_DG0), IRQ(8),\n\tF1(LCDD9), F3(PDM1_OUTDATA_9), F7(DU0_DG1), IRQ(9),\n\tF1(LCDD10), F3(FSICCK), F7(DU0_DG2), IRQ(10),  \n\tF1(LCDD11), F3(FSICISLD), F7(DU0_DG3), IRQ(11),\n\tF1(LCDD12), F3(FSICOMC), F7(DU0_DG4), IRQ(12),\n\tF1(LCDD13), F3(FSICOLR), F4(FSICILR), F7(DU0_DG5), IRQ(13),\n\tF1(LCDD14), F3(FSICOBT), F4(FSICIBT), F7(DU0_DG6), IRQ(14),\n\tF1(LCDD15), F3(FSICOSLD), F7(DU0_DG7), IRQ(15),\n\tF1(LCDD16), F4(TPU1TO1), F7(DU0_DB0),\n\tF1(LCDD17), F4(SF_IRQ_00), F7(DU0_DB1),\n\tF1(LCDD18), F4(SF_IRQ_01), F7(DU0_DB2),\n\tF1(LCDD19), F3(SCIFB3_RTS_19), F7(DU0_DB3),\n\tF1(LCDD20), F3(SCIFB3_CTS_20), F7(DU0_DB4),  \n\tF1(LCDD21), F3(SCIFB3_TXD_21), F7(DU0_DB5),\n\tF1(LCDD22), F3(SCIFB3_RXD_22), F7(DU0_DB6),\n\tF1(LCDD23), F3(SCIFB3_SCK_23), F7(DU0_DB7),\n\tF1(LCDHSYN), F2(LCDCS), F3(SCIFB1_RTS_24),\n\tF7(DU0_EXHSYNC_N_CSYNC_N_HSYNC_N),\n\tF1(LCDVSYN), F3(SCIFB1_CTS_25), F7(DU0_EXVSYNC_N_VSYNC_N_CSYNC_N),\n\tF1(LCDDCK), F2(LCDWR), F3(SCIFB1_TXD_26), F7(DU0_DOTCLKIN),\n\tF1(LCDDISP), F2(LCDRS), F3(SCIFB1_RXD_27), F7(DU0_DOTCLKOUT),\n\tF1(LCDRD_N), F3(SCIFB1_SCK_28), F7(DU0_DOTCLKOUTB),\n\tF1(LCDLCLK), F4(SF_IRQ_02), F7(DU0_DISP_CSYNC_N_DE),\n\tF1(LCDDON), F4(SF_IRQ_03), F7(DU0_ODDF_N_CLAMP),  \n\n\tF1(SCIFA0_RTS), F5(SIM0_DET), F7(CSCIF0_RTS),  \n\tF1(SCIFA0_CTS), F5(SIM1_DET), F7(CSCIF0_CTS),\n\tF1(SCIFA0_SCK), F5(SIM0_PWRON), F7(CSCIF0_SCK),\n\tF1(SCIFA1_RTS), F7(CSCIF1_RTS),\n\tF1(SCIFA1_CTS), F7(CSCIF1_CTS),\n\tF1(SCIFA1_SCK), F7(CSCIF1_SCK),\n\tF1(SCIFB0_RTS), F3(TPU0TO1), F4(SCIFB3_RTS_38), F7(CHSCIF0_HRTS),\n\tF1(SCIFB0_CTS), F3(TPU0TO2), F4(SCIFB3_CTS_39), F7(CHSCIF0_HCTS),\n\tF1(SCIFB0_SCK), F3(TPU0TO3), F4(SCIFB3_SCK_40),\n\tF7(CHSCIF0_HSCK),  \n\n\tF1(PDM0_DATA),  \n\tF1(PDM1_DATA),\n\tF1(HSI_RX_WAKE), F2(SCIFB2_CTS_66), F3(MSIOF3_SYNC), F5(GenIO4),\n\tIRQ(40),\n\tF1(HSI_RX_READY), F2(SCIFB1_TXD_67), F5(GIO_OUT3_67), F7(CHSCIF1_HTX),\n\tF1(HSI_RX_FLAG), F2(SCIFB2_TXD_68), F3(MSIOF3_TXD), F5(GIO_OUT4_68),\n\tF1(HSI_RX_DATA), F2(SCIFB2_RXD_69), F3(MSIOF3_RXD), F5(GIO_OUT5_69),\n\tF1(HSI_TX_FLAG), F2(SCIFB1_RTS_70), F5(GIO_OUT1_70), F6(HSIC_TSTCLK0),\n\tF7(CHSCIF1_HRTS),  \n\tF1(HSI_TX_DATA), F2(SCIFB1_CTS_71), F5(GIO_OUT2_71), F6(HSIC_TSTCLK1),\n\tF7(CHSCIF1_HCTS),\n\tF1(HSI_TX_WAKE), F2(SCIFB1_RXD_72), F5(GenIO8), F7(CHSCIF1_HRX),\n\tF1(HSI_TX_READY), F2(SCIFB2_RTS_73), F3(MSIOF3_SCK), F5(GIO_OUT0_73),\n\tF1(IRDA_OUT), F1(IRDA_IN), F1(IRDA_FIRSEL), F1(TPU0TO0),\n\tF1(DIGRFEN), F1(GPS_TIMESTAMP), F1(TXP),  \n\tF1(TXP2), F1(COEX_0), F1(COEX_1), IRQ(19), IRQ(18),  \n\n\tF1(KEYIN0),  \n\tF1(KEYIN1), F1(KEYIN2), F1(KEYIN3), F1(KEYIN4),  \n\tF1(KEYIN5), F1(KEYIN6), IRQ(41), F1(KEYIN7), IRQ(42),\n\tF2(KEYOUT0), F2(KEYOUT1), F2(KEYOUT2), F2(KEYOUT3),\n\tF2(KEYOUT4), F2(KEYOUT5), IRQ(43), F2(KEYOUT6), IRQ(44),  \n\tF2(KEYOUT7), F5(RFANAEN), IRQ(45),\n\tF1(KEYIN8), F2(KEYOUT8), F4(SF_IRQ_04), IRQ(46),\n\tF1(KEYIN9), F2(KEYOUT9), F4(SF_IRQ_05), IRQ(47),\n\tF1(KEYIN10), F2(KEYOUT10), F4(SF_IRQ_06), IRQ(48),\n\tF1(KEYIN11), F2(KEYOUT11), F4(SF_IRQ_07), IRQ(49),\n\tF1(SCIFA0_TXD), F7(CSCIF0_TX), F1(SCIFA0_RXD), F7(CSCIF0_RX),\n\tF1(SCIFA1_TXD), F7(CSCIF1_TX), F1(SCIFA1_RXD), F7(CSCIF1_RX),\n\tF3(SF_PORT_1_120), F4(SCIFB3_RXD_120), F7(DU0_CDE),  \n\tF3(SF_PORT_0_121), F4(SCIFB3_TXD_121),\n\tF1(SCIFB0_TXD), F7(CHSCIF0_HTX),\n\tF1(SCIFB0_RXD), F7(CHSCIF0_HRX), F3(ISP_STROBE_124),\n\tF1(STP_ISD_0), F2(PDM4_CLK_125), F3(MSIOF2_TXD), F5(SIM0_VOLTSEL0),\n\tF1(TS_SDEN), F2(MSIOF7_SYNC), F3(STP_ISEN_1),\n\tF1(STP_ISEN_0), F2(PDM1_OUTDATA_128), F3(MSIOF2_SYNC),\n\tF5(SIM1_VOLTSEL1), F1(TS_SPSYNC), F2(MSIOF7_RXD), F3(STP_ISSYNC_1),\n\tF1(STP_ISSYNC_0), F2(PDM4_DATA_130), F3(MSIOF2_RXD),\n\tF5(SIM0_VOLTSEL1),  \n\tF1(STP_OPWM_0), F5(SIM1_PWRON), F1(TS_SCK), F2(MSIOF7_SCK),\n\tF3(STP_ISCLK_1), F1(STP_ISCLK_0), F2(PDM1_OUTCLK_133), F3(MSIOF2_SCK),\n\tF5(SIM1_VOLTSEL0), F1(TS_SDAT), F2(MSIOF7_TXD), F3(STP_ISD_1),\n\tIRQ(20),  \n\tIRQ(21), IRQ(22), IRQ(23),\n\tF1(MMCD0_0), F1(MMCD0_1), F1(MMCD0_2), F1(MMCD0_3),\n\tF1(MMCD0_4), F1(MMCD0_5), F1(MMCD0_6),  \n\tF1(MMCD0_7), F1(MMCCMD0), F1(MMCCLK0), F1(MMCRST),\n\tIRQ(24), IRQ(25), IRQ(26), IRQ(27),\n\tF1(A10), F2(MMCD1_7), IRQ(31),  \n\tF1(A9), F2(MMCD1_6), IRQ(32),\n\tF1(A8), F2(MMCD1_5), IRQ(33),\n\tF1(A7), F2(MMCD1_4), IRQ(34),\n\tF1(A6), F2(MMCD1_3), IRQ(35),\n\tF1(A5), F2(MMCD1_2), IRQ(36),\n\tF1(A4), F2(MMCD1_1), IRQ(37),\n\tF1(A3), F2(MMCD1_0), IRQ(38),\n\tF1(A2), F2(MMCCMD1), IRQ(39),  \n\tF1(A1),\n\tF1(A0), F2(BS),\n\tF1(CKO), F2(MMCCLK1),\n\tF1(CS0_N), F5(SIM0_GPO1),\n\tF1(CS2_N), F5(SIM0_GPO2),\n\tF1(CS4_N), F2(VIO_VD), F5(SIM1_GPO0),\n\tF1(D15), F5(GIO_OUT15),\n\tF1(D14), F5(GIO_OUT14),\n\tF1(D13), F5(GIO_OUT13),\n\tF1(D12), F5(GIO_OUT12),  \n\tF1(D11), F5(WGM_TXP2),\n\tF1(D10), F5(WGM_GPS_TIMEM_ASK_RFCLK),\n\tF1(D9), F2(VIO_D9), F5(GIO_OUT9),\n\tF1(D8), F2(VIO_D8), F5(GIO_OUT8),\n\tF1(D7), F2(VIO_D7), F5(GIO_OUT7),\n\tF1(D6), F2(VIO_D6), F5(GIO_OUT6),\n\tF1(D5), F2(VIO_D5), F5(GIO_OUT5_217),\n\tF1(D4), F2(VIO_D4), F5(GIO_OUT4_218),\n\tF1(D3), F2(VIO_D3), F5(GIO_OUT3_219),\n\tF1(D2), F2(VIO_D2), F5(GIO_OUT2_220),  \n\tF1(D1), F2(VIO_D1), F5(GIO_OUT1_221),\n\tF1(D0), F2(VIO_D0), F5(GIO_OUT0_222),\n\tF1(RDWR_224), F2(VIO_HD), F5(SIM1_GPO2),\n\tF1(RD_N), F1(WAIT_N), F2(VIO_CLK), F5(SIM1_GPO1),\n\tF1(WE0_N), F2(RDWR_227),\n\tF1(WE1_N), F5(SIM0_GPO0),\n\tF1(PWMO), F2(VIO_CKO1_229),\n\tF1(SLIM_CLK), F2(VIO_CKO4_230),  \n\tF1(SLIM_DATA), F2(VIO_CKO5_231), F2(VIO_CKO2_232), F4(SF_PORT_0_232),\n\tF2(VIO_CKO3_233), F4(SF_PORT_1_233),\n\tF1(FSIACK), F2(PDM3_CLK_234), F3(ISP_IRIS1_234),\n\tF1(FSIAISLD), F2(PDM3_DATA_235),\n\tF1(FSIAOMC), F2(PDM0_OUTCLK_236), F3(ISP_IRIS0_236),\n\tF1(FSIAOLR), F2(FSIAILR), F1(FSIAOBT), F2(FSIAIBT),\n\tF1(FSIAOSLD), F2(PDM0_OUTDATA_239),\n\tF1(FSIBISLD),  \n\tF1(FSIBOLR), F2(FSIBILR), F1(FSIBOMC), F3(ISP_SHUTTER1_242),\n\tF1(FSIBOBT), F2(FSIBIBT), F1(FSIBOSLD), F2(FSIASPDIF),\n\tF1(FSIBCK), F3(ISP_SHUTTER0_245),\n\tF1(ISP_IRIS1_246), F1(ISP_IRIS0_247), F1(ISP_SHUTTER1_248),\n\tF1(ISP_SHUTTER0_249), F1(ISP_STROBE_250),  \n\tF1(MSIOF0_SYNC), F1(MSIOF0_RXD), F1(MSIOF0_SCK), F1(MSIOF0_SS2),\n\tF3(VIO_CKO3_259), F1(MSIOF0_TXD),  \n\tF2(SCIFB1_SCK_261), F7(CHSCIF1_HSCK), F2(SCIFB2_SCK_262),\n\tF1(MSIOF1_SS2), F4(MSIOF5_SS2), F1(MSIOF1_TXD), F4(MSIOF5_TXD),\n\tF1(MSIOF1_RXD), F4(MSIOF5_RXD), F1(MSIOF1_SS1), F4(MSIOF5_SS1),\n\tF1(MSIOF0_SS1), F1(MSIOF1_SCK), F4(MSIOF5_SCK),\n\tF1(MSIOF1_SYNC), F4(MSIOF5_SYNC),\n\tF1(MSIOF2_SS1), F3(VIO_CKO5_270),  \n\tF1(MSIOF2_SS2), F3(VIO_CKO2_271), F1(MSIOF3_SS2), F3(VIO_CKO1_272),\n\tF1(MSIOF3_SS1), F3(VIO_CKO4_273), F1(MSIOF4_SS2), F4(TPU1TO0),\n\tF1(IC_DP), F1(SIM0_RST), F1(IC_DM), F1(SIM0_BSICOMP),\n\tF1(SIM0_CLK), F1(SIM0_IO),  \n\tF1(SIM1_IO), F2(PDM2_DATA_281), F1(SIM1_CLK), F2(PDM2_CLK_282),\n\tF1(SIM1_RST), F1(SDHID1_0), F3(STMDATA0_2),\n\tF1(SDHID1_1), F3(STMDATA1_2), IRQ(51),  \n\tF1(SDHID1_2), F3(STMDATA2_2), F1(SDHID1_3), F3(STMDATA3_2),\n\tF1(SDHICLK1), F3(STMCLK_2), F1(SDHICMD1), F3(STMSIDI_2),\n\tF1(SDHID2_0), F2(MSIOF4_TXD), F3(SCIFB2_TXD_295), F4(MSIOF6_TXD),\n\tF1(SDHID2_1), F4(MSIOF6_SS2), IRQ(52),\n\tF1(SDHID2_2), F2(MSIOF4_RXD), F3(SCIFB2_RXD_297), F4(MSIOF6_RXD),\n\tF1(SDHID2_3), F2(MSIOF4_SYNC), F3(SCIFB2_CTS_298), F4(MSIOF6_SYNC),\n\tF1(SDHICLK2), F2(MSIOF4_SCK), F3(SCIFB2_SCK_299), F4(MSIOF6_SCK),\n\tF1(SDHICMD2), F2(MSIOF4_SS1), F3(SCIFB2_RTS_300),\n\tF4(MSIOF6_SS1),  \n\tF1(SDHICD0), IRQ(50), F1(SDHID0_0), F3(STMDATA0_1),\n\tF1(SDHID0_1), F3(STMDATA1_1), F1(SDHID0_2), F3(STMDATA2_1),\n\tF1(SDHID0_3), F3(STMDATA3_1), F1(SDHICMD0), F3(STMSIDI_1),\n\tF1(SDHIWP0), F1(SDHICLK0), F3(STMCLK_1), IRQ(16),  \n\tIRQ(17), IRQ(28), IRQ(29), IRQ(30), IRQ(53), IRQ(54),\n\tIRQ(55), IRQ(56), IRQ(57),\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\t \n\tPINMUX_DATA_ALL(),\n\n\t \n\tPINMUX_DATA(LCDD0_MARK,\t\tPORT0_FN1),\n\tPINMUX_DATA(PDM2_CLK_0_MARK,\tPORT0_FN3),\n\tPINMUX_DATA(DU0_DR0_MARK,\tPORT0_FN7),\n\tPINMUX_DATA(IRQ0_MARK,\t\tPORT0_FN0),\n\n\t \n\tPINMUX_DATA(LCDD1_MARK,\t\tPORT1_FN1),\n\tPINMUX_DATA(PDM2_DATA_1_MARK,\tPORT1_FN3,\tMSEL3CR_12_0),\n\tPINMUX_DATA(DU0_DR19_MARK,\tPORT1_FN7),\n\tPINMUX_DATA(IRQ1_MARK,\t\tPORT1_FN0),\n\n\t \n\tPINMUX_DATA(LCDD2_MARK,\t\tPORT2_FN1),\n\tPINMUX_DATA(PDM3_CLK_2_MARK,\tPORT2_FN3),\n\tPINMUX_DATA(DU0_DR2_MARK,\tPORT2_FN7),\n\tPINMUX_DATA(IRQ2_MARK,\t\tPORT2_FN0),\n\n\t \n\tPINMUX_DATA(LCDD3_MARK,\t\tPORT3_FN1),\n\tPINMUX_DATA(PDM3_DATA_3_MARK,\tPORT3_FN3,\tMSEL3CR_12_0),\n\tPINMUX_DATA(DU0_DR3_MARK,\tPORT3_FN7),\n\tPINMUX_DATA(IRQ3_MARK,\t\tPORT3_FN0),\n\n\t \n\tPINMUX_DATA(LCDD4_MARK,\t\tPORT4_FN1),\n\tPINMUX_DATA(PDM4_CLK_4_MARK,\tPORT4_FN3),\n\tPINMUX_DATA(DU0_DR4_MARK,\tPORT4_FN7),\n\tPINMUX_DATA(IRQ4_MARK,\t\tPORT4_FN0),\n\n\t \n\tPINMUX_DATA(LCDD5_MARK,\t\tPORT5_FN1),\n\tPINMUX_DATA(PDM4_DATA_5_MARK,\tPORT5_FN3,\tMSEL3CR_12_0),\n\tPINMUX_DATA(DU0_DR5_MARK,\tPORT5_FN7),\n\tPINMUX_DATA(IRQ5_MARK,\t\tPORT5_FN0),\n\n\t \n\tPINMUX_DATA(LCDD6_MARK,\t\tPORT6_FN1),\n\tPINMUX_DATA(PDM0_OUTCLK_6_MARK,\tPORT6_FN3),\n\tPINMUX_DATA(DU0_DR6_MARK,\tPORT6_FN7),\n\tPINMUX_DATA(IRQ6_MARK,\t\tPORT6_FN0),\n\n\t \n\tPINMUX_DATA(LCDD7_MARK,\t\t\tPORT7_FN1),\n\tPINMUX_DATA(PDM0_OUTDATA_7_MARK,\tPORT7_FN3),\n\tPINMUX_DATA(DU0_DR7_MARK,\t\tPORT7_FN7),\n\tPINMUX_DATA(IRQ7_MARK,\t\t\tPORT7_FN0),\n\n\t \n\tPINMUX_DATA(LCDD8_MARK,\t\tPORT8_FN1),\n\tPINMUX_DATA(PDM1_OUTCLK_8_MARK,\tPORT8_FN3),\n\tPINMUX_DATA(DU0_DG0_MARK,\tPORT8_FN7),\n\tPINMUX_DATA(IRQ8_MARK,\t\tPORT8_FN0),\n\n\t \n\tPINMUX_DATA(LCDD9_MARK,\t\tPORT9_FN1),\n\tPINMUX_DATA(PDM1_OUTDATA_9_MARK, PORT9_FN3),\n\tPINMUX_DATA(DU0_DG1_MARK,\tPORT9_FN7),\n\tPINMUX_DATA(IRQ9_MARK,\t\tPORT9_FN0),\n\n\t \n\tPINMUX_DATA(LCDD10_MARK,\t\tPORT10_FN1),\n\tPINMUX_DATA(FSICCK_MARK,\t\tPORT10_FN3),\n\tPINMUX_DATA(DU0_DG2_MARK,\t\tPORT10_FN7),\n\tPINMUX_DATA(IRQ10_MARK,\t\t\tPORT10_FN0),\n\n\t \n\tPINMUX_DATA(LCDD11_MARK,\t\tPORT11_FN1),\n\tPINMUX_DATA(FSICISLD_MARK,\t\tPORT11_FN3),\n\tPINMUX_DATA(DU0_DG3_MARK,\t\tPORT11_FN7),\n\tPINMUX_DATA(IRQ11_MARK,\t\t\tPORT11_FN0),\n\n\t \n\tPINMUX_DATA(LCDD12_MARK,\t\tPORT12_FN1),\n\tPINMUX_DATA(FSICOMC_MARK,\t\tPORT12_FN3),\n\tPINMUX_DATA(DU0_DG4_MARK,\t\tPORT12_FN7),\n\tPINMUX_DATA(IRQ12_MARK,\t\t\tPORT12_FN0),\n\n\t \n\tPINMUX_DATA(LCDD13_MARK,\t\tPORT13_FN1),\n\tPINMUX_DATA(FSICOLR_MARK,\t\tPORT13_FN3),\n\tPINMUX_DATA(FSICILR_MARK,\t\tPORT13_FN4),\n\tPINMUX_DATA(DU0_DG5_MARK,\t\tPORT13_FN7),\n\tPINMUX_DATA(IRQ13_MARK,\t\t\tPORT13_FN0),\n\n\t \n\tPINMUX_DATA(LCDD14_MARK,\t\tPORT14_FN1),\n\tPINMUX_DATA(FSICOBT_MARK,\t\tPORT14_FN3),\n\tPINMUX_DATA(FSICIBT_MARK,\t\tPORT14_FN4),\n\tPINMUX_DATA(DU0_DG6_MARK,\t\tPORT14_FN7),\n\tPINMUX_DATA(IRQ14_MARK,\t\t\tPORT14_FN0),\n\n\t \n\tPINMUX_DATA(LCDD15_MARK,\t\tPORT15_FN1),\n\tPINMUX_DATA(FSICOSLD_MARK,\t\tPORT15_FN3),\n\tPINMUX_DATA(DU0_DG7_MARK,\t\tPORT15_FN7),\n\tPINMUX_DATA(IRQ15_MARK,\t\t\tPORT15_FN0),\n\n\t \n\tPINMUX_DATA(LCDD16_MARK,\t\tPORT16_FN1),\n\tPINMUX_DATA(TPU1TO1_MARK,\t\tPORT16_FN4),\n\tPINMUX_DATA(DU0_DB0_MARK,\t\tPORT16_FN7),\n\n\t \n\tPINMUX_DATA(LCDD17_MARK,\t\tPORT17_FN1),\n\tPINMUX_DATA(SF_IRQ_00_MARK,\t\tPORT17_FN4),\n\tPINMUX_DATA(DU0_DB1_MARK,\t\tPORT17_FN7),\n\n\t \n\tPINMUX_DATA(LCDD18_MARK,\t\tPORT18_FN1),\n\tPINMUX_DATA(SF_IRQ_01_MARK,\t\tPORT18_FN4),\n\tPINMUX_DATA(DU0_DB2_MARK,\t\tPORT18_FN7),\n\n\t \n\tPINMUX_DATA(LCDD19_MARK,\t\tPORT19_FN1),\n\tPINMUX_DATA(SCIFB3_RTS_19_MARK,\t\tPORT19_FN3),\n\tPINMUX_DATA(DU0_DB3_MARK,\t\tPORT19_FN7),\n\n\t \n\tPINMUX_DATA(LCDD20_MARK,\t\tPORT20_FN1),\n\tPINMUX_DATA(SCIFB3_CTS_20_MARK,\t\tPORT20_FN3,\tMSEL3CR_09_0),\n\tPINMUX_DATA(DU0_DB4_MARK,\t\tPORT20_FN7),\n\n\t \n\tPINMUX_DATA(LCDD21_MARK,\t\tPORT21_FN1),\n\tPINMUX_DATA(SCIFB3_TXD_21_MARK,\t\tPORT21_FN3,\tMSEL3CR_09_0),\n\tPINMUX_DATA(DU0_DB5_MARK,\t\tPORT21_FN7),\n\n\t \n\tPINMUX_DATA(LCDD22_MARK,\t\tPORT22_FN1),\n\tPINMUX_DATA(SCIFB3_RXD_22_MARK,\t\tPORT22_FN3,\tMSEL3CR_09_0),\n\tPINMUX_DATA(DU0_DB6_MARK,\t\tPORT22_FN7),\n\n\t \n\tPINMUX_DATA(LCDD23_MARK,\t\tPORT23_FN1),\n\tPINMUX_DATA(SCIFB3_SCK_23_MARK,\t\tPORT23_FN3),\n\tPINMUX_DATA(DU0_DB7_MARK,\t\tPORT23_FN7),\n\n\t \n\tPINMUX_DATA(LCDHSYN_MARK,\t\t\tPORT24_FN1),\n\tPINMUX_DATA(LCDCS_MARK,\t\t\t\tPORT24_FN2),\n\tPINMUX_DATA(SCIFB1_RTS_24_MARK,\t\t\tPORT24_FN3),\n\tPINMUX_DATA(DU0_EXHSYNC_N_CSYNC_N_HSYNC_N_MARK,\tPORT24_FN7),\n\n\t \n\tPINMUX_DATA(LCDVSYN_MARK,\t\t\tPORT25_FN1),\n\tPINMUX_DATA(SCIFB1_CTS_25_MARK, PORT25_FN3, MSEL3CR_11_0),\n\tPINMUX_DATA(DU0_EXVSYNC_N_VSYNC_N_CSYNC_N_MARK,\tPORT25_FN7),\n\n\t \n\tPINMUX_DATA(LCDDCK_MARK,\t\tPORT26_FN1),\n\tPINMUX_DATA(LCDWR_MARK,\t\t\tPORT26_FN2),\n\tPINMUX_DATA(SCIFB1_TXD_26_MARK,\t\tPORT26_FN3,\tMSEL3CR_11_0),\n\tPINMUX_DATA(DU0_DOTCLKIN_MARK,\t\tPORT26_FN7),\n\n\t \n\tPINMUX_DATA(LCDDISP_MARK,\t\tPORT27_FN1),\n\tPINMUX_DATA(LCDRS_MARK,\t\t\tPORT27_FN2),\n\tPINMUX_DATA(SCIFB1_RXD_27_MARK,\t\tPORT27_FN3,\tMSEL3CR_11_0),\n\tPINMUX_DATA(DU0_DOTCLKOUT_MARK,\t\tPORT27_FN7),\n\n\t \n\tPINMUX_DATA(LCDRD_N_MARK,\t\tPORT28_FN1),\n\tPINMUX_DATA(SCIFB1_SCK_28_MARK,\t\tPORT28_FN3),\n\tPINMUX_DATA(DU0_DOTCLKOUTB_MARK,\tPORT28_FN7),\n\n\t \n\tPINMUX_DATA(LCDLCLK_MARK,\t\tPORT29_FN1),\n\tPINMUX_DATA(SF_IRQ_02_MARK,\t\tPORT29_FN4),\n\tPINMUX_DATA(DU0_DISP_CSYNC_N_DE_MARK,\tPORT29_FN7),\n\n\t \n\tPINMUX_DATA(LCDDON_MARK,\t\tPORT30_FN1),\n\tPINMUX_DATA(SF_IRQ_03_MARK,\t\tPORT30_FN4),\n\tPINMUX_DATA(DU0_ODDF_N_CLAMP_MARK,\tPORT30_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA0_RTS_MARK,\t\tPORT32_FN1),\n\tPINMUX_DATA(SIM0_DET_MARK,\t\tPORT32_FN5),\n\tPINMUX_DATA(CSCIF0_RTS_MARK,\t\tPORT32_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA0_CTS_MARK,\t\tPORT33_FN1),\n\tPINMUX_DATA(SIM1_DET_MARK,\t\tPORT33_FN5),\n\tPINMUX_DATA(CSCIF0_CTS_MARK,\t\tPORT33_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA0_SCK_MARK,\t\tPORT34_FN1),\n\tPINMUX_DATA(SIM0_PWRON_MARK,\t\tPORT34_FN5),\n\tPINMUX_DATA(CSCIF0_SCK_MARK,\t\tPORT34_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA1_RTS_MARK,\t\tPORT35_FN1),\n\tPINMUX_DATA(CSCIF1_RTS_MARK,\t\tPORT35_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA1_CTS_MARK,\t\tPORT36_FN1),\n\tPINMUX_DATA(CSCIF1_CTS_MARK,\t\tPORT36_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA1_SCK_MARK,\t\tPORT37_FN1),\n\tPINMUX_DATA(CSCIF1_SCK_MARK,\t\tPORT37_FN7),\n\n\t \n\tPINMUX_DATA(SCIFB0_RTS_MARK,\t\tPORT38_FN1),\n\tPINMUX_DATA(TPU0TO1_MARK,\t\tPORT38_FN3),\n\tPINMUX_DATA(SCIFB3_RTS_38_MARK,\t\tPORT38_FN4),\n\tPINMUX_DATA(CHSCIF0_HRTS_MARK,\t\tPORT38_FN7),\n\n\t \n\tPINMUX_DATA(SCIFB0_CTS_MARK,\t\tPORT39_FN1),\n\tPINMUX_DATA(TPU0TO2_MARK,\t\tPORT39_FN3),\n\tPINMUX_DATA(SCIFB3_CTS_39_MARK,\t\tPORT39_FN4,\tMSEL3CR_09_1),\n\tPINMUX_DATA(CHSCIF0_HCTS_MARK,\t\tPORT39_FN7),\n\n\t \n\tPINMUX_DATA(SCIFB0_SCK_MARK,\t\tPORT40_FN1),\n\tPINMUX_DATA(TPU0TO3_MARK,\t\tPORT40_FN3),\n\tPINMUX_DATA(SCIFB3_SCK_40_MARK,\t\tPORT40_FN4),\n\tPINMUX_DATA(CHSCIF0_HSCK_MARK,\t\tPORT40_FN7),\n\n\t \n\tPINMUX_DATA(PDM0_DATA_MARK,\t\tPORT64_FN1),\n\n\t \n\tPINMUX_DATA(PDM1_DATA_MARK,\t\tPORT65_FN1),\n\n\t \n\tPINMUX_DATA(HSI_RX_WAKE_MARK,\t\tPORT66_FN1),\n\tPINMUX_DATA(SCIFB2_CTS_66_MARK,\t\tPORT66_FN2,\tMSEL3CR_10_0),\n\tPINMUX_DATA(MSIOF3_SYNC_MARK,\t\tPORT66_FN3),\n\tPINMUX_DATA(GenIO4_MARK,\t\tPORT66_FN5),\n\tPINMUX_DATA(IRQ40_MARK,\t\t\tPORT66_FN0),\n\n\t \n\tPINMUX_DATA(HSI_RX_READY_MARK,\t\tPORT67_FN1),\n\tPINMUX_DATA(SCIFB1_TXD_67_MARK,\t\tPORT67_FN2,\tMSEL3CR_11_1),\n\tPINMUX_DATA(GIO_OUT3_67_MARK,\t\tPORT67_FN5),\n\tPINMUX_DATA(CHSCIF1_HTX_MARK,\t\tPORT67_FN7),\n\n\t \n\tPINMUX_DATA(HSI_RX_FLAG_MARK,\t\tPORT68_FN1),\n\tPINMUX_DATA(SCIFB2_TXD_68_MARK,\t\tPORT68_FN2,\tMSEL3CR_10_0),\n\tPINMUX_DATA(MSIOF3_TXD_MARK,\t\tPORT68_FN3),\n\tPINMUX_DATA(GIO_OUT4_68_MARK,\t\tPORT68_FN5),\n\n\t \n\tPINMUX_DATA(HSI_RX_DATA_MARK,\t\tPORT69_FN1),\n\tPINMUX_DATA(SCIFB2_RXD_69_MARK,\t\tPORT69_FN2,\tMSEL3CR_10_0),\n\tPINMUX_DATA(MSIOF3_RXD_MARK,\t\tPORT69_FN3),\n\tPINMUX_DATA(GIO_OUT5_69_MARK,\t\tPORT69_FN5),\n\n\t \n\tPINMUX_DATA(HSI_TX_FLAG_MARK,\t\tPORT70_FN1),\n\tPINMUX_DATA(SCIFB1_RTS_70_MARK,\t\tPORT70_FN2),\n\tPINMUX_DATA(GIO_OUT1_70_MARK,\t\tPORT70_FN5),\n\tPINMUX_DATA(HSIC_TSTCLK0_MARK,\t\tPORT70_FN6),\n\tPINMUX_DATA(CHSCIF1_HRTS_MARK,\t\tPORT70_FN7),\n\n\t \n\tPINMUX_DATA(HSI_TX_DATA_MARK,\t\tPORT71_FN1),\n\tPINMUX_DATA(SCIFB1_CTS_71_MARK,\t\tPORT71_FN2,\tMSEL3CR_11_1),\n\tPINMUX_DATA(GIO_OUT2_71_MARK,\t\tPORT71_FN5),\n\tPINMUX_DATA(HSIC_TSTCLK1_MARK,\t\tPORT71_FN6),\n\tPINMUX_DATA(CHSCIF1_HCTS_MARK,\t\tPORT71_FN7),\n\n\t \n\tPINMUX_DATA(HSI_TX_WAKE_MARK,\t\tPORT72_FN1),\n\tPINMUX_DATA(SCIFB1_RXD_72_MARK,\t\tPORT72_FN2,\tMSEL3CR_11_1),\n\tPINMUX_DATA(GenIO8_MARK,\t\tPORT72_FN5),\n\tPINMUX_DATA(CHSCIF1_HRX_MARK,\t\tPORT72_FN7),\n\n\t \n\tPINMUX_DATA(HSI_TX_READY_MARK,\t\tPORT73_FN1),\n\tPINMUX_DATA(SCIFB2_RTS_73_MARK,\t\tPORT73_FN2),\n\tPINMUX_DATA(MSIOF3_SCK_MARK,\t\tPORT73_FN3),\n\tPINMUX_DATA(GIO_OUT0_73_MARK,\t\tPORT73_FN5),\n\n\t \n\tPINMUX_DATA(IRDA_OUT_MARK,\t\tPORT74_FN1),\n\tPINMUX_DATA(IRDA_IN_MARK,\t\tPORT75_FN1),\n\tPINMUX_DATA(IRDA_FIRSEL_MARK,\t\tPORT76_FN1),\n\tPINMUX_DATA(TPU0TO0_MARK,\t\tPORT77_FN1),\n\tPINMUX_DATA(DIGRFEN_MARK,\t\tPORT78_FN1),\n\tPINMUX_DATA(GPS_TIMESTAMP_MARK,\t\tPORT79_FN1),\n\tPINMUX_DATA(TXP_MARK,\t\t\tPORT80_FN1),\n\tPINMUX_DATA(TXP2_MARK,\t\t\tPORT81_FN1),\n\tPINMUX_DATA(COEX_0_MARK,\t\tPORT82_FN1),\n\tPINMUX_DATA(COEX_1_MARK,\t\tPORT83_FN1),\n\tPINMUX_DATA(IRQ19_MARK,\t\t\tPORT84_FN0),\n\tPINMUX_DATA(IRQ18_MARK,\t\t\tPORT85_FN0),\n\n\t \n\tPINMUX_DATA(KEYIN0_MARK,\t\tPORT96_FN1),\n\tPINMUX_DATA(KEYIN1_MARK,\t\tPORT97_FN1),\n\tPINMUX_DATA(KEYIN2_MARK,\t\tPORT98_FN1),\n\tPINMUX_DATA(KEYIN3_MARK,\t\tPORT99_FN1),\n\tPINMUX_DATA(KEYIN4_MARK,\t\tPORT100_FN1),\n\tPINMUX_DATA(KEYIN5_MARK,\t\tPORT101_FN1),\n\n\t \n\tPINMUX_DATA(KEYIN6_MARK,\t\tPORT102_FN1),\n\tPINMUX_DATA(IRQ41_MARK,\t\t\tPORT102_FN0),\n\n\t \n\tPINMUX_DATA(KEYIN7_MARK,\t\tPORT103_FN1),\n\tPINMUX_DATA(IRQ42_MARK,\t\t\tPORT103_FN0),\n\n\t \n\tPINMUX_DATA(KEYOUT0_MARK,\t\tPORT104_FN2),\n\tPINMUX_DATA(KEYOUT1_MARK,\t\tPORT105_FN2),\n\tPINMUX_DATA(KEYOUT2_MARK,\t\tPORT106_FN2),\n\tPINMUX_DATA(KEYOUT3_MARK,\t\tPORT107_FN2),\n\tPINMUX_DATA(KEYOUT4_MARK,\t\tPORT108_FN2),\n\n\t \n\tPINMUX_DATA(KEYOUT5_MARK,\t\tPORT109_FN2),\n\tPINMUX_DATA(IRQ43_MARK,\t\t\tPORT109_FN0),\n\n\t \n\tPINMUX_DATA(KEYOUT6_MARK,\t\tPORT110_FN2),\n\tPINMUX_DATA(IRQ44_MARK,\t\t\tPORT110_FN0),\n\n\t \n\tPINMUX_DATA(KEYOUT7_MARK,\t\tPORT111_FN2),\n\tPINMUX_DATA(RFANAEN_MARK,\t\tPORT111_FN5),\n\tPINMUX_DATA(IRQ45_MARK,\t\t\tPORT111_FN0),\n\n\t \n\tPINMUX_DATA(KEYIN8_MARK,\t\tPORT112_FN1),\n\tPINMUX_DATA(KEYOUT8_MARK,\t\tPORT112_FN2),\n\tPINMUX_DATA(SF_IRQ_04_MARK,\t\tPORT112_FN4),\n\tPINMUX_DATA(IRQ46_MARK,\t\t\tPORT112_FN0),\n\n\t \n\tPINMUX_DATA(KEYIN9_MARK,\t\tPORT113_FN1),\n\tPINMUX_DATA(KEYOUT9_MARK,\t\tPORT113_FN2),\n\tPINMUX_DATA(SF_IRQ_05_MARK,\t\tPORT113_FN4),\n\tPINMUX_DATA(IRQ47_MARK,\t\t\tPORT113_FN0),\n\n\t \n\tPINMUX_DATA(KEYIN10_MARK,\t\tPORT114_FN1),\n\tPINMUX_DATA(KEYOUT10_MARK,\t\tPORT114_FN2),\n\tPINMUX_DATA(SF_IRQ_06_MARK,\t\tPORT114_FN4),\n\tPINMUX_DATA(IRQ48_MARK,\t\t\tPORT114_FN0),\n\n\t \n\tPINMUX_DATA(KEYIN11_MARK,\t\tPORT115_FN1),\n\tPINMUX_DATA(KEYOUT11_MARK,\t\tPORT115_FN2),\n\tPINMUX_DATA(SF_IRQ_07_MARK,\t\tPORT115_FN4),\n\tPINMUX_DATA(IRQ49_MARK,\t\t\tPORT115_FN0),\n\n\t \n\tPINMUX_DATA(SCIFA0_TXD_MARK,\t\tPORT116_FN1),\n\tPINMUX_DATA(CSCIF0_TX_MARK,\t\tPORT116_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA0_RXD_MARK,\t\tPORT117_FN1),\n\tPINMUX_DATA(CSCIF0_RX_MARK,\t\tPORT117_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA1_TXD_MARK,\t\tPORT118_FN1),\n\tPINMUX_DATA(CSCIF1_TX_MARK,\t\tPORT118_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA1_RXD_MARK,\t\tPORT119_FN1),\n\tPINMUX_DATA(CSCIF1_RX_MARK,\t\tPORT119_FN7),\n\n\t \n\tPINMUX_DATA(SF_PORT_1_120_MARK,\t\tPORT120_FN3),\n\tPINMUX_DATA(SCIFB3_RXD_120_MARK,\tPORT120_FN4,\tMSEL3CR_09_1),\n\tPINMUX_DATA(DU0_CDE_MARK,\t\tPORT120_FN7),\n\n\t \n\tPINMUX_DATA(SF_PORT_0_121_MARK,\t\tPORT121_FN3),\n\tPINMUX_DATA(SCIFB3_TXD_121_MARK,\tPORT121_FN4,\tMSEL3CR_09_1),\n\n\t \n\tPINMUX_DATA(SCIFB0_TXD_MARK,\t\tPORT122_FN1),\n\tPINMUX_DATA(CHSCIF0_HTX_MARK,\t\tPORT122_FN7),\n\n\t \n\tPINMUX_DATA(SCIFB0_RXD_MARK,\t\tPORT123_FN1),\n\tPINMUX_DATA(CHSCIF0_HRX_MARK,\t\tPORT123_FN7),\n\n\t \n\tPINMUX_DATA(ISP_STROBE_124_MARK,\tPORT124_FN3),\n\n\t \n\tPINMUX_DATA(STP_ISD_0_MARK,\t\tPORT125_FN1),\n\tPINMUX_DATA(PDM4_CLK_125_MARK,\t\tPORT125_FN2),\n\tPINMUX_DATA(MSIOF2_TXD_MARK,\t\tPORT125_FN3),\n\tPINMUX_DATA(SIM0_VOLTSEL0_MARK,\t\tPORT125_FN5),\n\n\t \n\tPINMUX_DATA(TS_SDEN_MARK,\t\tPORT126_FN1),\n\tPINMUX_DATA(MSIOF7_SYNC_MARK,\t\tPORT126_FN2),\n\tPINMUX_DATA(STP_ISEN_1_MARK,\t\tPORT126_FN3),\n\n\t \n\tPINMUX_DATA(STP_ISEN_0_MARK,\t\tPORT128_FN1),\n\tPINMUX_DATA(PDM1_OUTDATA_128_MARK,\tPORT128_FN2),\n\tPINMUX_DATA(MSIOF2_SYNC_MARK,\t\tPORT128_FN3),\n\tPINMUX_DATA(SIM1_VOLTSEL1_MARK,\t\tPORT128_FN5),\n\n\t \n\tPINMUX_DATA(TS_SPSYNC_MARK,\t\tPORT129_FN1),\n\tPINMUX_DATA(MSIOF7_RXD_MARK,\t\tPORT129_FN2),\n\tPINMUX_DATA(STP_ISSYNC_1_MARK,\t\tPORT129_FN3),\n\n\t \n\tPINMUX_DATA(STP_ISSYNC_0_MARK,\t\tPORT130_FN1),\n\tPINMUX_DATA(PDM4_DATA_130_MARK,\t\tPORT130_FN2,\tMSEL3CR_12_1),\n\tPINMUX_DATA(MSIOF2_RXD_MARK,\t\tPORT130_FN3),\n\tPINMUX_DATA(SIM0_VOLTSEL1_MARK,\t\tPORT130_FN5),\n\n\t \n\tPINMUX_DATA(STP_OPWM_0_MARK,\t\tPORT131_FN1),\n\tPINMUX_DATA(SIM1_PWRON_MARK,\t\tPORT131_FN5),\n\n\t \n\tPINMUX_DATA(TS_SCK_MARK,\t\tPORT132_FN1),\n\tPINMUX_DATA(MSIOF7_SCK_MARK,\t\tPORT132_FN2),\n\tPINMUX_DATA(STP_ISCLK_1_MARK,\t\tPORT132_FN3),\n\n\t \n\tPINMUX_DATA(STP_ISCLK_0_MARK,\t\tPORT133_FN1),\n\tPINMUX_DATA(PDM1_OUTCLK_133_MARK,\tPORT133_FN2),\n\tPINMUX_DATA(MSIOF2_SCK_MARK,\t\tPORT133_FN3),\n\tPINMUX_DATA(SIM1_VOLTSEL0_MARK,\t\tPORT133_FN5),\n\n\t \n\tPINMUX_DATA(TS_SDAT_MARK,\t\tPORT134_FN1),\n\tPINMUX_DATA(MSIOF7_TXD_MARK,\t\tPORT134_FN2),\n\tPINMUX_DATA(STP_ISD_1_MARK,\t\tPORT134_FN3),\n\n\t \n\tPINMUX_DATA(IRQ20_MARK,\t\t\tPORT160_FN0),\n\tPINMUX_DATA(IRQ21_MARK,\t\t\tPORT161_FN0),\n\tPINMUX_DATA(IRQ22_MARK,\t\t\tPORT162_FN0),\n\tPINMUX_DATA(IRQ23_MARK,\t\t\tPORT163_FN0),\n\tPINMUX_DATA(MMCD0_0_MARK,\t\tPORT164_FN1),\n\tPINMUX_DATA(MMCD0_1_MARK,\t\tPORT165_FN1),\n\tPINMUX_DATA(MMCD0_2_MARK,\t\tPORT166_FN1),\n\tPINMUX_DATA(MMCD0_3_MARK,\t\tPORT167_FN1),\n\tPINMUX_DATA(MMCD0_4_MARK,\t\tPORT168_FN1),\n\tPINMUX_DATA(MMCD0_5_MARK,\t\tPORT169_FN1),\n\tPINMUX_DATA(MMCD0_6_MARK,\t\tPORT170_FN1),\n\tPINMUX_DATA(MMCD0_7_MARK,\t\tPORT171_FN1),\n\tPINMUX_DATA(MMCCMD0_MARK,\t\tPORT172_FN1),\n\tPINMUX_DATA(MMCCLK0_MARK,\t\tPORT173_FN1),\n\tPINMUX_DATA(MMCRST_MARK,\t\tPORT174_FN1),\n\tPINMUX_DATA(IRQ24_MARK,\t\t\tPORT175_FN0),\n\tPINMUX_DATA(IRQ25_MARK,\t\t\tPORT176_FN0),\n\tPINMUX_DATA(IRQ26_MARK,\t\t\tPORT177_FN0),\n\tPINMUX_DATA(IRQ27_MARK,\t\t\tPORT178_FN0),\n\n\t \n\tPINMUX_DATA(A10_MARK,\t\tPORT192_FN1),\n\tPINMUX_DATA(A9_MARK,\t\tPORT193_FN1),\n\tPINMUX_DATA(A8_MARK,\t\tPORT194_FN1),\n\tPINMUX_DATA(A7_MARK,\t\tPORT195_FN1),\n\tPINMUX_DATA(A6_MARK,\t\tPORT196_FN1),\n\tPINMUX_DATA(A5_MARK,\t\tPORT197_FN1),\n\tPINMUX_DATA(A4_MARK,\t\tPORT198_FN1),\n\tPINMUX_DATA(A3_MARK,\t\tPORT199_FN1),\n\tPINMUX_DATA(A2_MARK,\t\tPORT200_FN1),\n\n\t \n\tPINMUX_DATA(MMCD1_7_MARK,\t\tPORT192_FN2),\n\tPINMUX_DATA(MMCD1_6_MARK,\t\tPORT193_FN2),\n\tPINMUX_DATA(MMCD1_5_MARK,\t\tPORT194_FN2),\n\tPINMUX_DATA(MMCD1_4_MARK,\t\tPORT195_FN2),\n\tPINMUX_DATA(MMCD1_3_MARK,\t\tPORT196_FN2),\n\tPINMUX_DATA(MMCD1_2_MARK,\t\tPORT197_FN2),\n\tPINMUX_DATA(MMCD1_1_MARK,\t\tPORT198_FN2),\n\tPINMUX_DATA(MMCD1_0_MARK,\t\tPORT199_FN2),\n\tPINMUX_DATA(MMCCMD1_MARK,\t\tPORT200_FN2),\n\n\t \n\tPINMUX_DATA(IRQ31_MARK,\t\t\tPORT192_FN0),\n\tPINMUX_DATA(IRQ32_MARK,\t\t\tPORT193_FN0),\n\tPINMUX_DATA(IRQ33_MARK,\t\t\tPORT194_FN0),\n\tPINMUX_DATA(IRQ34_MARK,\t\t\tPORT195_FN0),\n\tPINMUX_DATA(IRQ35_MARK,\t\t\tPORT196_FN0),\n\tPINMUX_DATA(IRQ36_MARK,\t\t\tPORT197_FN0),\n\tPINMUX_DATA(IRQ37_MARK,\t\t\tPORT198_FN0),\n\tPINMUX_DATA(IRQ38_MARK,\t\t\tPORT199_FN0),\n\tPINMUX_DATA(IRQ39_MARK,\t\t\tPORT200_FN0),\n\n\t \n\tPINMUX_DATA(A1_MARK,\t\tPORT201_FN1),\n\n\t \n\tPINMUX_DATA(A0_MARK,\t\tPORT202_FN1),\n\tPINMUX_DATA(BS_MARK,\t\tPORT202_FN2),\n\n\t \n\tPINMUX_DATA(CKO_MARK,\t\tPORT203_FN1),\n\tPINMUX_DATA(MMCCLK1_MARK,\tPORT203_FN2),\n\n\t \n\tPINMUX_DATA(CS0_N_MARK,\t\tPORT204_FN1),\n\tPINMUX_DATA(SIM0_GPO1_MARK,\tPORT204_FN5),\n\n\t \n\tPINMUX_DATA(CS2_N_MARK,\t\tPORT205_FN1),\n\tPINMUX_DATA(SIM0_GPO2_MARK,\tPORT205_FN5),\n\n\t \n\tPINMUX_DATA(CS4_N_MARK,\t\tPORT206_FN1),\n\tPINMUX_DATA(VIO_VD_MARK,\tPORT206_FN2),\n\tPINMUX_DATA(SIM1_GPO0_MARK,\tPORT206_FN5),\n\n\t \n\tPINMUX_DATA(D15_MARK,\t\tPORT207_FN1),\n\tPINMUX_DATA(D14_MARK,\t\tPORT208_FN1),\n\tPINMUX_DATA(D13_MARK,\t\tPORT209_FN1),\n\tPINMUX_DATA(D12_MARK,\t\tPORT210_FN1),\n\tPINMUX_DATA(D11_MARK,\t\tPORT211_FN1),\n\tPINMUX_DATA(D10_MARK,\t\tPORT212_FN1),\n\n\t \n\tPINMUX_DATA(GIO_OUT15_MARK,\t\t\tPORT207_FN5),\n\tPINMUX_DATA(GIO_OUT14_MARK,\t\t\tPORT208_FN5),\n\tPINMUX_DATA(GIO_OUT13_MARK,\t\t\tPORT209_FN5),\n\tPINMUX_DATA(GIO_OUT12_MARK,\t\t\tPORT210_FN5),\n\tPINMUX_DATA(WGM_TXP2_MARK,\t\t\tPORT211_FN5),\n\tPINMUX_DATA(WGM_GPS_TIMEM_ASK_RFCLK_MARK,\tPORT212_FN5),\n\n\t \n\tPINMUX_DATA(D9_MARK,\t\tPORT213_FN1),\n\tPINMUX_DATA(D8_MARK,\t\tPORT214_FN1),\n\tPINMUX_DATA(D7_MARK,\t\tPORT215_FN1),\n\tPINMUX_DATA(D6_MARK,\t\tPORT216_FN1),\n\tPINMUX_DATA(D5_MARK,\t\tPORT217_FN1),\n\tPINMUX_DATA(D4_MARK,\t\tPORT218_FN1),\n\tPINMUX_DATA(D3_MARK,\t\tPORT219_FN1),\n\tPINMUX_DATA(D2_MARK,\t\tPORT220_FN1),\n\tPINMUX_DATA(D1_MARK,\t\tPORT221_FN1),\n\tPINMUX_DATA(D0_MARK,\t\tPORT222_FN1),\n\n\t \n\tPINMUX_DATA(VIO_D9_MARK,\tPORT213_FN2),\n\tPINMUX_DATA(VIO_D8_MARK,\tPORT214_FN2),\n\tPINMUX_DATA(VIO_D7_MARK,\tPORT215_FN2),\n\tPINMUX_DATA(VIO_D6_MARK,\tPORT216_FN2),\n\tPINMUX_DATA(VIO_D5_MARK,\tPORT217_FN2),\n\tPINMUX_DATA(VIO_D4_MARK,\tPORT218_FN2),\n\tPINMUX_DATA(VIO_D3_MARK,\tPORT219_FN2),\n\tPINMUX_DATA(VIO_D2_MARK,\tPORT220_FN2),\n\tPINMUX_DATA(VIO_D1_MARK,\tPORT221_FN2),\n\tPINMUX_DATA(VIO_D0_MARK,\tPORT222_FN2),\n\n\t \n\tPINMUX_DATA(GIO_OUT9_MARK,\tPORT213_FN5),\n\tPINMUX_DATA(GIO_OUT8_MARK,\tPORT214_FN5),\n\tPINMUX_DATA(GIO_OUT7_MARK,\tPORT215_FN5),\n\tPINMUX_DATA(GIO_OUT6_MARK,\tPORT216_FN5),\n\tPINMUX_DATA(GIO_OUT5_217_MARK,\tPORT217_FN5),\n\tPINMUX_DATA(GIO_OUT4_218_MARK,\tPORT218_FN5),\n\tPINMUX_DATA(GIO_OUT3_219_MARK,\tPORT219_FN5),\n\tPINMUX_DATA(GIO_OUT2_220_MARK,\tPORT220_FN5),\n\tPINMUX_DATA(GIO_OUT1_221_MARK,\tPORT221_FN5),\n\tPINMUX_DATA(GIO_OUT0_222_MARK,\tPORT222_FN5),\n\n\t \n\tPINMUX_DATA(RDWR_224_MARK,\tPORT224_FN1),\n\tPINMUX_DATA(VIO_HD_MARK,\tPORT224_FN2),\n\tPINMUX_DATA(SIM1_GPO2_MARK,\tPORT224_FN5),\n\n\t \n\tPINMUX_DATA(RD_N_MARK,\t\tPORT225_FN1),\n\n\t \n\tPINMUX_DATA(WAIT_N_MARK,\tPORT226_FN1),\n\tPINMUX_DATA(VIO_CLK_MARK,\tPORT226_FN2),\n\tPINMUX_DATA(SIM1_GPO1_MARK,\tPORT226_FN5),\n\n\t \n\tPINMUX_DATA(WE0_N_MARK,\t\tPORT227_FN1),\n\tPINMUX_DATA(RDWR_227_MARK,\tPORT227_FN2),\n\n\t \n\tPINMUX_DATA(WE1_N_MARK,\t\tPORT228_FN1),\n\tPINMUX_DATA(SIM0_GPO0_MARK,\tPORT228_FN5),\n\n\t \n\tPINMUX_DATA(PWMO_MARK,\t\tPORT229_FN1),\n\tPINMUX_DATA(VIO_CKO1_229_MARK,\tPORT229_FN2),\n\n\t \n\tPINMUX_DATA(SLIM_CLK_MARK,\tPORT230_FN1),\n\tPINMUX_DATA(VIO_CKO4_230_MARK,\tPORT230_FN2),\n\n\t \n\tPINMUX_DATA(SLIM_DATA_MARK,\tPORT231_FN1),\n\tPINMUX_DATA(VIO_CKO5_231_MARK,\tPORT231_FN2),\n\n\t \n\tPINMUX_DATA(VIO_CKO2_232_MARK,\tPORT232_FN2),\n\tPINMUX_DATA(SF_PORT_0_232_MARK,\tPORT232_FN4),\n\n\t \n\tPINMUX_DATA(VIO_CKO3_233_MARK,\tPORT233_FN2),\n\tPINMUX_DATA(SF_PORT_1_233_MARK,\tPORT233_FN4),\n\n\t \n\tPINMUX_DATA(FSIACK_MARK,\tPORT234_FN1),\n\tPINMUX_DATA(PDM3_CLK_234_MARK,\tPORT234_FN2),\n\tPINMUX_DATA(ISP_IRIS1_234_MARK,\tPORT234_FN3),\n\n\t \n\tPINMUX_DATA(FSIAISLD_MARK,\tPORT235_FN1),\n\tPINMUX_DATA(PDM3_DATA_235_MARK,\tPORT235_FN2,\tMSEL3CR_12_1),\n\n\t \n\tPINMUX_DATA(FSIAOMC_MARK,\t\tPORT236_FN1),\n\tPINMUX_DATA(PDM0_OUTCLK_236_MARK,\tPORT236_FN2),\n\tPINMUX_DATA(ISP_IRIS0_236_MARK,\t\tPORT236_FN3),\n\n\t \n\tPINMUX_DATA(FSIAOLR_MARK,\tPORT237_FN1),\n\tPINMUX_DATA(FSIAILR_MARK,\tPORT237_FN2),\n\n\t \n\tPINMUX_DATA(FSIAOBT_MARK,\tPORT238_FN1),\n\tPINMUX_DATA(FSIAIBT_MARK,\tPORT238_FN2),\n\n\t \n\tPINMUX_DATA(FSIAOSLD_MARK,\t\tPORT239_FN1),\n\tPINMUX_DATA(PDM0_OUTDATA_239_MARK,\tPORT239_FN2),\n\n\t \n\tPINMUX_DATA(FSIBISLD_MARK,\tPORT240_FN1),\n\n\t \n\tPINMUX_DATA(FSIBOLR_MARK,\tPORT241_FN1),\n\tPINMUX_DATA(FSIBILR_MARK,\tPORT241_FN2),\n\n\t \n\tPINMUX_DATA(FSIBOMC_MARK,\t\tPORT242_FN1),\n\tPINMUX_DATA(ISP_SHUTTER1_242_MARK,\tPORT242_FN3),\n\n\t \n\tPINMUX_DATA(FSIBOBT_MARK,\tPORT243_FN1),\n\tPINMUX_DATA(FSIBIBT_MARK,\tPORT243_FN2),\n\n\t \n\tPINMUX_DATA(FSIBOSLD_MARK,\tPORT244_FN1),\n\tPINMUX_DATA(FSIASPDIF_MARK,\tPORT244_FN2),\n\n\t \n\tPINMUX_DATA(FSIBCK_MARK,\t\tPORT245_FN1),\n\tPINMUX_DATA(ISP_SHUTTER0_245_MARK,\tPORT245_FN3),\n\n\t \n\tPINMUX_DATA(ISP_IRIS1_246_MARK,\t\tPORT246_FN1),\n\tPINMUX_DATA(ISP_IRIS0_247_MARK,\t\tPORT247_FN1),\n\tPINMUX_DATA(ISP_SHUTTER1_248_MARK,\tPORT248_FN1),\n\tPINMUX_DATA(ISP_SHUTTER0_249_MARK,\tPORT249_FN1),\n\tPINMUX_DATA(ISP_STROBE_250_MARK,\tPORT250_FN1),\n\n\t \n\tPINMUX_DATA(MSIOF0_SYNC_MARK,\t\tPORT256_FN1),\n\tPINMUX_DATA(MSIOF0_RXD_MARK,\t\tPORT257_FN1),\n\tPINMUX_DATA(MSIOF0_SCK_MARK,\t\tPORT258_FN1),\n\n\t \n\tPINMUX_DATA(MSIOF0_SS2_MARK,\t\tPORT259_FN1),\n\tPINMUX_DATA(VIO_CKO3_259_MARK,\t\tPORT259_FN3),\n\n\t \n\tPINMUX_DATA(MSIOF0_TXD_MARK,\t\tPORT260_FN1),\n\n\t \n\tPINMUX_DATA(SCIFB1_SCK_261_MARK,\tPORT261_FN2),\n\tPINMUX_DATA(CHSCIF1_HSCK_MARK,\t\tPORT261_FN7),\n\n\t \n\tPINMUX_DATA(SCIFB2_SCK_262_MARK,\tPORT262_FN2),\n\n\t \n\tPINMUX_DATA(MSIOF1_SS2_MARK,\t\tPORT263_FN1),\n\tPINMUX_DATA(MSIOF1_TXD_MARK,\t\tPORT264_FN1),\n\tPINMUX_DATA(MSIOF1_RXD_MARK,\t\tPORT265_FN1),\n\tPINMUX_DATA(MSIOF1_SS1_MARK,\t\tPORT266_FN1),\n\n\t \n\tPINMUX_DATA(MSIOF5_SS2_MARK,\t\tPORT263_FN4),\n\tPINMUX_DATA(MSIOF5_TXD_MARK,\t\tPORT264_FN4),\n\tPINMUX_DATA(MSIOF5_RXD_MARK,\t\tPORT265_FN4),\n\tPINMUX_DATA(MSIOF5_SS1_MARK,\t\tPORT266_FN4),\n\n\t \n\tPINMUX_DATA(MSIOF0_SS1_MARK,\t\tPORT267_FN1),\n\n\t \n\tPINMUX_DATA(MSIOF1_SCK_MARK,\t\tPORT268_FN1),\n\tPINMUX_DATA(MSIOF5_SCK_MARK,\t\tPORT268_FN4),\n\n\t \n\tPINMUX_DATA(MSIOF1_SYNC_MARK,\t\tPORT269_FN1),\n\tPINMUX_DATA(MSIOF5_SYNC_MARK,\t\tPORT269_FN4),\n\n\t \n\tPINMUX_DATA(MSIOF2_SS1_MARK,\t\tPORT270_FN1),\n\tPINMUX_DATA(MSIOF2_SS2_MARK,\t\tPORT271_FN1),\n\tPINMUX_DATA(MSIOF3_SS2_MARK,\t\tPORT272_FN1),\n\tPINMUX_DATA(MSIOF3_SS1_MARK,\t\tPORT273_FN1),\n\n\t \n\tPINMUX_DATA(VIO_CKO5_270_MARK,\t\tPORT270_FN3),\n\tPINMUX_DATA(VIO_CKO2_271_MARK,\t\tPORT271_FN3),\n\tPINMUX_DATA(VIO_CKO1_272_MARK,\t\tPORT272_FN3),\n\tPINMUX_DATA(VIO_CKO4_273_MARK,\t\tPORT273_FN3),\n\n\t \n\tPINMUX_DATA(MSIOF4_SS2_MARK,\t\tPORT274_FN1),\n\tPINMUX_DATA(TPU1TO0_MARK,\t\tPORT274_FN4),\n\n\t \n\tPINMUX_DATA(IC_DP_MARK,\t\t\tPORT275_FN1),\n\tPINMUX_DATA(SIM0_RST_MARK,\t\tPORT276_FN1),\n\tPINMUX_DATA(IC_DM_MARK,\t\t\tPORT277_FN1),\n\tPINMUX_DATA(SIM0_BSICOMP_MARK,\t\tPORT278_FN1),\n\tPINMUX_DATA(SIM0_CLK_MARK,\t\tPORT279_FN1),\n\tPINMUX_DATA(SIM0_IO_MARK,\t\tPORT280_FN1),\n\n\t \n\tPINMUX_DATA(SIM1_IO_MARK,\t\tPORT281_FN1),\n\tPINMUX_DATA(PDM2_DATA_281_MARK,\t\tPORT281_FN2,\tMSEL3CR_12_1),\n\n\t \n\tPINMUX_DATA(SIM1_CLK_MARK,\t\tPORT282_FN1),\n\tPINMUX_DATA(PDM2_CLK_282_MARK,\t\tPORT282_FN2),\n\n\t \n\tPINMUX_DATA(SIM1_RST_MARK,\t\tPORT283_FN1),\n\n\t \n\tPINMUX_DATA(SDHID1_0_MARK,\t\tPORT289_FN1),\n\tPINMUX_DATA(STMDATA0_2_MARK,\t\tPORT289_FN3),\n\n\t \n\tPINMUX_DATA(SDHID1_1_MARK,\t\tPORT290_FN1),\n\tPINMUX_DATA(STMDATA1_2_MARK,\t\tPORT290_FN3),\n\tPINMUX_DATA(IRQ51_MARK,\t\t\tPORT290_FN0),\n\n\t \n\tPINMUX_DATA(SDHID1_2_MARK,\t\tPORT291_FN1),\n\tPINMUX_DATA(SDHID1_3_MARK,\t\tPORT292_FN1),\n\tPINMUX_DATA(SDHICLK1_MARK,\t\tPORT293_FN1),\n\tPINMUX_DATA(SDHICMD1_MARK,\t\tPORT294_FN1),\n\n\t \n\tPINMUX_DATA(STMDATA2_2_MARK,\t\tPORT291_FN3),\n\tPINMUX_DATA(STMDATA3_2_MARK,\t\tPORT292_FN3),\n\tPINMUX_DATA(STMCLK_2_MARK,\t\tPORT293_FN3),\n\tPINMUX_DATA(STMSIDI_2_MARK,\t\tPORT294_FN3),\n\n\t \n\tPINMUX_DATA(SDHID2_0_MARK,\t\tPORT295_FN1),\n\tPINMUX_DATA(MSIOF4_TXD_MARK,\t\tPORT295_FN2),\n\tPINMUX_DATA(SCIFB2_TXD_295_MARK,\tPORT295_FN3,\tMSEL3CR_10_1),\n\tPINMUX_DATA(MSIOF6_TXD_MARK,\t\tPORT295_FN4),\n\n\t \n\tPINMUX_DATA(SDHID2_1_MARK,\t\tPORT296_FN1),\n\tPINMUX_DATA(MSIOF6_SS2_MARK,\t\tPORT296_FN4),\n\tPINMUX_DATA(IRQ52_MARK,\t\t\tPORT296_FN0),\n\n\t \n\tPINMUX_DATA(SDHID2_2_MARK,\t\tPORT297_FN1),\n\tPINMUX_DATA(SDHID2_3_MARK,\t\tPORT298_FN1),\n\tPINMUX_DATA(SDHICLK2_MARK,\t\tPORT299_FN1),\n\tPINMUX_DATA(SDHICMD2_MARK,\t\tPORT300_FN1),\n\n\t \n\tPINMUX_DATA(MSIOF4_RXD_MARK,\t\tPORT297_FN2),\n\tPINMUX_DATA(MSIOF4_SYNC_MARK,\t\tPORT298_FN2),\n\tPINMUX_DATA(MSIOF4_SCK_MARK,\t\tPORT299_FN2),\n\tPINMUX_DATA(MSIOF4_SS1_MARK,\t\tPORT300_FN2),\n\n\t \n\tPINMUX_DATA(SCIFB2_RXD_297_MARK,\tPORT297_FN3,\tMSEL3CR_10_1),\n\tPINMUX_DATA(SCIFB2_CTS_298_MARK,\tPORT298_FN3,\tMSEL3CR_10_1),\n\tPINMUX_DATA(SCIFB2_SCK_299_MARK,\tPORT299_FN3),\n\tPINMUX_DATA(SCIFB2_RTS_300_MARK,\tPORT300_FN3),\n\n\t \n\tPINMUX_DATA(MSIOF6_RXD_MARK,\t\tPORT297_FN4),\n\tPINMUX_DATA(MSIOF6_SYNC_MARK,\t\tPORT298_FN4),\n\tPINMUX_DATA(MSIOF6_SCK_MARK,\t\tPORT299_FN4),\n\tPINMUX_DATA(MSIOF6_SS1_MARK,\t\tPORT300_FN4),\n\n\t \n\tPINMUX_DATA(SDHICD0_MARK,\t\tPORT301_FN1),\n\tPINMUX_DATA(IRQ50_MARK,\t\t\tPORT301_FN0),\n\n\t \n\tPINMUX_DATA(SDHID0_0_MARK,\t\tPORT302_FN1),\n\tPINMUX_DATA(SDHID0_1_MARK,\t\tPORT303_FN1),\n\tPINMUX_DATA(SDHID0_2_MARK,\t\tPORT304_FN1),\n\tPINMUX_DATA(SDHID0_3_MARK,\t\tPORT305_FN1),\n\tPINMUX_DATA(SDHICMD0_MARK,\t\tPORT306_FN1),\n\n\t \n\tPINMUX_DATA(STMDATA0_1_MARK,\t\tPORT302_FN3),\n\tPINMUX_DATA(STMDATA1_1_MARK,\t\tPORT303_FN3),\n\tPINMUX_DATA(STMDATA2_1_MARK,\t\tPORT304_FN3),\n\tPINMUX_DATA(STMDATA3_1_MARK,\t\tPORT305_FN3),\n\tPINMUX_DATA(STMSIDI_1_MARK,\t\tPORT306_FN3),\n\n\t \n\tPINMUX_DATA(SDHIWP0_MARK,\t\tPORT307_FN1),\n\n\t \n\tPINMUX_DATA(SDHICLK0_MARK,\t\tPORT308_FN1),\n\tPINMUX_DATA(STMCLK_1_MARK,\t\tPORT308_FN3),\n\n\t \n\tPINMUX_DATA(IRQ16_MARK,\t\t\tPORT320_FN0),\n\tPINMUX_DATA(IRQ17_MARK,\t\t\tPORT321_FN0),\n\tPINMUX_DATA(IRQ28_MARK,\t\t\tPORT322_FN0),\n\tPINMUX_DATA(IRQ29_MARK,\t\t\tPORT323_FN0),\n\tPINMUX_DATA(IRQ30_MARK,\t\t\tPORT324_FN0),\n\tPINMUX_DATA(IRQ53_MARK,\t\t\tPORT325_FN0),\n\tPINMUX_DATA(IRQ54_MARK,\t\t\tPORT326_FN0),\n\tPINMUX_DATA(IRQ55_MARK,\t\t\tPORT327_FN0),\n\tPINMUX_DATA(IRQ56_MARK,\t\t\tPORT328_FN0),\n\tPINMUX_DATA(IRQ57_MARK,\t\t\tPORT329_FN0),\n};\n\n#define __O\t(SH_PFC_PIN_CFG_OUTPUT)\n#define __IO\t(SH_PFC_PIN_CFG_INPUT | SH_PFC_PIN_CFG_OUTPUT)\n#define __PUD\t(SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n#define R8A73A4_PIN_IO_PU_PD(pin)       SH_PFC_PIN_CFG(pin, __IO | __PUD)\n#define R8A73A4_PIN_O(pin)              SH_PFC_PIN_CFG(pin, __O)\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tR8A73A4_PIN_IO_PU_PD(0), R8A73A4_PIN_IO_PU_PD(1),\n\tR8A73A4_PIN_IO_PU_PD(2), R8A73A4_PIN_IO_PU_PD(3),\n\tR8A73A4_PIN_IO_PU_PD(4), R8A73A4_PIN_IO_PU_PD(5),\n\tR8A73A4_PIN_IO_PU_PD(6), R8A73A4_PIN_IO_PU_PD(7),\n\tR8A73A4_PIN_IO_PU_PD(8), R8A73A4_PIN_IO_PU_PD(9),\n\tR8A73A4_PIN_IO_PU_PD(10), R8A73A4_PIN_IO_PU_PD(11),\n\tR8A73A4_PIN_IO_PU_PD(12), R8A73A4_PIN_IO_PU_PD(13),\n\tR8A73A4_PIN_IO_PU_PD(14), R8A73A4_PIN_IO_PU_PD(15),\n\tR8A73A4_PIN_IO_PU_PD(16), R8A73A4_PIN_IO_PU_PD(17),\n\tR8A73A4_PIN_IO_PU_PD(18), R8A73A4_PIN_IO_PU_PD(19),\n\tR8A73A4_PIN_IO_PU_PD(20), R8A73A4_PIN_IO_PU_PD(21),\n\tR8A73A4_PIN_IO_PU_PD(22), R8A73A4_PIN_IO_PU_PD(23),\n\tR8A73A4_PIN_IO_PU_PD(24), R8A73A4_PIN_IO_PU_PD(25),\n\tR8A73A4_PIN_IO_PU_PD(26), R8A73A4_PIN_IO_PU_PD(27),\n\tR8A73A4_PIN_IO_PU_PD(28), R8A73A4_PIN_IO_PU_PD(29),\n\tR8A73A4_PIN_IO_PU_PD(30),\n\tR8A73A4_PIN_IO_PU_PD(32), R8A73A4_PIN_IO_PU_PD(33),\n\tR8A73A4_PIN_IO_PU_PD(34), R8A73A4_PIN_IO_PU_PD(35),\n\tR8A73A4_PIN_IO_PU_PD(36), R8A73A4_PIN_IO_PU_PD(37),\n\tR8A73A4_PIN_IO_PU_PD(38), R8A73A4_PIN_IO_PU_PD(39),\n\tR8A73A4_PIN_IO_PU_PD(40),\n\tR8A73A4_PIN_IO_PU_PD(64), R8A73A4_PIN_IO_PU_PD(65),\n\tR8A73A4_PIN_IO_PU_PD(66), R8A73A4_PIN_IO_PU_PD(67),\n\tR8A73A4_PIN_IO_PU_PD(68), R8A73A4_PIN_IO_PU_PD(69),\n\tR8A73A4_PIN_IO_PU_PD(70), R8A73A4_PIN_IO_PU_PD(71),\n\tR8A73A4_PIN_IO_PU_PD(72), R8A73A4_PIN_IO_PU_PD(73),\n\tR8A73A4_PIN_O(74), R8A73A4_PIN_IO_PU_PD(75),\n\tR8A73A4_PIN_IO_PU_PD(76), R8A73A4_PIN_IO_PU_PD(77),\n\tR8A73A4_PIN_IO_PU_PD(78), R8A73A4_PIN_IO_PU_PD(79),\n\tR8A73A4_PIN_IO_PU_PD(80), R8A73A4_PIN_IO_PU_PD(81),\n\tR8A73A4_PIN_IO_PU_PD(82), R8A73A4_PIN_IO_PU_PD(83),\n\tR8A73A4_PIN_IO_PU_PD(84), R8A73A4_PIN_IO_PU_PD(85),\n\tR8A73A4_PIN_IO_PU_PD(96), R8A73A4_PIN_IO_PU_PD(97),\n\tR8A73A4_PIN_IO_PU_PD(98), R8A73A4_PIN_IO_PU_PD(99),\n\tR8A73A4_PIN_IO_PU_PD(100), R8A73A4_PIN_IO_PU_PD(101),\n\tR8A73A4_PIN_IO_PU_PD(102), R8A73A4_PIN_IO_PU_PD(103),\n\tR8A73A4_PIN_IO_PU_PD(104), R8A73A4_PIN_IO_PU_PD(105),\n\tR8A73A4_PIN_IO_PU_PD(106), R8A73A4_PIN_IO_PU_PD(107),\n\tR8A73A4_PIN_IO_PU_PD(108), R8A73A4_PIN_IO_PU_PD(109),\n\tR8A73A4_PIN_IO_PU_PD(110), R8A73A4_PIN_IO_PU_PD(111),\n\tR8A73A4_PIN_IO_PU_PD(112), R8A73A4_PIN_IO_PU_PD(113),\n\tR8A73A4_PIN_IO_PU_PD(114), R8A73A4_PIN_IO_PU_PD(115),\n\tR8A73A4_PIN_IO_PU_PD(116), R8A73A4_PIN_IO_PU_PD(117),\n\tR8A73A4_PIN_IO_PU_PD(118), R8A73A4_PIN_IO_PU_PD(119),\n\tR8A73A4_PIN_IO_PU_PD(120), R8A73A4_PIN_IO_PU_PD(121),\n\tR8A73A4_PIN_IO_PU_PD(122), R8A73A4_PIN_IO_PU_PD(123),\n\tR8A73A4_PIN_IO_PU_PD(124), R8A73A4_PIN_IO_PU_PD(125),\n\tR8A73A4_PIN_IO_PU_PD(126),\n\tR8A73A4_PIN_IO_PU_PD(128), R8A73A4_PIN_IO_PU_PD(129),\n\tR8A73A4_PIN_IO_PU_PD(130), R8A73A4_PIN_IO_PU_PD(131),\n\tR8A73A4_PIN_IO_PU_PD(132), R8A73A4_PIN_IO_PU_PD(133),\n\tR8A73A4_PIN_IO_PU_PD(134),\n\tR8A73A4_PIN_IO_PU_PD(160), R8A73A4_PIN_IO_PU_PD(161),\n\tR8A73A4_PIN_IO_PU_PD(162), R8A73A4_PIN_IO_PU_PD(163),\n\tR8A73A4_PIN_IO_PU_PD(164), R8A73A4_PIN_IO_PU_PD(165),\n\tR8A73A4_PIN_IO_PU_PD(166), R8A73A4_PIN_IO_PU_PD(167),\n\tR8A73A4_PIN_IO_PU_PD(168), R8A73A4_PIN_IO_PU_PD(169),\n\tR8A73A4_PIN_IO_PU_PD(170), R8A73A4_PIN_IO_PU_PD(171),\n\tR8A73A4_PIN_IO_PU_PD(172), R8A73A4_PIN_IO_PU_PD(173),\n\tR8A73A4_PIN_IO_PU_PD(174), R8A73A4_PIN_IO_PU_PD(175),\n\tR8A73A4_PIN_IO_PU_PD(176), R8A73A4_PIN_IO_PU_PD(177),\n\tR8A73A4_PIN_IO_PU_PD(178),\n\tR8A73A4_PIN_IO_PU_PD(192), R8A73A4_PIN_IO_PU_PD(193),\n\tR8A73A4_PIN_IO_PU_PD(194), R8A73A4_PIN_IO_PU_PD(195),\n\tR8A73A4_PIN_IO_PU_PD(196), R8A73A4_PIN_IO_PU_PD(197),\n\tR8A73A4_PIN_IO_PU_PD(198), R8A73A4_PIN_IO_PU_PD(199),\n\tR8A73A4_PIN_IO_PU_PD(200), R8A73A4_PIN_IO_PU_PD(201),\n\tR8A73A4_PIN_IO_PU_PD(202), R8A73A4_PIN_IO_PU_PD(203),\n\tR8A73A4_PIN_IO_PU_PD(204), R8A73A4_PIN_IO_PU_PD(205),\n\tR8A73A4_PIN_IO_PU_PD(206), R8A73A4_PIN_IO_PU_PD(207),\n\tR8A73A4_PIN_IO_PU_PD(208), R8A73A4_PIN_IO_PU_PD(209),\n\tR8A73A4_PIN_IO_PU_PD(210), R8A73A4_PIN_IO_PU_PD(211),\n\tR8A73A4_PIN_IO_PU_PD(212), R8A73A4_PIN_IO_PU_PD(213),\n\tR8A73A4_PIN_IO_PU_PD(214), R8A73A4_PIN_IO_PU_PD(215),\n\tR8A73A4_PIN_IO_PU_PD(216), R8A73A4_PIN_IO_PU_PD(217),\n\tR8A73A4_PIN_IO_PU_PD(218), R8A73A4_PIN_IO_PU_PD(219),\n\tR8A73A4_PIN_IO_PU_PD(220), R8A73A4_PIN_IO_PU_PD(221),\n\tR8A73A4_PIN_IO_PU_PD(222),\n\tR8A73A4_PIN_IO_PU_PD(224), R8A73A4_PIN_IO_PU_PD(225),\n\tR8A73A4_PIN_IO_PU_PD(226), R8A73A4_PIN_IO_PU_PD(227),\n\tR8A73A4_PIN_IO_PU_PD(228), R8A73A4_PIN_IO_PU_PD(229),\n\tR8A73A4_PIN_IO_PU_PD(230), R8A73A4_PIN_IO_PU_PD(231),\n\tR8A73A4_PIN_IO_PU_PD(232), R8A73A4_PIN_IO_PU_PD(233),\n\tR8A73A4_PIN_IO_PU_PD(234), R8A73A4_PIN_IO_PU_PD(235),\n\tR8A73A4_PIN_IO_PU_PD(236), R8A73A4_PIN_IO_PU_PD(237),\n\tR8A73A4_PIN_IO_PU_PD(238), R8A73A4_PIN_IO_PU_PD(239),\n\tR8A73A4_PIN_IO_PU_PD(240), R8A73A4_PIN_IO_PU_PD(241),\n\tR8A73A4_PIN_IO_PU_PD(242), R8A73A4_PIN_IO_PU_PD(243),\n\tR8A73A4_PIN_IO_PU_PD(244), R8A73A4_PIN_IO_PU_PD(245),\n\tR8A73A4_PIN_IO_PU_PD(246), R8A73A4_PIN_IO_PU_PD(247),\n\tR8A73A4_PIN_IO_PU_PD(248), R8A73A4_PIN_IO_PU_PD(249),\n\tR8A73A4_PIN_IO_PU_PD(250),\n\tR8A73A4_PIN_IO_PU_PD(256), R8A73A4_PIN_IO_PU_PD(257),\n\tR8A73A4_PIN_IO_PU_PD(258), R8A73A4_PIN_IO_PU_PD(259),\n\tR8A73A4_PIN_IO_PU_PD(260), R8A73A4_PIN_IO_PU_PD(261),\n\tR8A73A4_PIN_IO_PU_PD(262), R8A73A4_PIN_IO_PU_PD(263),\n\tR8A73A4_PIN_IO_PU_PD(264), R8A73A4_PIN_IO_PU_PD(265),\n\tR8A73A4_PIN_IO_PU_PD(266), R8A73A4_PIN_IO_PU_PD(267),\n\tR8A73A4_PIN_IO_PU_PD(268), R8A73A4_PIN_IO_PU_PD(269),\n\tR8A73A4_PIN_IO_PU_PD(270), R8A73A4_PIN_IO_PU_PD(271),\n\tR8A73A4_PIN_IO_PU_PD(272), R8A73A4_PIN_IO_PU_PD(273),\n\tR8A73A4_PIN_IO_PU_PD(274), R8A73A4_PIN_IO_PU_PD(275),\n\tR8A73A4_PIN_IO_PU_PD(276), R8A73A4_PIN_IO_PU_PD(277),\n\tR8A73A4_PIN_IO_PU_PD(278), R8A73A4_PIN_IO_PU_PD(279),\n\tR8A73A4_PIN_IO_PU_PD(280), R8A73A4_PIN_IO_PU_PD(281),\n\tR8A73A4_PIN_IO_PU_PD(282), R8A73A4_PIN_IO_PU_PD(283),\n\tR8A73A4_PIN_O(288), R8A73A4_PIN_IO_PU_PD(289),\n\tR8A73A4_PIN_IO_PU_PD(290), R8A73A4_PIN_IO_PU_PD(291),\n\tR8A73A4_PIN_IO_PU_PD(292), R8A73A4_PIN_IO_PU_PD(293),\n\tR8A73A4_PIN_IO_PU_PD(294), R8A73A4_PIN_IO_PU_PD(295),\n\tR8A73A4_PIN_IO_PU_PD(296), R8A73A4_PIN_IO_PU_PD(297),\n\tR8A73A4_PIN_IO_PU_PD(298), R8A73A4_PIN_IO_PU_PD(299),\n\tR8A73A4_PIN_IO_PU_PD(300), R8A73A4_PIN_IO_PU_PD(301),\n\tR8A73A4_PIN_IO_PU_PD(302), R8A73A4_PIN_IO_PU_PD(303),\n\tR8A73A4_PIN_IO_PU_PD(304), R8A73A4_PIN_IO_PU_PD(305),\n\tR8A73A4_PIN_IO_PU_PD(306), R8A73A4_PIN_IO_PU_PD(307),\n\tR8A73A4_PIN_IO_PU_PD(308),\n\tR8A73A4_PIN_IO_PU_PD(320), R8A73A4_PIN_IO_PU_PD(321),\n\tR8A73A4_PIN_IO_PU_PD(322), R8A73A4_PIN_IO_PU_PD(323),\n\tR8A73A4_PIN_IO_PU_PD(324), R8A73A4_PIN_IO_PU_PD(325),\n\tR8A73A4_PIN_IO_PU_PD(326), R8A73A4_PIN_IO_PU_PD(327),\n\tR8A73A4_PIN_IO_PU_PD(328), R8A73A4_PIN_IO_PU_PD(329),\n};\n\n \n#define IRQC_PINS_MUX(pin, irq_mark)\t\t\t\t\\\nstatic const unsigned int irqc_irq##irq_mark##_pins[] = {\t\\\n\tpin,\t\t\t\t\t\t\t\\\n};\t\t\t\t\t\t\t\t\\\nstatic const unsigned int irqc_irq##irq_mark##_mux[] = {\t\\\n\tIRQ##irq_mark##_MARK,\t\t\t\t\t\\\n}\nIRQC_PINS_MUX(0, 0);\nIRQC_PINS_MUX(1, 1);\nIRQC_PINS_MUX(2, 2);\nIRQC_PINS_MUX(3, 3);\nIRQC_PINS_MUX(4, 4);\nIRQC_PINS_MUX(5, 5);\nIRQC_PINS_MUX(6, 6);\nIRQC_PINS_MUX(7, 7);\nIRQC_PINS_MUX(8, 8);\nIRQC_PINS_MUX(9, 9);\nIRQC_PINS_MUX(10, 10);\nIRQC_PINS_MUX(11, 11);\nIRQC_PINS_MUX(12, 12);\nIRQC_PINS_MUX(13, 13);\nIRQC_PINS_MUX(14, 14);\nIRQC_PINS_MUX(15, 15);\nIRQC_PINS_MUX(66, 40);\nIRQC_PINS_MUX(84, 19);\nIRQC_PINS_MUX(85, 18);\nIRQC_PINS_MUX(102, 41);\nIRQC_PINS_MUX(103, 42);\nIRQC_PINS_MUX(109, 43);\nIRQC_PINS_MUX(110, 44);\nIRQC_PINS_MUX(111, 45);\nIRQC_PINS_MUX(112, 46);\nIRQC_PINS_MUX(113, 47);\nIRQC_PINS_MUX(114, 48);\nIRQC_PINS_MUX(115, 49);\nIRQC_PINS_MUX(160, 20);\nIRQC_PINS_MUX(161, 21);\nIRQC_PINS_MUX(162, 22);\nIRQC_PINS_MUX(163, 23);\nIRQC_PINS_MUX(175, 24);\nIRQC_PINS_MUX(176, 25);\nIRQC_PINS_MUX(177, 26);\nIRQC_PINS_MUX(178, 27);\nIRQC_PINS_MUX(192, 31);\nIRQC_PINS_MUX(193, 32);\nIRQC_PINS_MUX(194, 33);\nIRQC_PINS_MUX(195, 34);\nIRQC_PINS_MUX(196, 35);\nIRQC_PINS_MUX(197, 36);\nIRQC_PINS_MUX(198, 37);\nIRQC_PINS_MUX(199, 38);\nIRQC_PINS_MUX(200, 39);\nIRQC_PINS_MUX(290, 51);\nIRQC_PINS_MUX(296, 52);\nIRQC_PINS_MUX(301, 50);\nIRQC_PINS_MUX(320, 16);\nIRQC_PINS_MUX(321, 17);\nIRQC_PINS_MUX(322, 28);\nIRQC_PINS_MUX(323, 29);\nIRQC_PINS_MUX(324, 30);\nIRQC_PINS_MUX(325, 53);\nIRQC_PINS_MUX(326, 54);\nIRQC_PINS_MUX(327, 55);\nIRQC_PINS_MUX(328, 56);\nIRQC_PINS_MUX(329, 57);\n \nstatic const unsigned int mmc0_data_pins[] = {\n\t \n\t164, 165, 166, 167, 168, 169, 170, 171,\n};\nstatic const unsigned int mmc0_data_mux[] = {\n\tMMCD0_0_MARK, MMCD0_1_MARK, MMCD0_2_MARK, MMCD0_3_MARK,\n\tMMCD0_4_MARK, MMCD0_5_MARK, MMCD0_6_MARK, MMCD0_7_MARK,\n};\nstatic const unsigned int mmc0_ctrl_pins[] = {\n\t \n\t172, 173,\n};\nstatic const unsigned int mmc0_ctrl_mux[] = {\n\tMMCCMD0_MARK, MMCCLK0_MARK,\n};\n \nstatic const unsigned int mmc1_data_pins[] = {\n\t \n\t199, 198, 197, 196, 195, 194, 193, 192,\n};\nstatic const unsigned int mmc1_data_mux[] = {\n\tMMCD1_0_MARK, MMCD1_1_MARK, MMCD1_2_MARK, MMCD1_3_MARK,\n\tMMCD1_4_MARK, MMCD1_5_MARK, MMCD1_6_MARK, MMCD1_7_MARK,\n};\nstatic const unsigned int mmc1_ctrl_pins[] = {\n\t \n\t200, 203,\n};\nstatic const unsigned int mmc1_ctrl_mux[] = {\n\tMMCCMD1_MARK, MMCCLK1_MARK,\n};\n \nstatic const unsigned int scifa0_data_pins[] = {\n\t \n\t117, 116,\n};\nstatic const unsigned int scifa0_data_mux[] = {\n\tSCIFA0_RXD_MARK, SCIFA0_TXD_MARK,\n};\nstatic const unsigned int scifa0_clk_pins[] = {\n\t \n\t34,\n};\nstatic const unsigned int scifa0_clk_mux[] = {\n\tSCIFA0_SCK_MARK,\n};\nstatic const unsigned int scifa0_ctrl_pins[] = {\n\t \n\t32, 33,\n};\nstatic const unsigned int scifa0_ctrl_mux[] = {\n\tSCIFA0_RTS_MARK, SCIFA0_CTS_MARK,\n};\n \nstatic const unsigned int scifa1_data_pins[] = {\n\t \n\t119, 118,\n};\nstatic const unsigned int scifa1_data_mux[] = {\n\tSCIFA1_RXD_MARK, SCIFA1_TXD_MARK,\n};\nstatic const unsigned int scifa1_clk_pins[] = {\n\t \n\t37,\n};\nstatic const unsigned int scifa1_clk_mux[] = {\n\tSCIFA1_SCK_MARK,\n};\nstatic const unsigned int scifa1_ctrl_pins[] = {\n\t \n\t35, 36,\n};\nstatic const unsigned int scifa1_ctrl_mux[] = {\n\tSCIFA1_RTS_MARK, SCIFA1_CTS_MARK,\n};\n \nstatic const unsigned int scifb0_data_pins[] = {\n\t \n\t123, 122,\n};\nstatic const unsigned int scifb0_data_mux[] = {\n\tSCIFB0_RXD_MARK, SCIFB0_TXD_MARK,\n};\nstatic const unsigned int scifb0_clk_pins[] = {\n\t \n\t40,\n};\nstatic const unsigned int scifb0_clk_mux[] = {\n\tSCIFB0_SCK_MARK,\n};\nstatic const unsigned int scifb0_ctrl_pins[] = {\n\t \n\t38, 39,\n};\nstatic const unsigned int scifb0_ctrl_mux[] = {\n\tSCIFB0_RTS_MARK, SCIFB0_CTS_MARK,\n};\n \nstatic const unsigned int scifb1_data_pins[] = {\n\t \n\t27, 26,\n};\nstatic const unsigned int scifb1_data_mux[] = {\n\tSCIFB1_RXD_27_MARK, SCIFB1_TXD_26_MARK,\n};\nstatic const unsigned int scifb1_clk_pins[] = {\n\t \n\t28,\n};\nstatic const unsigned int scifb1_clk_mux[] = {\n\tSCIFB1_SCK_28_MARK,\n};\nstatic const unsigned int scifb1_ctrl_pins[] = {\n\t \n\t24, 25,\n};\nstatic const unsigned int scifb1_ctrl_mux[] = {\n\tSCIFB1_RTS_24_MARK, SCIFB1_CTS_25_MARK,\n};\nstatic const unsigned int scifb1_data_b_pins[] = {\n\t \n\t72, 67,\n};\nstatic const unsigned int scifb1_data_b_mux[] = {\n\tSCIFB1_RXD_72_MARK, SCIFB1_TXD_67_MARK,\n};\nstatic const unsigned int scifb1_clk_b_pins[] = {\n\t \n\t261,\n};\nstatic const unsigned int scifb1_clk_b_mux[] = {\n\tSCIFB1_SCK_261_MARK,\n};\nstatic const unsigned int scifb1_ctrl_b_pins[] = {\n\t \n\t70, 71,\n};\nstatic const unsigned int scifb1_ctrl_b_mux[] = {\n\tSCIFB1_RTS_70_MARK, SCIFB1_CTS_71_MARK,\n};\n \nstatic const unsigned int scifb2_data_pins[] = {\n\t \n\t69, 68,\n};\nstatic const unsigned int scifb2_data_mux[] = {\n\tSCIFB2_RXD_69_MARK, SCIFB2_TXD_68_MARK,\n};\nstatic const unsigned int scifb2_clk_pins[] = {\n\t \n\t262,\n};\nstatic const unsigned int scifb2_clk_mux[] = {\n\tSCIFB2_SCK_262_MARK,\n};\nstatic const unsigned int scifb2_ctrl_pins[] = {\n\t \n\t73, 66,\n};\nstatic const unsigned int scifb2_ctrl_mux[] = {\n\tSCIFB2_RTS_73_MARK, SCIFB2_CTS_66_MARK,\n};\nstatic const unsigned int scifb2_data_b_pins[] = {\n\t \n\t297, 295,\n};\nstatic const unsigned int scifb2_data_b_mux[] = {\n\tSCIFB2_RXD_297_MARK, SCIFB2_TXD_295_MARK,\n};\nstatic const unsigned int scifb2_clk_b_pins[] = {\n\t \n\t299,\n};\nstatic const unsigned int scifb2_clk_b_mux[] = {\n\tSCIFB2_SCK_299_MARK,\n};\nstatic const unsigned int scifb2_ctrl_b_pins[] = {\n\t \n\t300, 298,\n};\nstatic const unsigned int scifb2_ctrl_b_mux[] = {\n\tSCIFB2_RTS_300_MARK, SCIFB2_CTS_298_MARK,\n};\n \nstatic const unsigned int scifb3_data_pins[] = {\n\t \n\t22, 21,\n};\nstatic const unsigned int scifb3_data_mux[] = {\n\tSCIFB3_RXD_22_MARK, SCIFB3_TXD_21_MARK,\n};\nstatic const unsigned int scifb3_clk_pins[] = {\n\t \n\t23,\n};\nstatic const unsigned int scifb3_clk_mux[] = {\n\tSCIFB3_SCK_23_MARK,\n};\nstatic const unsigned int scifb3_ctrl_pins[] = {\n\t \n\t19, 20,\n};\nstatic const unsigned int scifb3_ctrl_mux[] = {\n\tSCIFB3_RTS_19_MARK, SCIFB3_CTS_20_MARK,\n};\nstatic const unsigned int scifb3_data_b_pins[] = {\n\t \n\t120, 121,\n};\nstatic const unsigned int scifb3_data_b_mux[] = {\n\tSCIFB3_RXD_120_MARK, SCIFB3_TXD_121_MARK,\n};\nstatic const unsigned int scifb3_clk_b_pins[] = {\n\t \n\t40,\n};\nstatic const unsigned int scifb3_clk_b_mux[] = {\n\tSCIFB3_SCK_40_MARK,\n};\nstatic const unsigned int scifb3_ctrl_b_pins[] = {\n\t \n\t38, 39,\n};\nstatic const unsigned int scifb3_ctrl_b_mux[] = {\n\tSCIFB3_RTS_38_MARK, SCIFB3_CTS_39_MARK,\n};\n \nstatic const unsigned int sdhi0_data_pins[] = {\n\t \n\t302, 303, 304, 305,\n};\nstatic const unsigned int sdhi0_data_mux[] = {\n\tSDHID0_0_MARK, SDHID0_1_MARK, SDHID0_2_MARK, SDHID0_3_MARK,\n};\nstatic const unsigned int sdhi0_ctrl_pins[] = {\n\t \n\t308, 306,\n};\nstatic const unsigned int sdhi0_ctrl_mux[] = {\n\tSDHICLK0_MARK, SDHICMD0_MARK,\n};\nstatic const unsigned int sdhi0_cd_pins[] = {\n\t \n\t301,\n};\nstatic const unsigned int sdhi0_cd_mux[] = {\n\tSDHICD0_MARK,\n};\nstatic const unsigned int sdhi0_wp_pins[] = {\n\t \n\t307,\n};\nstatic const unsigned int sdhi0_wp_mux[] = {\n\tSDHIWP0_MARK,\n};\n \nstatic const unsigned int sdhi1_data_pins[] = {\n\t \n\t289, 290, 291, 292,\n};\nstatic const unsigned int sdhi1_data_mux[] = {\n\tSDHID1_0_MARK, SDHID1_1_MARK, SDHID1_2_MARK, SDHID1_3_MARK,\n};\nstatic const unsigned int sdhi1_ctrl_pins[] = {\n\t \n\t293, 294,\n};\nstatic const unsigned int sdhi1_ctrl_mux[] = {\n\tSDHICLK1_MARK, SDHICMD1_MARK,\n};\n \nstatic const unsigned int sdhi2_data_pins[] = {\n\t \n\t295, 296, 297, 298,\n};\nstatic const unsigned int sdhi2_data_mux[] = {\n\tSDHID2_0_MARK, SDHID2_1_MARK, SDHID2_2_MARK, SDHID2_3_MARK,\n};\nstatic const unsigned int sdhi2_ctrl_pins[] = {\n\t \n\t299, 300,\n};\nstatic const unsigned int sdhi2_ctrl_mux[] = {\n\tSDHICLK2_MARK, SDHICMD2_MARK,\n};\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tSH_PFC_PIN_GROUP(irqc_irq0),\n\tSH_PFC_PIN_GROUP(irqc_irq1),\n\tSH_PFC_PIN_GROUP(irqc_irq2),\n\tSH_PFC_PIN_GROUP(irqc_irq3),\n\tSH_PFC_PIN_GROUP(irqc_irq4),\n\tSH_PFC_PIN_GROUP(irqc_irq5),\n\tSH_PFC_PIN_GROUP(irqc_irq6),\n\tSH_PFC_PIN_GROUP(irqc_irq7),\n\tSH_PFC_PIN_GROUP(irqc_irq8),\n\tSH_PFC_PIN_GROUP(irqc_irq9),\n\tSH_PFC_PIN_GROUP(irqc_irq10),\n\tSH_PFC_PIN_GROUP(irqc_irq11),\n\tSH_PFC_PIN_GROUP(irqc_irq12),\n\tSH_PFC_PIN_GROUP(irqc_irq13),\n\tSH_PFC_PIN_GROUP(irqc_irq14),\n\tSH_PFC_PIN_GROUP(irqc_irq15),\n\tSH_PFC_PIN_GROUP(irqc_irq16),\n\tSH_PFC_PIN_GROUP(irqc_irq17),\n\tSH_PFC_PIN_GROUP(irqc_irq18),\n\tSH_PFC_PIN_GROUP(irqc_irq19),\n\tSH_PFC_PIN_GROUP(irqc_irq20),\n\tSH_PFC_PIN_GROUP(irqc_irq21),\n\tSH_PFC_PIN_GROUP(irqc_irq22),\n\tSH_PFC_PIN_GROUP(irqc_irq23),\n\tSH_PFC_PIN_GROUP(irqc_irq24),\n\tSH_PFC_PIN_GROUP(irqc_irq25),\n\tSH_PFC_PIN_GROUP(irqc_irq26),\n\tSH_PFC_PIN_GROUP(irqc_irq27),\n\tSH_PFC_PIN_GROUP(irqc_irq28),\n\tSH_PFC_PIN_GROUP(irqc_irq29),\n\tSH_PFC_PIN_GROUP(irqc_irq30),\n\tSH_PFC_PIN_GROUP(irqc_irq31),\n\tSH_PFC_PIN_GROUP(irqc_irq32),\n\tSH_PFC_PIN_GROUP(irqc_irq33),\n\tSH_PFC_PIN_GROUP(irqc_irq34),\n\tSH_PFC_PIN_GROUP(irqc_irq35),\n\tSH_PFC_PIN_GROUP(irqc_irq36),\n\tSH_PFC_PIN_GROUP(irqc_irq37),\n\tSH_PFC_PIN_GROUP(irqc_irq38),\n\tSH_PFC_PIN_GROUP(irqc_irq39),\n\tSH_PFC_PIN_GROUP(irqc_irq40),\n\tSH_PFC_PIN_GROUP(irqc_irq41),\n\tSH_PFC_PIN_GROUP(irqc_irq42),\n\tSH_PFC_PIN_GROUP(irqc_irq43),\n\tSH_PFC_PIN_GROUP(irqc_irq44),\n\tSH_PFC_PIN_GROUP(irqc_irq45),\n\tSH_PFC_PIN_GROUP(irqc_irq46),\n\tSH_PFC_PIN_GROUP(irqc_irq47),\n\tSH_PFC_PIN_GROUP(irqc_irq48),\n\tSH_PFC_PIN_GROUP(irqc_irq49),\n\tSH_PFC_PIN_GROUP(irqc_irq50),\n\tSH_PFC_PIN_GROUP(irqc_irq51),\n\tSH_PFC_PIN_GROUP(irqc_irq52),\n\tSH_PFC_PIN_GROUP(irqc_irq53),\n\tSH_PFC_PIN_GROUP(irqc_irq54),\n\tSH_PFC_PIN_GROUP(irqc_irq55),\n\tSH_PFC_PIN_GROUP(irqc_irq56),\n\tSH_PFC_PIN_GROUP(irqc_irq57),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 1),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 4),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 8),\n\tSH_PFC_PIN_GROUP(mmc0_ctrl),\n\tBUS_DATA_PIN_GROUP(mmc1_data, 1),\n\tBUS_DATA_PIN_GROUP(mmc1_data, 4),\n\tBUS_DATA_PIN_GROUP(mmc1_data, 8),\n\tSH_PFC_PIN_GROUP(mmc1_ctrl),\n\tSH_PFC_PIN_GROUP(scifa0_data),\n\tSH_PFC_PIN_GROUP(scifa0_clk),\n\tSH_PFC_PIN_GROUP(scifa0_ctrl),\n\tSH_PFC_PIN_GROUP(scifa1_data),\n\tSH_PFC_PIN_GROUP(scifa1_clk),\n\tSH_PFC_PIN_GROUP(scifa1_ctrl),\n\tSH_PFC_PIN_GROUP(scifb0_data),\n\tSH_PFC_PIN_GROUP(scifb0_clk),\n\tSH_PFC_PIN_GROUP(scifb0_ctrl),\n\tSH_PFC_PIN_GROUP(scifb1_data),\n\tSH_PFC_PIN_GROUP(scifb1_clk),\n\tSH_PFC_PIN_GROUP(scifb1_ctrl),\n\tSH_PFC_PIN_GROUP(scifb1_data_b),\n\tSH_PFC_PIN_GROUP(scifb1_clk_b),\n\tSH_PFC_PIN_GROUP(scifb1_ctrl_b),\n\tSH_PFC_PIN_GROUP(scifb2_data),\n\tSH_PFC_PIN_GROUP(scifb2_clk),\n\tSH_PFC_PIN_GROUP(scifb2_ctrl),\n\tSH_PFC_PIN_GROUP(scifb2_data_b),\n\tSH_PFC_PIN_GROUP(scifb2_clk_b),\n\tSH_PFC_PIN_GROUP(scifb2_ctrl_b),\n\tSH_PFC_PIN_GROUP(scifb3_data),\n\tSH_PFC_PIN_GROUP(scifb3_clk),\n\tSH_PFC_PIN_GROUP(scifb3_ctrl),\n\tSH_PFC_PIN_GROUP(scifb3_data_b),\n\tSH_PFC_PIN_GROUP(scifb3_clk_b),\n\tSH_PFC_PIN_GROUP(scifb3_ctrl_b),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi0_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi0_cd),\n\tSH_PFC_PIN_GROUP(sdhi0_wp),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi1_ctrl),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi2_ctrl),\n};\n\nstatic const char * const irqc_groups[] = {\n\t\"irqc_irq0\",\n\t\"irqc_irq1\",\n\t\"irqc_irq2\",\n\t\"irqc_irq3\",\n\t\"irqc_irq4\",\n\t\"irqc_irq5\",\n\t\"irqc_irq6\",\n\t\"irqc_irq7\",\n\t\"irqc_irq8\",\n\t\"irqc_irq9\",\n\t\"irqc_irq10\",\n\t\"irqc_irq11\",\n\t\"irqc_irq12\",\n\t\"irqc_irq13\",\n\t\"irqc_irq14\",\n\t\"irqc_irq15\",\n\t\"irqc_irq16\",\n\t\"irqc_irq17\",\n\t\"irqc_irq18\",\n\t\"irqc_irq19\",\n\t\"irqc_irq20\",\n\t\"irqc_irq21\",\n\t\"irqc_irq22\",\n\t\"irqc_irq23\",\n\t\"irqc_irq24\",\n\t\"irqc_irq25\",\n\t\"irqc_irq26\",\n\t\"irqc_irq27\",\n\t\"irqc_irq28\",\n\t\"irqc_irq29\",\n\t\"irqc_irq30\",\n\t\"irqc_irq31\",\n\t\"irqc_irq32\",\n\t\"irqc_irq33\",\n\t\"irqc_irq34\",\n\t\"irqc_irq35\",\n\t\"irqc_irq36\",\n\t\"irqc_irq37\",\n\t\"irqc_irq38\",\n\t\"irqc_irq39\",\n\t\"irqc_irq40\",\n\t\"irqc_irq41\",\n\t\"irqc_irq42\",\n\t\"irqc_irq43\",\n\t\"irqc_irq44\",\n\t\"irqc_irq45\",\n\t\"irqc_irq46\",\n\t\"irqc_irq47\",\n\t\"irqc_irq48\",\n\t\"irqc_irq49\",\n\t\"irqc_irq50\",\n\t\"irqc_irq51\",\n\t\"irqc_irq52\",\n\t\"irqc_irq53\",\n\t\"irqc_irq54\",\n\t\"irqc_irq55\",\n\t\"irqc_irq56\",\n\t\"irqc_irq57\",\n};\n\nstatic const char * const mmc0_groups[] = {\n\t\"mmc0_data1\",\n\t\"mmc0_data4\",\n\t\"mmc0_data8\",\n\t\"mmc0_ctrl\",\n};\n\nstatic const char * const mmc1_groups[] = {\n\t\"mmc1_data1\",\n\t\"mmc1_data4\",\n\t\"mmc1_data8\",\n\t\"mmc1_ctrl\",\n};\n\nstatic const char * const scifa0_groups[] = {\n\t\"scifa0_data\",\n\t\"scifa0_clk\",\n\t\"scifa0_ctrl\",\n};\n\nstatic const char * const scifa1_groups[] = {\n\t\"scifa1_data\",\n\t\"scifa1_clk\",\n\t\"scifa1_ctrl\",\n};\n\nstatic const char * const scifb0_groups[] = {\n\t\"scifb0_data\",\n\t\"scifb0_clk\",\n\t\"scifb0_ctrl\",\n};\n\nstatic const char * const scifb1_groups[] = {\n\t\"scifb1_data\",\n\t\"scifb1_clk\",\n\t\"scifb1_ctrl\",\n\t\"scifb1_data_b\",\n\t\"scifb1_clk_b\",\n\t\"scifb1_ctrl_b\",\n};\n\nstatic const char * const scifb2_groups[] = {\n\t\"scifb2_data\",\n\t\"scifb2_clk\",\n\t\"scifb2_ctrl\",\n\t\"scifb2_data_b\",\n\t\"scifb2_clk_b\",\n\t\"scifb2_ctrl_b\",\n};\n\nstatic const char * const scifb3_groups[] = {\n\t\"scifb3_data\",\n\t\"scifb3_clk\",\n\t\"scifb3_ctrl\",\n\t\"scifb3_data_b\",\n\t\"scifb3_clk_b\",\n\t\"scifb3_ctrl_b\",\n};\n\nstatic const char * const sdhi0_groups[] = {\n\t\"sdhi0_data1\",\n\t\"sdhi0_data4\",\n\t\"sdhi0_ctrl\",\n\t\"sdhi0_cd\",\n\t\"sdhi0_wp\",\n};\n\nstatic const char * const sdhi1_groups[] = {\n\t\"sdhi1_data1\",\n\t\"sdhi1_data4\",\n\t\"sdhi1_ctrl\",\n};\n\nstatic const char * const sdhi2_groups[] = {\n\t\"sdhi2_data1\",\n\t\"sdhi2_data4\",\n\t\"sdhi2_ctrl\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(irqc),\n\tSH_PFC_FUNCTION(mmc0),\n\tSH_PFC_FUNCTION(mmc1),\n\tSH_PFC_FUNCTION(scifa0),\n\tSH_PFC_FUNCTION(scifa1),\n\tSH_PFC_FUNCTION(scifb0),\n\tSH_PFC_FUNCTION(scifb1),\n\tSH_PFC_FUNCTION(scifb2),\n\tSH_PFC_FUNCTION(scifb3),\n\tSH_PFC_FUNCTION(sdhi0),\n\tSH_PFC_FUNCTION(sdhi1),\n\tSH_PFC_FUNCTION(sdhi2),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\tPORTCR(0, 0xe6050000),\n\tPORTCR(1, 0xe6050001),\n\tPORTCR(2, 0xe6050002),\n\tPORTCR(3, 0xe6050003),\n\tPORTCR(4, 0xe6050004),\n\tPORTCR(5, 0xe6050005),\n\tPORTCR(6, 0xe6050006),\n\tPORTCR(7, 0xe6050007),\n\tPORTCR(8, 0xe6050008),\n\tPORTCR(9, 0xe6050009),\n\tPORTCR(10, 0xe605000A),\n\tPORTCR(11, 0xe605000B),\n\tPORTCR(12, 0xe605000C),\n\tPORTCR(13, 0xe605000D),\n\tPORTCR(14, 0xe605000E),\n\tPORTCR(15, 0xe605000F),\n\tPORTCR(16, 0xe6050010),\n\tPORTCR(17, 0xe6050011),\n\tPORTCR(18, 0xe6050012),\n\tPORTCR(19, 0xe6050013),\n\tPORTCR(20, 0xe6050014),\n\tPORTCR(21, 0xe6050015),\n\tPORTCR(22, 0xe6050016),\n\tPORTCR(23, 0xe6050017),\n\tPORTCR(24, 0xe6050018),\n\tPORTCR(25, 0xe6050019),\n\tPORTCR(26, 0xe605001A),\n\tPORTCR(27, 0xe605001B),\n\tPORTCR(28, 0xe605001C),\n\tPORTCR(29, 0xe605001D),\n\tPORTCR(30, 0xe605001E),\n\tPORTCR(32, 0xe6051020),\n\tPORTCR(33, 0xe6051021),\n\tPORTCR(34, 0xe6051022),\n\tPORTCR(35, 0xe6051023),\n\tPORTCR(36, 0xe6051024),\n\tPORTCR(37, 0xe6051025),\n\tPORTCR(38, 0xe6051026),\n\tPORTCR(39, 0xe6051027),\n\tPORTCR(40, 0xe6051028),\n\tPORTCR(64, 0xe6050040),\n\tPORTCR(65, 0xe6050041),\n\tPORTCR(66, 0xe6050042),\n\tPORTCR(67, 0xe6050043),\n\tPORTCR(68, 0xe6050044),\n\tPORTCR(69, 0xe6050045),\n\tPORTCR(70, 0xe6050046),\n\tPORTCR(71, 0xe6050047),\n\tPORTCR(72, 0xe6050048),\n\tPORTCR(73, 0xe6050049),\n\tPORTCR(74, 0xe605004A),\n\tPORTCR(75, 0xe605004B),\n\tPORTCR(76, 0xe605004C),\n\tPORTCR(77, 0xe605004D),\n\tPORTCR(78, 0xe605004E),\n\tPORTCR(79, 0xe605004F),\n\tPORTCR(80, 0xe6050050),\n\tPORTCR(81, 0xe6050051),\n\tPORTCR(82, 0xe6050052),\n\tPORTCR(83, 0xe6050053),\n\tPORTCR(84, 0xe6050054),\n\tPORTCR(85, 0xe6050055),\n\tPORTCR(96, 0xe6051060),\n\tPORTCR(97, 0xe6051061),\n\tPORTCR(98, 0xe6051062),\n\tPORTCR(99, 0xe6051063),\n\tPORTCR(100, 0xe6051064),\n\tPORTCR(101, 0xe6051065),\n\tPORTCR(102, 0xe6051066),\n\tPORTCR(103, 0xe6051067),\n\tPORTCR(104, 0xe6051068),\n\tPORTCR(105, 0xe6051069),\n\tPORTCR(106, 0xe605106A),\n\tPORTCR(107, 0xe605106B),\n\tPORTCR(108, 0xe605106C),\n\tPORTCR(109, 0xe605106D),\n\tPORTCR(110, 0xe605106E),\n\tPORTCR(111, 0xe605106F),\n\tPORTCR(112, 0xe6051070),\n\tPORTCR(113, 0xe6051071),\n\tPORTCR(114, 0xe6051072),\n\tPORTCR(115, 0xe6051073),\n\tPORTCR(116, 0xe6051074),\n\tPORTCR(117, 0xe6051075),\n\tPORTCR(118, 0xe6051076),\n\tPORTCR(119, 0xe6051077),\n\tPORTCR(120, 0xe6051078),\n\tPORTCR(121, 0xe6051079),\n\tPORTCR(122, 0xe605107A),\n\tPORTCR(123, 0xe605107B),\n\tPORTCR(124, 0xe605107C),\n\tPORTCR(125, 0xe605107D),\n\tPORTCR(126, 0xe605107E),\n\tPORTCR(128, 0xe6051080),\n\tPORTCR(129, 0xe6051081),\n\tPORTCR(130, 0xe6051082),\n\tPORTCR(131, 0xe6051083),\n\tPORTCR(132, 0xe6051084),\n\tPORTCR(133, 0xe6051085),\n\tPORTCR(134, 0xe6051086),\n\tPORTCR(160, 0xe60520A0),\n\tPORTCR(161, 0xe60520A1),\n\tPORTCR(162, 0xe60520A2),\n\tPORTCR(163, 0xe60520A3),\n\tPORTCR(164, 0xe60520A4),\n\tPORTCR(165, 0xe60520A5),\n\tPORTCR(166, 0xe60520A6),\n\tPORTCR(167, 0xe60520A7),\n\tPORTCR(168, 0xe60520A8),\n\tPORTCR(169, 0xe60520A9),\n\tPORTCR(170, 0xe60520AA),\n\tPORTCR(171, 0xe60520AB),\n\tPORTCR(172, 0xe60520AC),\n\tPORTCR(173, 0xe60520AD),\n\tPORTCR(174, 0xe60520AE),\n\tPORTCR(175, 0xe60520AF),\n\tPORTCR(176, 0xe60520B0),\n\tPORTCR(177, 0xe60520B1),\n\tPORTCR(178, 0xe60520B2),\n\tPORTCR(192, 0xe60520C0),\n\tPORTCR(193, 0xe60520C1),\n\tPORTCR(194, 0xe60520C2),\n\tPORTCR(195, 0xe60520C3),\n\tPORTCR(196, 0xe60520C4),\n\tPORTCR(197, 0xe60520C5),\n\tPORTCR(198, 0xe60520C6),\n\tPORTCR(199, 0xe60520C7),\n\tPORTCR(200, 0xe60520C8),\n\tPORTCR(201, 0xe60520C9),\n\tPORTCR(202, 0xe60520CA),\n\tPORTCR(203, 0xe60520CB),\n\tPORTCR(204, 0xe60520CC),\n\tPORTCR(205, 0xe60520CD),\n\tPORTCR(206, 0xe60520CE),\n\tPORTCR(207, 0xe60520CF),\n\tPORTCR(208, 0xe60520D0),\n\tPORTCR(209, 0xe60520D1),\n\tPORTCR(210, 0xe60520D2),\n\tPORTCR(211, 0xe60520D3),\n\tPORTCR(212, 0xe60520D4),\n\tPORTCR(213, 0xe60520D5),\n\tPORTCR(214, 0xe60520D6),\n\tPORTCR(215, 0xe60520D7),\n\tPORTCR(216, 0xe60520D8),\n\tPORTCR(217, 0xe60520D9),\n\tPORTCR(218, 0xe60520DA),\n\tPORTCR(219, 0xe60520DB),\n\tPORTCR(220, 0xe60520DC),\n\tPORTCR(221, 0xe60520DD),\n\tPORTCR(222, 0xe60520DE),\n\tPORTCR(224, 0xe60520E0),\n\tPORTCR(225, 0xe60520E1),\n\tPORTCR(226, 0xe60520E2),\n\tPORTCR(227, 0xe60520E3),\n\tPORTCR(228, 0xe60520E4),\n\tPORTCR(229, 0xe60520E5),\n\tPORTCR(230, 0xe60520e6),\n\tPORTCR(231, 0xe60520E7),\n\tPORTCR(232, 0xe60520E8),\n\tPORTCR(233, 0xe60520E9),\n\tPORTCR(234, 0xe60520EA),\n\tPORTCR(235, 0xe60520EB),\n\tPORTCR(236, 0xe60520EC),\n\tPORTCR(237, 0xe60520ED),\n\tPORTCR(238, 0xe60520EE),\n\tPORTCR(239, 0xe60520EF),\n\tPORTCR(240, 0xe60520F0),\n\tPORTCR(241, 0xe60520F1),\n\tPORTCR(242, 0xe60520F2),\n\tPORTCR(243, 0xe60520F3),\n\tPORTCR(244, 0xe60520F4),\n\tPORTCR(245, 0xe60520F5),\n\tPORTCR(246, 0xe60520F6),\n\tPORTCR(247, 0xe60520F7),\n\tPORTCR(248, 0xe60520F8),\n\tPORTCR(249, 0xe60520F9),\n\tPORTCR(250, 0xe60520FA),\n\tPORTCR(256, 0xe6052100),\n\tPORTCR(257, 0xe6052101),\n\tPORTCR(258, 0xe6052102),\n\tPORTCR(259, 0xe6052103),\n\tPORTCR(260, 0xe6052104),\n\tPORTCR(261, 0xe6052105),\n\tPORTCR(262, 0xe6052106),\n\tPORTCR(263, 0xe6052107),\n\tPORTCR(264, 0xe6052108),\n\tPORTCR(265, 0xe6052109),\n\tPORTCR(266, 0xe605210A),\n\tPORTCR(267, 0xe605210B),\n\tPORTCR(268, 0xe605210C),\n\tPORTCR(269, 0xe605210D),\n\tPORTCR(270, 0xe605210E),\n\tPORTCR(271, 0xe605210F),\n\tPORTCR(272, 0xe6052110),\n\tPORTCR(273, 0xe6052111),\n\tPORTCR(274, 0xe6052112),\n\tPORTCR(275, 0xe6052113),\n\tPORTCR(276, 0xe6052114),\n\tPORTCR(277, 0xe6052115),\n\tPORTCR(278, 0xe6052116),\n\tPORTCR(279, 0xe6052117),\n\tPORTCR(280, 0xe6052118),\n\tPORTCR(281, 0xe6052119),\n\tPORTCR(282, 0xe605211A),\n\tPORTCR(283, 0xe605211B),\n\tPORTCR(288, 0xe6053120),\n\tPORTCR(289, 0xe6053121),\n\tPORTCR(290, 0xe6053122),\n\tPORTCR(291, 0xe6053123),\n\tPORTCR(292, 0xe6053124),\n\tPORTCR(293, 0xe6053125),\n\tPORTCR(294, 0xe6053126),\n\tPORTCR(295, 0xe6053127),\n\tPORTCR(296, 0xe6053128),\n\tPORTCR(297, 0xe6053129),\n\tPORTCR(298, 0xe605312A),\n\tPORTCR(299, 0xe605312B),\n\tPORTCR(300, 0xe605312C),\n\tPORTCR(301, 0xe605312D),\n\tPORTCR(302, 0xe605312E),\n\tPORTCR(303, 0xe605312F),\n\tPORTCR(304, 0xe6053130),\n\tPORTCR(305, 0xe6053131),\n\tPORTCR(306, 0xe6053132),\n\tPORTCR(307, 0xe6053133),\n\tPORTCR(308, 0xe6053134),\n\tPORTCR(320, 0xe6053140),\n\tPORTCR(321, 0xe6053141),\n\tPORTCR(322, 0xe6053142),\n\tPORTCR(323, 0xe6053143),\n\tPORTCR(324, 0xe6053144),\n\tPORTCR(325, 0xe6053145),\n\tPORTCR(326, 0xe6053146),\n\tPORTCR(327, 0xe6053147),\n\tPORTCR(328, 0xe6053148),\n\tPORTCR(329, 0xe6053149),\n\n\t{ PINMUX_CFG_REG(\"MSEL1CR\", 0xe605800c, 32, 1, GROUP(\n\t\t\tMSEL1CR_31_0, MSEL1CR_31_1,\n\t\t\t0, 0,\n\t\t\t0, 0,\n\t\t\t0, 0,\n\t\t\tMSEL1CR_27_0, MSEL1CR_27_1,\n\t\t\t0, 0,\n\t\t\tMSEL1CR_25_0, MSEL1CR_25_1,\n\t\t\tMSEL1CR_24_0, MSEL1CR_24_1,\n\t\t\t0, 0,\n\t\t\tMSEL1CR_22_0, MSEL1CR_22_1,\n\t\t\tMSEL1CR_21_0, MSEL1CR_21_1,\n\t\t\tMSEL1CR_20_0, MSEL1CR_20_1,\n\t\t\tMSEL1CR_19_0, MSEL1CR_19_1,\n\t\t\tMSEL1CR_18_0, MSEL1CR_18_1,\n\t\t\tMSEL1CR_17_0, MSEL1CR_17_1,\n\t\t\tMSEL1CR_16_0, MSEL1CR_16_1,\n\t\t\tMSEL1CR_15_0, MSEL1CR_15_1,\n\t\t\tMSEL1CR_14_0, MSEL1CR_14_1,\n\t\t\tMSEL1CR_13_0, MSEL1CR_13_1,\n\t\t\tMSEL1CR_12_0, MSEL1CR_12_1,\n\t\t\tMSEL1CR_11_0, MSEL1CR_11_1,\n\t\t\tMSEL1CR_10_0, MSEL1CR_10_1,\n\t\t\tMSEL1CR_09_0, MSEL1CR_09_1,\n\t\t\tMSEL1CR_08_0, MSEL1CR_08_1,\n\t\t\tMSEL1CR_07_0, MSEL1CR_07_1,\n\t\t\tMSEL1CR_06_0, MSEL1CR_06_1,\n\t\t\tMSEL1CR_05_0, MSEL1CR_05_1,\n\t\t\tMSEL1CR_04_0, MSEL1CR_04_1,\n\t\t\tMSEL1CR_03_0, MSEL1CR_03_1,\n\t\t\tMSEL1CR_02_0, MSEL1CR_02_1,\n\t\t\tMSEL1CR_01_0, MSEL1CR_01_1,\n\t\t\tMSEL1CR_00_0, MSEL1CR_00_1,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MSEL3CR\", 0xe6058020, 32,\n\t\t\t     GROUP(1, -2, 1, 1, 1, -2, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, -2, 1, 1, 1, 1, -2, 1, -2, 1,\n\t\t\t\t   -1, 1, 1),\n\t\t\t     GROUP(\n\t\t\tMSEL3CR_31_0, MSEL3CR_31_1,\n\t\t\t \n\t\t\tMSEL3CR_28_0, MSEL3CR_28_1,\n\t\t\tMSEL3CR_27_0, MSEL3CR_27_1,\n\t\t\tMSEL3CR_26_0, MSEL3CR_26_1,\n\t\t\t \n\t\t\tMSEL3CR_23_0, MSEL3CR_23_1,\n\t\t\tMSEL3CR_22_0, MSEL3CR_22_1,\n\t\t\tMSEL3CR_21_0, MSEL3CR_21_1,\n\t\t\tMSEL3CR_20_0, MSEL3CR_20_1,\n\t\t\tMSEL3CR_19_0, MSEL3CR_19_1,\n\t\t\tMSEL3CR_18_0, MSEL3CR_18_1,\n\t\t\tMSEL3CR_17_0, MSEL3CR_17_1,\n\t\t\tMSEL3CR_16_0, MSEL3CR_16_1,\n\t\t\tMSEL3CR_15_0, MSEL3CR_15_1,\n\t\t\t \n\t\t\tMSEL3CR_12_0, MSEL3CR_12_1,\n\t\t\tMSEL3CR_11_0, MSEL3CR_11_1,\n\t\t\tMSEL3CR_10_0, MSEL3CR_10_1,\n\t\t\tMSEL3CR_09_0, MSEL3CR_09_1,\n\t\t\t \n\t\t\tMSEL3CR_06_0, MSEL3CR_06_1,\n\t\t\t \n\t\t\tMSEL3CR_03_0, MSEL3CR_03_1,\n\t\t\t \n\t\t\tMSEL3CR_01_0, MSEL3CR_01_1,\n\t\t\tMSEL3CR_00_0, MSEL3CR_00_1,\n\t\t\t))\n\t},\n\t{ PINMUX_CFG_REG(\"MSEL4CR\", 0xe6058024, 32, 1, GROUP(\n\t\t\t0, 0,\n\t\t\tMSEL4CR_30_0, MSEL4CR_30_1,\n\t\t\tMSEL4CR_29_0, MSEL4CR_29_1,\n\t\t\tMSEL4CR_28_0, MSEL4CR_28_1,\n\t\t\tMSEL4CR_27_0, MSEL4CR_27_1,\n\t\t\tMSEL4CR_26_0, MSEL4CR_26_1,\n\t\t\tMSEL4CR_25_0, MSEL4CR_25_1,\n\t\t\tMSEL4CR_24_0, MSEL4CR_24_1,\n\t\t\tMSEL4CR_23_0, MSEL4CR_23_1,\n\t\t\tMSEL4CR_22_0, MSEL4CR_22_1,\n\t\t\tMSEL4CR_21_0, MSEL4CR_21_1,\n\t\t\tMSEL4CR_20_0, MSEL4CR_20_1,\n\t\t\tMSEL4CR_19_0, MSEL4CR_19_1,\n\t\t\tMSEL4CR_18_0, MSEL4CR_18_1,\n\t\t\tMSEL4CR_17_0, MSEL4CR_17_1,\n\t\t\tMSEL4CR_16_0, MSEL4CR_16_1,\n\t\t\tMSEL4CR_15_0, MSEL4CR_15_1,\n\t\t\tMSEL4CR_14_0, MSEL4CR_14_1,\n\t\t\tMSEL4CR_13_0, MSEL4CR_13_1,\n\t\t\tMSEL4CR_12_0, MSEL4CR_12_1,\n\t\t\tMSEL4CR_11_0, MSEL4CR_11_1,\n\t\t\tMSEL4CR_10_0, MSEL4CR_10_1,\n\t\t\tMSEL4CR_09_0, MSEL4CR_09_1,\n\t\t\t0, 0,\n\t\t\tMSEL4CR_07_0, MSEL4CR_07_1,\n\t\t\t0, 0,\n\t\t\t0, 0,\n\t\t\tMSEL4CR_04_0, MSEL4CR_04_1,\n\t\t\t0, 0,\n\t\t\t0, 0,\n\t\t\tMSEL4CR_01_0, MSEL4CR_01_1,\n\t\t\t0, 0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG(\"MSEL5CR\", 0xe6058028, 32, 1, GROUP(\n\t\t\tMSEL5CR_31_0, MSEL5CR_31_1,\n\t\t\tMSEL5CR_30_0, MSEL5CR_30_1,\n\t\t\tMSEL5CR_29_0, MSEL5CR_29_1,\n\t\t\tMSEL5CR_28_0, MSEL5CR_28_1,\n\t\t\tMSEL5CR_27_0, MSEL5CR_27_1,\n\t\t\tMSEL5CR_26_0, MSEL5CR_26_1,\n\t\t\tMSEL5CR_25_0, MSEL5CR_25_1,\n\t\t\tMSEL5CR_24_0, MSEL5CR_24_1,\n\t\t\tMSEL5CR_23_0, MSEL5CR_23_1,\n\t\t\tMSEL5CR_22_0, MSEL5CR_22_1,\n\t\t\tMSEL5CR_21_0, MSEL5CR_21_1,\n\t\t\tMSEL5CR_20_0, MSEL5CR_20_1,\n\t\t\tMSEL5CR_19_0, MSEL5CR_19_1,\n\t\t\tMSEL5CR_18_0, MSEL5CR_18_1,\n\t\t\tMSEL5CR_17_0, MSEL5CR_17_1,\n\t\t\tMSEL5CR_16_0, MSEL5CR_16_1,\n\t\t\tMSEL5CR_15_0, MSEL5CR_15_1,\n\t\t\tMSEL5CR_14_0, MSEL5CR_14_1,\n\t\t\tMSEL5CR_13_0, MSEL5CR_13_1,\n\t\t\tMSEL5CR_12_0, MSEL5CR_12_1,\n\t\t\tMSEL5CR_11_0, MSEL5CR_11_1,\n\t\t\tMSEL5CR_10_0, MSEL5CR_10_1,\n\t\t\tMSEL5CR_09_0, MSEL5CR_09_1,\n\t\t\tMSEL5CR_08_0, MSEL5CR_08_1,\n\t\t\tMSEL5CR_07_0, MSEL5CR_07_1,\n\t\t\tMSEL5CR_06_0, MSEL5CR_06_1,\n\t\t\t0, 0,\n\t\t\t0, 0,\n\t\t\t0, 0,\n\t\t\t0, 0,\n\t\t\t0, 0,\n\t\t\t0, 0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MSEL8CR\", 0xe6058034, 32,\n\t\t\t     GROUP(-15, 1, -14, 1, 1),\n\t\t\t     GROUP(\n\t\t\t \n\t\t\tMSEL8CR_16_0, MSEL8CR_16_1,\n\t\t\t \n\t\t\tMSEL8CR_01_0, MSEL8CR_01_1,\n\t\t\tMSEL8CR_00_0, MSEL8CR_00_1,\n\t\t))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_data_reg pinmux_data_regs[] = {\n\n\t{ PINMUX_DATA_REG(\"PORTL031_000DR\", 0xe6054000, 32, GROUP(\n\t\t\t0, PORT30_DATA, PORT29_DATA, PORT28_DATA,\n\t\t\tPORT27_DATA, PORT26_DATA, PORT25_DATA, PORT24_DATA,\n\t\t\tPORT23_DATA, PORT22_DATA, PORT21_DATA, PORT20_DATA,\n\t\t\tPORT19_DATA, PORT18_DATA, PORT17_DATA, PORT16_DATA,\n\t\t\tPORT15_DATA, PORT14_DATA, PORT13_DATA, PORT12_DATA,\n\t\t\tPORT11_DATA, PORT10_DATA, PORT9_DATA, PORT8_DATA,\n\t\t\tPORT7_DATA, PORT6_DATA, PORT5_DATA, PORT4_DATA,\n\t\t\tPORT3_DATA, PORT2_DATA, PORT1_DATA, PORT0_DATA,\n\t\t))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTD063_032DR\", 0xe6055000, 32, GROUP(\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, PORT40_DATA,\n\t\t\tPORT39_DATA, PORT38_DATA, PORT37_DATA, PORT36_DATA,\n\t\t\tPORT35_DATA, PORT34_DATA, PORT33_DATA, PORT32_DATA,\n\t\t))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTL095_064DR\", 0xe6054004, 32, GROUP(\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, PORT85_DATA, PORT84_DATA,\n\t\t\tPORT83_DATA, PORT82_DATA, PORT81_DATA, PORT80_DATA,\n\t\t\tPORT79_DATA, PORT78_DATA, PORT77_DATA, PORT76_DATA,\n\t\t\tPORT75_DATA, PORT74_DATA, PORT73_DATA, PORT72_DATA,\n\t\t\tPORT71_DATA, PORT70_DATA, PORT69_DATA, PORT68_DATA,\n\t\t\tPORT67_DATA, PORT66_DATA, PORT65_DATA, PORT64_DATA,\n\t\t))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTD127_096DR\", 0xe6055004, 32, GROUP(\n\t\t\t0, PORT126_DATA, PORT125_DATA, PORT124_DATA,\n\t\t\tPORT123_DATA, PORT122_DATA, PORT121_DATA, PORT120_DATA,\n\t\t\tPORT119_DATA, PORT118_DATA, PORT117_DATA, PORT116_DATA,\n\t\t\tPORT115_DATA, PORT114_DATA, PORT113_DATA, PORT112_DATA,\n\t\t\tPORT111_DATA, PORT110_DATA, PORT109_DATA, PORT108_DATA,\n\t\t\tPORT107_DATA, PORT106_DATA, PORT105_DATA, PORT104_DATA,\n\t\t\tPORT103_DATA, PORT102_DATA, PORT101_DATA, PORT100_DATA,\n\t\t\tPORT99_DATA, PORT98_DATA, PORT97_DATA, PORT96_DATA,\n\t\t))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTD159_128DR\", 0xe6055008, 32, GROUP(\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, PORT134_DATA, PORT133_DATA, PORT132_DATA,\n\t\t\tPORT131_DATA, PORT130_DATA, PORT129_DATA, PORT128_DATA,\n\t\t))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR191_160DR\", 0xe6056000, 32, GROUP(\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, PORT178_DATA, PORT177_DATA, PORT176_DATA,\n\t\t\tPORT175_DATA, PORT174_DATA, PORT173_DATA, PORT172_DATA,\n\t\t\tPORT171_DATA, PORT170_DATA, PORT169_DATA, PORT168_DATA,\n\t\t\tPORT167_DATA, PORT166_DATA, PORT165_DATA, PORT164_DATA,\n\t\t\tPORT163_DATA, PORT162_DATA, PORT161_DATA, PORT160_DATA,\n\t\t))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR223_192DR\", 0xe6056004, 32, GROUP(\n\t\t\t0, PORT222_DATA, PORT221_DATA, PORT220_DATA,\n\t\t\tPORT219_DATA, PORT218_DATA, PORT217_DATA, PORT216_DATA,\n\t\t\tPORT215_DATA, PORT214_DATA, PORT213_DATA, PORT212_DATA,\n\t\t\tPORT211_DATA, PORT210_DATA, PORT209_DATA, PORT208_DATA,\n\t\t\tPORT207_DATA, PORT206_DATA, PORT205_DATA, PORT204_DATA,\n\t\t\tPORT203_DATA, PORT202_DATA, PORT201_DATA, PORT200_DATA,\n\t\t\tPORT199_DATA, PORT198_DATA, PORT197_DATA, PORT196_DATA,\n\t\t\tPORT195_DATA, PORT194_DATA, PORT193_DATA, PORT192_DATA,\n\t\t))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR255_224DR\", 0xe6056008, 32, GROUP(\n\t\t\t0, 0, 0, 0,\n\t\t\t0, PORT250_DATA, PORT249_DATA, PORT248_DATA,\n\t\t\tPORT247_DATA, PORT246_DATA, PORT245_DATA, PORT244_DATA,\n\t\t\tPORT243_DATA, PORT242_DATA, PORT241_DATA, PORT240_DATA,\n\t\t\tPORT239_DATA, PORT238_DATA, PORT237_DATA, PORT236_DATA,\n\t\t\tPORT235_DATA, PORT234_DATA, PORT233_DATA, PORT232_DATA,\n\t\t\tPORT231_DATA, PORT230_DATA, PORT229_DATA, PORT228_DATA,\n\t\t\tPORT227_DATA, PORT226_DATA, PORT225_DATA, PORT224_DATA,\n\t\t))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR287_256DR\", 0xe605600C, 32, GROUP(\n\t\t\t0, 0, 0, 0,\n\t\t\tPORT283_DATA, PORT282_DATA, PORT281_DATA, PORT280_DATA,\n\t\t\tPORT279_DATA, PORT278_DATA, PORT277_DATA, PORT276_DATA,\n\t\t\tPORT275_DATA, PORT274_DATA, PORT273_DATA, PORT272_DATA,\n\t\t\tPORT271_DATA, PORT270_DATA, PORT269_DATA, PORT268_DATA,\n\t\t\tPORT267_DATA, PORT266_DATA, PORT265_DATA, PORT264_DATA,\n\t\t\tPORT263_DATA, PORT262_DATA, PORT261_DATA, PORT260_DATA,\n\t\t\tPORT259_DATA, PORT258_DATA, PORT257_DATA, PORT256_DATA,\n\t\t))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTU319_288DR\", 0xe6057000, 32, GROUP(\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, PORT308_DATA,\n\t\t\tPORT307_DATA, PORT306_DATA, PORT305_DATA, PORT304_DATA,\n\t\t\tPORT303_DATA, PORT302_DATA, PORT301_DATA, PORT300_DATA,\n\t\t\tPORT299_DATA, PORT298_DATA, PORT297_DATA, PORT296_DATA,\n\t\t\tPORT295_DATA, PORT294_DATA, PORT293_DATA, PORT292_DATA,\n\t\t\tPORT291_DATA, PORT290_DATA, PORT289_DATA, PORT288_DATA,\n\t\t))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTU351_320DR\", 0xe6057004, 32, GROUP(\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, 0, 0,\n\t\t\t0, 0, PORT329_DATA, PORT328_DATA,\n\t\t\tPORT327_DATA, PORT326_DATA, PORT325_DATA, PORT324_DATA,\n\t\t\tPORT323_DATA, PORT322_DATA, PORT321_DATA, PORT320_DATA,\n\t\t))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_irq pinmux_irqs[] = {\n\tPINMUX_IRQ(0),\t\t \n\tPINMUX_IRQ(1),\t\t \n\tPINMUX_IRQ(2),\t\t \n\tPINMUX_IRQ(3),\t\t \n\tPINMUX_IRQ(4),\t\t \n\tPINMUX_IRQ(5),\t\t \n\tPINMUX_IRQ(6),\t\t \n\tPINMUX_IRQ(7),\t\t \n\tPINMUX_IRQ(8),\t\t \n\tPINMUX_IRQ(9),\t\t \n\tPINMUX_IRQ(10),\t\t \n\tPINMUX_IRQ(11),\t\t \n\tPINMUX_IRQ(12),\t\t \n\tPINMUX_IRQ(13),\t\t \n\tPINMUX_IRQ(14),\t\t \n\tPINMUX_IRQ(15),\t\t \n\tPINMUX_IRQ(320),\t \n\tPINMUX_IRQ(321),\t \n\tPINMUX_IRQ(85),\t\t \n\tPINMUX_IRQ(84),\t\t \n\tPINMUX_IRQ(160),\t \n\tPINMUX_IRQ(161),\t \n\tPINMUX_IRQ(162),\t \n\tPINMUX_IRQ(163),\t \n\tPINMUX_IRQ(175),\t \n\tPINMUX_IRQ(176),\t \n\tPINMUX_IRQ(177),\t \n\tPINMUX_IRQ(178),\t \n\tPINMUX_IRQ(322),\t \n\tPINMUX_IRQ(323),\t \n\tPINMUX_IRQ(324),\t \n\tPINMUX_IRQ(192),\t \n\tPINMUX_IRQ(193),\t \n\tPINMUX_IRQ(194),\t \n\tPINMUX_IRQ(195),\t \n\tPINMUX_IRQ(196),\t \n\tPINMUX_IRQ(197),\t \n\tPINMUX_IRQ(198),\t \n\tPINMUX_IRQ(199),\t \n\tPINMUX_IRQ(200),\t \n\tPINMUX_IRQ(66),\t\t \n\tPINMUX_IRQ(102),\t \n\tPINMUX_IRQ(103),\t \n\tPINMUX_IRQ(109),\t \n\tPINMUX_IRQ(110),\t \n\tPINMUX_IRQ(111),\t \n\tPINMUX_IRQ(112),\t \n\tPINMUX_IRQ(113),\t \n\tPINMUX_IRQ(114),\t \n\tPINMUX_IRQ(115),\t \n\tPINMUX_IRQ(301),\t \n\tPINMUX_IRQ(290),\t \n\tPINMUX_IRQ(296),\t \n\tPINMUX_IRQ(325),\t \n\tPINMUX_IRQ(326),\t \n\tPINMUX_IRQ(327),\t \n\tPINMUX_IRQ(328),\t \n\tPINMUX_IRQ(329),\t \n};\n\nstatic const unsigned int r8a73a4_portcr_offsets[] = {\n\t0x00000000, 0x00001000, 0x00000000, 0x00001000,\n\t0x00001000, 0x00002000, 0x00002000, 0x00002000,\n\t0x00002000, 0x00003000, 0x00003000,\n};\n\nstatic int r8a73a4_pin_to_portcr(unsigned int pin)\n{\n\treturn r8a73a4_portcr_offsets[pin >> 5] + pin;\n}\n\nstatic const struct sh_pfc_soc_operations r8a73a4_pfc_ops = {\n\t.get_bias = rmobile_pinmux_get_bias,\n\t.set_bias = rmobile_pinmux_set_bias,\n\t.pin_to_portcr = r8a73a4_pin_to_portcr,\n};\n\nconst struct sh_pfc_soc_info r8a73a4_pinmux_info = {\n\t.name\t\t= \"r8a73a4_pfc\",\n\t.ops\t\t= &r8a73a4_pfc_ops,\n\n\t.input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },\n\t.output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\n\t.groups = pinmux_groups,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups),\n\t.functions = pinmux_functions,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.data_regs = pinmux_data_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n\n\t.gpio_irq = pinmux_irqs,\n\t.gpio_irq_size = ARRAY_SIZE(pinmux_irqs),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}