0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.sim/sim_1/behav/xsim/glbl.v,1524774741,verilog,,,,glbl,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/controlunit.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/cu_parts.v,,controlunit,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/cu_parts.v,1524769691,verilog,,,,auxdec;maindec,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/datapath.v,1524774741,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/utility.v,,datapath,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/dp_parts.v,1524774958,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/datapath.v,,adder;alu;dreg;dreg_en;mult;mux2;mux4;regfile;rsreg;signext,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/mem_parts.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/dp_parts.v,,dmem;imem,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/mips.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/mips_top.v,,mips,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/mips_fpga.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/mips.v,,mips_fpga,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/mips_top.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/mem_parts.v,,mips_top,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/tb_mips_top.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/new/tb_factorial_wrapper.v,,tb_mips_top,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/utility.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/controlunit.v,,bcd_to_7seg;bdebouncer;clk_gen;led_mux,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/new/tb_factorial_wrapper.v,1524775619,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/new/tb_gpio_wrapper.v,,tb_factorial_wrapper,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/new/tb_gpio_wrapper.v,1524776496,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/mips_fpga.v,,tb_gpio_wrapper,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/controlunit.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/cu_parts.v,,,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/cu_parts.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/imports/CMPE_140_lab8/tb_mips_top.v,,,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/datapath.v,1524774741,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/utility.v,,,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/dp_parts.v,1524774958,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/datapath.v,,,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/mem_parts.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/dp_parts.v,,,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/mips.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/mips_top.v,,,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/mips_fpga.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/mips.v,,,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/mips_top.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/mem_parts.v,,,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/tb_mips_top.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/mips_fpga.v,,,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/utility.v,1524769691,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/controlunit.v,,,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/CU.v,1524774741,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/Factorial.v,,CU,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/DP.v,1524774741,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/main_address_decoder.v,,CMP_GT;CNT_DOWN;DP;MUL;MUX_2;REG_D,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/Factorial.v,1524774741,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/gpio_decoder.v,,Factorial,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/fact_decoder.v,1524774741,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/gpio_wrapper.v,,fact_decoder,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/factorial_wrapper.v,1524774741,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/CU.v,,factorial_wrapper,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/gpio_decoder.v,1524774741,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/DP.v,,gpio_decoder,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/gpio_wrapper.v,1524775619,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/factorial_wrapper.v,,gpio_wrapper,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/interface_wrapper.v,1524774741,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/imports/CMPE_140_lab8/tb_mips_top.v,,interface_wrapper,,,,,,,,
C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/main_address_decoder.v,1524774741,verilog,,C:/Users/alexn/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/interface_wrapper.v,,main_address_decoder,,,,,,,,
