
---------- Begin Simulation Statistics ----------
final_tick                                 6021565000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 332686                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678880                       # Number of bytes of host memory used
host_op_rate                                   396324                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.00                       # Real time elapsed on the host
host_tick_rate                              376302755                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5323578                       # Number of instructions simulated
sim_ops                                       6341932                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006022                       # Number of seconds simulated
sim_ticks                                  6021565000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.280859                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  219649                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               496036                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20628                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            322311                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             161391                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          191156                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            29765                       # Number of indirect misses.
system.cpu.branchPred.lookups                  746819                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  156402                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7650                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5323578                       # Number of instructions committed
system.cpu.committedOps                       6341932                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.131112                       # CPI: cycles per instruction
system.cpu.discardedOps                         92413                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3034240                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            821317                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           402713                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          104514                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.884085                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          6021565                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4161920     65.63%     65.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                  24713      0.39%     66.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              518      0.01%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::MemRead                1308707     20.64%     86.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite                846074     13.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6341932                       # Class of committed instruction
system.cpu.tickCycles                         5917051                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3933                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   6021565000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          989                       # Transaction distribution
system.membus.trans_dist::WritebackClean          107                       # Transaction distribution
system.membus.trans_dist::CleanEvict              209                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1544                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1544                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            406                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           678                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         5642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       205504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  238336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2628                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.011035                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.104486                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2599     98.90%     98.90% # Request fanout histogram
system.membus.snoop_fanout::1                      29      1.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2628                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8317000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2037000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           11166000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6021565000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         142208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             168192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        63296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           63296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          989                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                989                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4315157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23616452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              27931609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4315157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4315157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10511553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10511553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10511553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4315157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23616452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38443162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002389840000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          127                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          127                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10242                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2025                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2628                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1094                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2188                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     72                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               434                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    101653000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   25920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               205333000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19608.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39608.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4337                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1919                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  5256                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.986977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.770402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   161.471203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            15      1.40%      1.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          309     28.74%     30.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          193     17.95%     48.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          215     20.00%     68.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           48      4.47%     72.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           56      5.21%     77.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           30      2.79%     80.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           34      3.16%     83.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          175     16.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1075                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.677165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.375822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.670983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            117     92.13%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            5      3.94%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.57%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.79%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           127                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.921260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.885340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.124096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               72     56.69%     56.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.79%     57.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               50     39.37%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.79%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.57%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           127                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 165888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   68768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  168192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                70016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        27.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     27.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6021491000                       # Total gap between requests
system.mem_ctrls.avgGap                    1617810.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       140800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        68768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4166358.745608491823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23382625.613108884543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 11420286.918766133487                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2188                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27758000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    177575000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 128500958000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34184.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39958.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58729871.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              1922445                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1011360.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6096384                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2011464                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         37503180                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         66421179                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     147715339.199998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       262681351.199999                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         43.623435                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4487318000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    201630000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1332617000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      6021565000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6021565000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1571688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1571688                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1571688                       # number of overall hits
system.cpu.icache.overall_hits::total         1571688                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          406                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          406                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28597000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28597000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28597000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28597000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1572094                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1572094                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1572094                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1572094                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000258                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000258                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000258                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000258                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70435.960591                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70435.960591                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70435.960591                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70435.960591                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          107                       # number of writebacks
system.cpu.icache.writebacks::total               107                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          406                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          406                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          406                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          406                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27785000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27785000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000258                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000258                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000258                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000258                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68435.960591                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68435.960591                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68435.960591                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68435.960591                       # average overall mshr miss latency
system.cpu.icache.replacements                    107                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1571688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1571688                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          406                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28597000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28597000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1572094                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1572094                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70435.960591                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70435.960591                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          406                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          406                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27785000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27785000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68435.960591                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68435.960591                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6021565000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           260.263081                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1572094                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               406                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3872.152709                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   260.263081                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.508326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.508326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3144594                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3144594                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6021565000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6021565000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6021565000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1816185                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1816185                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1822327                       # number of overall hits
system.cpu.dcache.overall_hits::total         1822327                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2792                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2792                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3123                       # number of overall misses
system.cpu.dcache.overall_misses::total          3123                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    187683999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    187683999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    187683999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    187683999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1818977                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1818977                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1825450                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1825450                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001535                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001535                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001711                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67222.062679                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67222.062679                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60097.341979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60097.341979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1812                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.909091                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          989                       # number of writebacks
system.cpu.dcache.writebacks::total               989                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          900                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          900                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          900                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          900                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1892                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2220                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2220                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    134812000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    134812000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    165184000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    165184000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001040                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001040                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001216                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001216                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71253.699789                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71253.699789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74407.207207                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74407.207207                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1198                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1025829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1025829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29562999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29562999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1026187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1026187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82578.209497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82578.209497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     27985000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27985000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80416.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80416.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       790356                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         790356                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    158121000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    158121000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       792790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       792790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64963.434675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64963.434675                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          890                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          890                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1544                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1544                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    106827000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    106827000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001948                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001948                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69188.471503                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69188.471503                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6142                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6142                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          331                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          331                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6473                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6473                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.051135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.051135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          328                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          328                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     30372000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     30372000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050672                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050672                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 92597.560976                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92597.560976                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        20014                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        20014                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       172000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        20016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        20016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000100                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        20016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        20016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        20016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        20016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6021565000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           812.046511                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1864579                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            839.144464                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   812.046511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.793014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.793014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3733186                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3733186                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6021565000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6021565000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
