$date
	Sun Feb  8 17:31:23 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module RSlatch_tb $end
$var wire 1 ! Qp $end
$var wire 1 " Q $end
$var reg 1 # Rp $end
$var reg 1 $ Sp $end
$scope module dut $end
$var wire 1 " Q $end
$var wire 1 ! Qp $end
$var wire 1 # Rp $end
$var wire 1 $ Sp $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
x"
x!
$end
#1
1"
1!
#10
1$
#11
0"
#20
1#
0$
#21
1"
#22
0!
#30
1$
#40
0#
0$
