
L031_220624_Transmitter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004228  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  080042e8  080042e8  000142e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044cc  080044cc  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  080044cc  080044cc  000144cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044d4  080044d4  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044d4  080044d4  000144d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044d8  080044d8  000144d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080044dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  20000084  08004560  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08004560  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000de21  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020da  00000000  00000000  0002decd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000898  00000000  00000000  0002ffa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007c0  00000000  00000000  00030840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012484  00000000  00000000  00031000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c548  00000000  00000000  00043484  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006afb4  00000000  00000000  0004f9cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ba980  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020cc  00000000  00000000  000ba9d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000084 	.word	0x20000084
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080042d0 	.word	0x080042d0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000088 	.word	0x20000088
 8000104:	080042d0 	.word	0x080042d0

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__aeabi_uldivmod>:
 8000408:	2b00      	cmp	r3, #0
 800040a:	d111      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 800040c:	2a00      	cmp	r2, #0
 800040e:	d10f      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 8000410:	2900      	cmp	r1, #0
 8000412:	d100      	bne.n	8000416 <__aeabi_uldivmod+0xe>
 8000414:	2800      	cmp	r0, #0
 8000416:	d002      	beq.n	800041e <__aeabi_uldivmod+0x16>
 8000418:	2100      	movs	r1, #0
 800041a:	43c9      	mvns	r1, r1
 800041c:	1c08      	adds	r0, r1, #0
 800041e:	b407      	push	{r0, r1, r2}
 8000420:	4802      	ldr	r0, [pc, #8]	; (800042c <__aeabi_uldivmod+0x24>)
 8000422:	a102      	add	r1, pc, #8	; (adr r1, 800042c <__aeabi_uldivmod+0x24>)
 8000424:	1840      	adds	r0, r0, r1
 8000426:	9002      	str	r0, [sp, #8]
 8000428:	bd03      	pop	{r0, r1, pc}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	ffffffd9 	.word	0xffffffd9
 8000430:	b403      	push	{r0, r1}
 8000432:	4668      	mov	r0, sp
 8000434:	b501      	push	{r0, lr}
 8000436:	9802      	ldr	r0, [sp, #8]
 8000438:	f000 f82e 	bl	8000498 <__udivmoddi4>
 800043c:	9b01      	ldr	r3, [sp, #4]
 800043e:	469e      	mov	lr, r3
 8000440:	b002      	add	sp, #8
 8000442:	bc0c      	pop	{r2, r3}
 8000444:	4770      	bx	lr
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_lmul>:
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	0415      	lsls	r5, r2, #16
 800044c:	0c2d      	lsrs	r5, r5, #16
 800044e:	000f      	movs	r7, r1
 8000450:	0001      	movs	r1, r0
 8000452:	002e      	movs	r6, r5
 8000454:	46c6      	mov	lr, r8
 8000456:	4684      	mov	ip, r0
 8000458:	0400      	lsls	r0, r0, #16
 800045a:	0c14      	lsrs	r4, r2, #16
 800045c:	0c00      	lsrs	r0, r0, #16
 800045e:	0c09      	lsrs	r1, r1, #16
 8000460:	4346      	muls	r6, r0
 8000462:	434d      	muls	r5, r1
 8000464:	4360      	muls	r0, r4
 8000466:	4361      	muls	r1, r4
 8000468:	1940      	adds	r0, r0, r5
 800046a:	0c34      	lsrs	r4, r6, #16
 800046c:	1824      	adds	r4, r4, r0
 800046e:	b500      	push	{lr}
 8000470:	42a5      	cmp	r5, r4
 8000472:	d903      	bls.n	800047c <__aeabi_lmul+0x34>
 8000474:	2080      	movs	r0, #128	; 0x80
 8000476:	0240      	lsls	r0, r0, #9
 8000478:	4680      	mov	r8, r0
 800047a:	4441      	add	r1, r8
 800047c:	0c25      	lsrs	r5, r4, #16
 800047e:	186d      	adds	r5, r5, r1
 8000480:	4661      	mov	r1, ip
 8000482:	4359      	muls	r1, r3
 8000484:	437a      	muls	r2, r7
 8000486:	0430      	lsls	r0, r6, #16
 8000488:	1949      	adds	r1, r1, r5
 800048a:	0424      	lsls	r4, r4, #16
 800048c:	0c00      	lsrs	r0, r0, #16
 800048e:	1820      	adds	r0, r4, r0
 8000490:	1889      	adds	r1, r1, r2
 8000492:	bc80      	pop	{r7}
 8000494:	46b8      	mov	r8, r7
 8000496:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000498 <__udivmoddi4>:
 8000498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800049a:	4657      	mov	r7, sl
 800049c:	464e      	mov	r6, r9
 800049e:	4645      	mov	r5, r8
 80004a0:	46de      	mov	lr, fp
 80004a2:	b5e0      	push	{r5, r6, r7, lr}
 80004a4:	0004      	movs	r4, r0
 80004a6:	000d      	movs	r5, r1
 80004a8:	4692      	mov	sl, r2
 80004aa:	4699      	mov	r9, r3
 80004ac:	b083      	sub	sp, #12
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d830      	bhi.n	8000514 <__udivmoddi4+0x7c>
 80004b2:	d02d      	beq.n	8000510 <__udivmoddi4+0x78>
 80004b4:	4649      	mov	r1, r9
 80004b6:	4650      	mov	r0, sl
 80004b8:	f000 f8ba 	bl	8000630 <__clzdi2>
 80004bc:	0029      	movs	r1, r5
 80004be:	0006      	movs	r6, r0
 80004c0:	0020      	movs	r0, r4
 80004c2:	f000 f8b5 	bl	8000630 <__clzdi2>
 80004c6:	1a33      	subs	r3, r6, r0
 80004c8:	4698      	mov	r8, r3
 80004ca:	3b20      	subs	r3, #32
 80004cc:	469b      	mov	fp, r3
 80004ce:	d433      	bmi.n	8000538 <__udivmoddi4+0xa0>
 80004d0:	465a      	mov	r2, fp
 80004d2:	4653      	mov	r3, sl
 80004d4:	4093      	lsls	r3, r2
 80004d6:	4642      	mov	r2, r8
 80004d8:	001f      	movs	r7, r3
 80004da:	4653      	mov	r3, sl
 80004dc:	4093      	lsls	r3, r2
 80004de:	001e      	movs	r6, r3
 80004e0:	42af      	cmp	r7, r5
 80004e2:	d83a      	bhi.n	800055a <__udivmoddi4+0xc2>
 80004e4:	42af      	cmp	r7, r5
 80004e6:	d100      	bne.n	80004ea <__udivmoddi4+0x52>
 80004e8:	e078      	b.n	80005dc <__udivmoddi4+0x144>
 80004ea:	465b      	mov	r3, fp
 80004ec:	1ba4      	subs	r4, r4, r6
 80004ee:	41bd      	sbcs	r5, r7
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	da00      	bge.n	80004f6 <__udivmoddi4+0x5e>
 80004f4:	e075      	b.n	80005e2 <__udivmoddi4+0x14a>
 80004f6:	2200      	movs	r2, #0
 80004f8:	2300      	movs	r3, #0
 80004fa:	9200      	str	r2, [sp, #0]
 80004fc:	9301      	str	r3, [sp, #4]
 80004fe:	2301      	movs	r3, #1
 8000500:	465a      	mov	r2, fp
 8000502:	4093      	lsls	r3, r2
 8000504:	9301      	str	r3, [sp, #4]
 8000506:	2301      	movs	r3, #1
 8000508:	4642      	mov	r2, r8
 800050a:	4093      	lsls	r3, r2
 800050c:	9300      	str	r3, [sp, #0]
 800050e:	e028      	b.n	8000562 <__udivmoddi4+0xca>
 8000510:	4282      	cmp	r2, r0
 8000512:	d9cf      	bls.n	80004b4 <__udivmoddi4+0x1c>
 8000514:	2200      	movs	r2, #0
 8000516:	2300      	movs	r3, #0
 8000518:	9200      	str	r2, [sp, #0]
 800051a:	9301      	str	r3, [sp, #4]
 800051c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <__udivmoddi4+0x8e>
 8000522:	601c      	str	r4, [r3, #0]
 8000524:	605d      	str	r5, [r3, #4]
 8000526:	9800      	ldr	r0, [sp, #0]
 8000528:	9901      	ldr	r1, [sp, #4]
 800052a:	b003      	add	sp, #12
 800052c:	bcf0      	pop	{r4, r5, r6, r7}
 800052e:	46bb      	mov	fp, r7
 8000530:	46b2      	mov	sl, r6
 8000532:	46a9      	mov	r9, r5
 8000534:	46a0      	mov	r8, r4
 8000536:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000538:	4642      	mov	r2, r8
 800053a:	2320      	movs	r3, #32
 800053c:	1a9b      	subs	r3, r3, r2
 800053e:	4652      	mov	r2, sl
 8000540:	40da      	lsrs	r2, r3
 8000542:	4641      	mov	r1, r8
 8000544:	0013      	movs	r3, r2
 8000546:	464a      	mov	r2, r9
 8000548:	408a      	lsls	r2, r1
 800054a:	0017      	movs	r7, r2
 800054c:	4642      	mov	r2, r8
 800054e:	431f      	orrs	r7, r3
 8000550:	4653      	mov	r3, sl
 8000552:	4093      	lsls	r3, r2
 8000554:	001e      	movs	r6, r3
 8000556:	42af      	cmp	r7, r5
 8000558:	d9c4      	bls.n	80004e4 <__udivmoddi4+0x4c>
 800055a:	2200      	movs	r2, #0
 800055c:	2300      	movs	r3, #0
 800055e:	9200      	str	r2, [sp, #0]
 8000560:	9301      	str	r3, [sp, #4]
 8000562:	4643      	mov	r3, r8
 8000564:	2b00      	cmp	r3, #0
 8000566:	d0d9      	beq.n	800051c <__udivmoddi4+0x84>
 8000568:	07fb      	lsls	r3, r7, #31
 800056a:	0872      	lsrs	r2, r6, #1
 800056c:	431a      	orrs	r2, r3
 800056e:	4646      	mov	r6, r8
 8000570:	087b      	lsrs	r3, r7, #1
 8000572:	e00e      	b.n	8000592 <__udivmoddi4+0xfa>
 8000574:	42ab      	cmp	r3, r5
 8000576:	d101      	bne.n	800057c <__udivmoddi4+0xe4>
 8000578:	42a2      	cmp	r2, r4
 800057a:	d80c      	bhi.n	8000596 <__udivmoddi4+0xfe>
 800057c:	1aa4      	subs	r4, r4, r2
 800057e:	419d      	sbcs	r5, r3
 8000580:	2001      	movs	r0, #1
 8000582:	1924      	adds	r4, r4, r4
 8000584:	416d      	adcs	r5, r5
 8000586:	2100      	movs	r1, #0
 8000588:	3e01      	subs	r6, #1
 800058a:	1824      	adds	r4, r4, r0
 800058c:	414d      	adcs	r5, r1
 800058e:	2e00      	cmp	r6, #0
 8000590:	d006      	beq.n	80005a0 <__udivmoddi4+0x108>
 8000592:	42ab      	cmp	r3, r5
 8000594:	d9ee      	bls.n	8000574 <__udivmoddi4+0xdc>
 8000596:	3e01      	subs	r6, #1
 8000598:	1924      	adds	r4, r4, r4
 800059a:	416d      	adcs	r5, r5
 800059c:	2e00      	cmp	r6, #0
 800059e:	d1f8      	bne.n	8000592 <__udivmoddi4+0xfa>
 80005a0:	9800      	ldr	r0, [sp, #0]
 80005a2:	9901      	ldr	r1, [sp, #4]
 80005a4:	465b      	mov	r3, fp
 80005a6:	1900      	adds	r0, r0, r4
 80005a8:	4169      	adcs	r1, r5
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	db24      	blt.n	80005f8 <__udivmoddi4+0x160>
 80005ae:	002b      	movs	r3, r5
 80005b0:	465a      	mov	r2, fp
 80005b2:	4644      	mov	r4, r8
 80005b4:	40d3      	lsrs	r3, r2
 80005b6:	002a      	movs	r2, r5
 80005b8:	40e2      	lsrs	r2, r4
 80005ba:	001c      	movs	r4, r3
 80005bc:	465b      	mov	r3, fp
 80005be:	0015      	movs	r5, r2
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	db2a      	blt.n	800061a <__udivmoddi4+0x182>
 80005c4:	0026      	movs	r6, r4
 80005c6:	409e      	lsls	r6, r3
 80005c8:	0033      	movs	r3, r6
 80005ca:	0026      	movs	r6, r4
 80005cc:	4647      	mov	r7, r8
 80005ce:	40be      	lsls	r6, r7
 80005d0:	0032      	movs	r2, r6
 80005d2:	1a80      	subs	r0, r0, r2
 80005d4:	4199      	sbcs	r1, r3
 80005d6:	9000      	str	r0, [sp, #0]
 80005d8:	9101      	str	r1, [sp, #4]
 80005da:	e79f      	b.n	800051c <__udivmoddi4+0x84>
 80005dc:	42a3      	cmp	r3, r4
 80005de:	d8bc      	bhi.n	800055a <__udivmoddi4+0xc2>
 80005e0:	e783      	b.n	80004ea <__udivmoddi4+0x52>
 80005e2:	4642      	mov	r2, r8
 80005e4:	2320      	movs	r3, #32
 80005e6:	2100      	movs	r1, #0
 80005e8:	1a9b      	subs	r3, r3, r2
 80005ea:	2200      	movs	r2, #0
 80005ec:	9100      	str	r1, [sp, #0]
 80005ee:	9201      	str	r2, [sp, #4]
 80005f0:	2201      	movs	r2, #1
 80005f2:	40da      	lsrs	r2, r3
 80005f4:	9201      	str	r2, [sp, #4]
 80005f6:	e786      	b.n	8000506 <__udivmoddi4+0x6e>
 80005f8:	4642      	mov	r2, r8
 80005fa:	2320      	movs	r3, #32
 80005fc:	1a9b      	subs	r3, r3, r2
 80005fe:	002a      	movs	r2, r5
 8000600:	4646      	mov	r6, r8
 8000602:	409a      	lsls	r2, r3
 8000604:	0023      	movs	r3, r4
 8000606:	40f3      	lsrs	r3, r6
 8000608:	4644      	mov	r4, r8
 800060a:	4313      	orrs	r3, r2
 800060c:	002a      	movs	r2, r5
 800060e:	40e2      	lsrs	r2, r4
 8000610:	001c      	movs	r4, r3
 8000612:	465b      	mov	r3, fp
 8000614:	0015      	movs	r5, r2
 8000616:	2b00      	cmp	r3, #0
 8000618:	dad4      	bge.n	80005c4 <__udivmoddi4+0x12c>
 800061a:	4642      	mov	r2, r8
 800061c:	002f      	movs	r7, r5
 800061e:	2320      	movs	r3, #32
 8000620:	0026      	movs	r6, r4
 8000622:	4097      	lsls	r7, r2
 8000624:	1a9b      	subs	r3, r3, r2
 8000626:	40de      	lsrs	r6, r3
 8000628:	003b      	movs	r3, r7
 800062a:	4333      	orrs	r3, r6
 800062c:	e7cd      	b.n	80005ca <__udivmoddi4+0x132>
 800062e:	46c0      	nop			; (mov r8, r8)

08000630 <__clzdi2>:
 8000630:	b510      	push	{r4, lr}
 8000632:	2900      	cmp	r1, #0
 8000634:	d103      	bne.n	800063e <__clzdi2+0xe>
 8000636:	f000 f807 	bl	8000648 <__clzsi2>
 800063a:	3020      	adds	r0, #32
 800063c:	e002      	b.n	8000644 <__clzdi2+0x14>
 800063e:	1c08      	adds	r0, r1, #0
 8000640:	f000 f802 	bl	8000648 <__clzsi2>
 8000644:	bd10      	pop	{r4, pc}
 8000646:	46c0      	nop			; (mov r8, r8)

08000648 <__clzsi2>:
 8000648:	211c      	movs	r1, #28
 800064a:	2301      	movs	r3, #1
 800064c:	041b      	lsls	r3, r3, #16
 800064e:	4298      	cmp	r0, r3
 8000650:	d301      	bcc.n	8000656 <__clzsi2+0xe>
 8000652:	0c00      	lsrs	r0, r0, #16
 8000654:	3910      	subs	r1, #16
 8000656:	0a1b      	lsrs	r3, r3, #8
 8000658:	4298      	cmp	r0, r3
 800065a:	d301      	bcc.n	8000660 <__clzsi2+0x18>
 800065c:	0a00      	lsrs	r0, r0, #8
 800065e:	3908      	subs	r1, #8
 8000660:	091b      	lsrs	r3, r3, #4
 8000662:	4298      	cmp	r0, r3
 8000664:	d301      	bcc.n	800066a <__clzsi2+0x22>
 8000666:	0900      	lsrs	r0, r0, #4
 8000668:	3904      	subs	r1, #4
 800066a:	a202      	add	r2, pc, #8	; (adr r2, 8000674 <__clzsi2+0x2c>)
 800066c:	5c10      	ldrb	r0, [r2, r0]
 800066e:	1840      	adds	r0, r0, r1
 8000670:	4770      	bx	lr
 8000672:	46c0      	nop			; (mov r8, r8)
 8000674:	02020304 	.word	0x02020304
 8000678:	01010101 	.word	0x01010101
	...

08000684 <scheduler>:

/*
 * 		Funktionsdefinitionen
 */
void scheduler()
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af02      	add	r7, sp, #8
	uint32_t millis = 0;
 800068a:	2300      	movs	r3, #0
 800068c:	607b      	str	r3, [r7, #4]

	ClearADCBuffer(adcBuffer);
 800068e:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <scheduler+0x54>)
 8000690:	0018      	movs	r0, r3
 8000692:	f000 f82f 	bl	80006f4 <ClearADCBuffer>

	GetADCMeanValue(adcVal, 5);
 8000696:	4b11      	ldr	r3, [pc, #68]	; (80006dc <scheduler+0x58>)
 8000698:	2105      	movs	r1, #5
 800069a:	0018      	movs	r0, r3
 800069c:	f000 f852 	bl	8000744 <GetADCMeanValue>

	GetADCResistance(adcBufferMeanValue);
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <scheduler+0x5c>)
 80006a2:	0018      	movs	r0, r3
 80006a4:	f000 f86e 	bl	8000784 <GetADCResistance>

	GetTempCArray(tempC, adcChannel, LUT, ntcResistance, LUToldValues);
 80006a8:	490e      	ldr	r1, [pc, #56]	; (80006e4 <scheduler+0x60>)
 80006aa:	4a0f      	ldr	r2, [pc, #60]	; (80006e8 <scheduler+0x64>)
 80006ac:	480f      	ldr	r0, [pc, #60]	; (80006ec <scheduler+0x68>)
 80006ae:	4b10      	ldr	r3, [pc, #64]	; (80006f0 <scheduler+0x6c>)
 80006b0:	9300      	str	r3, [sp, #0]
 80006b2:	000b      	movs	r3, r1
 80006b4:	2109      	movs	r1, #9
 80006b6:	f000 fad4 	bl	8000c62 <GetTempCArray>

	millis = HAL_GetTick();
 80006ba:	f000 fe07 	bl	80012cc <HAL_GetTick>
 80006be:	0003      	movs	r3, r0
 80006c0:	607b      	str	r3, [r7, #4]

	TxUART(adcChannel, tempC, millis);
 80006c2:	687a      	ldr	r2, [r7, #4]
 80006c4:	4b09      	ldr	r3, [pc, #36]	; (80006ec <scheduler+0x68>)
 80006c6:	0019      	movs	r1, r3
 80006c8:	2009      	movs	r0, #9
 80006ca:	f000 fcbd 	bl	8001048 <TxUART>
}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	46bd      	mov	sp, r7
 80006d2:	b002      	add	sp, #8
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	200000cc 	.word	0x200000cc
 80006dc:	2000010c 	.word	0x2000010c
 80006e0:	200000e0 	.word	0x200000e0
 80006e4:	200000f4 	.word	0x200000f4
 80006e8:	080042fc 	.word	0x080042fc
 80006ec:	200000a0 	.word	0x200000a0
 80006f0:	200000ac 	.word	0x200000ac

080006f4 <ClearADCBuffer>:


uint16_t *ClearADCBuffer(uint16_t *adcBuffer)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < (adcChannel * adcSamples); i++)
 80006fc:	2300      	movs	r3, #0
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	e011      	b.n	8000726 <ClearADCBuffer+0x32>
	{
		// Übertragung des Werts vom Buffer auf ein weiteres Array
		adcVal[i] = adcBuffer[i];
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	005b      	lsls	r3, r3, #1
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	18d3      	adds	r3, r2, r3
 800070a:	8819      	ldrh	r1, [r3, #0]
 800070c:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <ClearADCBuffer+0x4c>)
 800070e:	68fa      	ldr	r2, [r7, #12]
 8000710:	0052      	lsls	r2, r2, #1
 8000712:	52d1      	strh	r1, [r2, r3]

		// Nullsetzung der Position des übertragenen Buffereintrags
		adcBuffer[i] = 0;
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	005b      	lsls	r3, r3, #1
 8000718:	687a      	ldr	r2, [r7, #4]
 800071a:	18d3      	adds	r3, r2, r3
 800071c:	2200      	movs	r2, #0
 800071e:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < (adcChannel * adcSamples); i++)
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	3301      	adds	r3, #1
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	2301      	movs	r3, #1
 8000728:	001a      	movs	r2, r3
 800072a:	0013      	movs	r3, r2
 800072c:	00db      	lsls	r3, r3, #3
 800072e:	189b      	adds	r3, r3, r2
 8000730:	68fa      	ldr	r2, [r7, #12]
 8000732:	429a      	cmp	r2, r3
 8000734:	dbe5      	blt.n	8000702 <ClearADCBuffer+0xe>
	}

	return adcVal;
 8000736:	4b02      	ldr	r3, [pc, #8]	; (8000740 <ClearADCBuffer+0x4c>)
}
 8000738:	0018      	movs	r0, r3
 800073a:	46bd      	mov	sp, r7
 800073c:	b004      	add	sp, #16
 800073e:	bd80      	pop	{r7, pc}
 8000740:	2000010c 	.word	0x2000010c

08000744 <GetADCMeanValue>:


uint16_t *GetADCMeanValue(uint16_t *adcVal, uint8_t adcSamples)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b084      	sub	sp, #16
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
 800074c:	000a      	movs	r2, r1
 800074e:	1cfb      	adds	r3, r7, #3
 8000750:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < adcChannel; i++)
 8000752:	2300      	movs	r3, #0
 8000754:	60fb      	str	r3, [r7, #12]
 8000756:	e00b      	b.n	8000770 <GetADCMeanValue+0x2c>
	{
		adcBufferMeanValue[i] = adcVal[i];
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	005b      	lsls	r3, r3, #1
 800075c:	687a      	ldr	r2, [r7, #4]
 800075e:	18d3      	adds	r3, r2, r3
 8000760:	8819      	ldrh	r1, [r3, #0]
 8000762:	4b07      	ldr	r3, [pc, #28]	; (8000780 <GetADCMeanValue+0x3c>)
 8000764:	68fa      	ldr	r2, [r7, #12]
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	52d1      	strh	r1, [r2, r3]
	for(int i = 0; i < adcChannel; i++)
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	3301      	adds	r3, #1
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	2b08      	cmp	r3, #8
 8000774:	ddf0      	ble.n	8000758 <GetADCMeanValue+0x14>
		// Mittelwertbildung durch Teilen der Summe durch die Sample-Zahl
		adcBufferMeanValue[l] = adcBufferMeanValue[l] / adcSamples;
	}
	*/

	return adcBufferMeanValue;
 8000776:	4b02      	ldr	r3, [pc, #8]	; (8000780 <GetADCMeanValue+0x3c>)
}
 8000778:	0018      	movs	r0, r3
 800077a:	46bd      	mov	sp, r7
 800077c:	b004      	add	sp, #16
 800077e:	bd80      	pop	{r7, pc}
 8000780:	200000e0 	.word	0x200000e0

08000784 <GetADCResistance>:


uint16_t *GetADCResistance(uint16_t *adcBufferMeanValue)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
	// Berechnung der Spannung an den NTCs
	for(int i = 0; i < adcChannel; i++)
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]
 8000790:	e018      	b.n	80007c4 <GetADCResistance+0x40>
	{
		adcVoltage[i] = 33 * (adcBufferMeanValue[i] * 10) / 4095;
 8000792:	697b      	ldr	r3, [r7, #20]
 8000794:	005b      	lsls	r3, r3, #1
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	18d3      	adds	r3, r2, r3
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	001a      	movs	r2, r3
 800079e:	0013      	movs	r3, r2
 80007a0:	009b      	lsls	r3, r3, #2
 80007a2:	189b      	adds	r3, r3, r2
 80007a4:	015a      	lsls	r2, r3, #5
 80007a6:	189b      	adds	r3, r3, r2
 80007a8:	005b      	lsls	r3, r3, #1
 80007aa:	491e      	ldr	r1, [pc, #120]	; (8000824 <GetADCResistance+0xa0>)
 80007ac:	0018      	movs	r0, r3
 80007ae:	f7ff fd3f 	bl	8000230 <__divsi3>
 80007b2:	0003      	movs	r3, r0
 80007b4:	b299      	uxth	r1, r3
 80007b6:	4b1c      	ldr	r3, [pc, #112]	; (8000828 <GetADCResistance+0xa4>)
 80007b8:	697a      	ldr	r2, [r7, #20]
 80007ba:	0052      	lsls	r2, r2, #1
 80007bc:	52d1      	strh	r1, [r2, r3]
	for(int i = 0; i < adcChannel; i++)
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	3301      	adds	r3, #1
 80007c2:	617b      	str	r3, [r7, #20]
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	2b08      	cmp	r3, #8
 80007c8:	dde3      	ble.n	8000792 <GetADCResistance+0xe>
	}

	// Berechnung der einzelnen NTC-Widerstände
	for(int i = 0; i < adcChannel; i++)
 80007ca:	2300      	movs	r3, #0
 80007cc:	613b      	str	r3, [r7, #16]
 80007ce:	e021      	b.n	8000814 <GetADCResistance+0x90>
	{
		// Aufteilung der Berechnungsoperation notwendig, da keine FPU vorhanden
		uint32_t tmp = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	60fb      	str	r3, [r7, #12]
		tmp = (ntcResistance25[i] * (330 - adcVoltage[i]));
 80007d4:	4b15      	ldr	r3, [pc, #84]	; (800082c <GetADCResistance+0xa8>)
 80007d6:	693a      	ldr	r2, [r7, #16]
 80007d8:	0052      	lsls	r2, r2, #1
 80007da:	5ad3      	ldrh	r3, [r2, r3]
 80007dc:	0019      	movs	r1, r3
 80007de:	4b12      	ldr	r3, [pc, #72]	; (8000828 <GetADCResistance+0xa4>)
 80007e0:	693a      	ldr	r2, [r7, #16]
 80007e2:	0052      	lsls	r2, r2, #1
 80007e4:	5ad3      	ldrh	r3, [r2, r3]
 80007e6:	001a      	movs	r2, r3
 80007e8:	23a5      	movs	r3, #165	; 0xa5
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	1a9b      	subs	r3, r3, r2
 80007ee:	434b      	muls	r3, r1
 80007f0:	60fb      	str	r3, [r7, #12]
		ntcResistance[i] = (tmp / adcVoltage[i]);
 80007f2:	4b0d      	ldr	r3, [pc, #52]	; (8000828 <GetADCResistance+0xa4>)
 80007f4:	693a      	ldr	r2, [r7, #16]
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	5ad3      	ldrh	r3, [r2, r3]
 80007fa:	0019      	movs	r1, r3
 80007fc:	68f8      	ldr	r0, [r7, #12]
 80007fe:	f7ff fc8d 	bl	800011c <__udivsi3>
 8000802:	0003      	movs	r3, r0
 8000804:	b299      	uxth	r1, r3
 8000806:	4b0a      	ldr	r3, [pc, #40]	; (8000830 <GetADCResistance+0xac>)
 8000808:	693a      	ldr	r2, [r7, #16]
 800080a:	0052      	lsls	r2, r2, #1
 800080c:	52d1      	strh	r1, [r2, r3]
	for(int i = 0; i < adcChannel; i++)
 800080e:	693b      	ldr	r3, [r7, #16]
 8000810:	3301      	adds	r3, #1
 8000812:	613b      	str	r3, [r7, #16]
 8000814:	693b      	ldr	r3, [r7, #16]
 8000816:	2b08      	cmp	r3, #8
 8000818:	ddda      	ble.n	80007d0 <GetADCResistance+0x4c>
	}

	return ntcResistance;
 800081a:	4b05      	ldr	r3, [pc, #20]	; (8000830 <GetADCResistance+0xac>)

}
 800081c:	0018      	movs	r0, r3
 800081e:	46bd      	mov	sp, r7
 8000820:	b006      	add	sp, #24
 8000822:	bd80      	pop	{r7, pc}
 8000824:	00000fff 	.word	0x00000fff
 8000828:	20000124 	.word	0x20000124
 800082c:	20000000 	.word	0x20000000
 8000830:	200000f4 	.word	0x200000f4

08000834 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000838:	f000 fce2 	bl	8001200 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800083c:	f000 f814 	bl	8000868 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000840:	f000 f9ae 	bl	8000ba0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000844:	f000 f98e 	bl	8000b64 <MX_DMA_Init>
  MX_ADC_Init();
 8000848:	f000 f876 	bl	8000938 <MX_ADC_Init>
  MX_USART2_UART_Init();
 800084c:	f000 f950 	bl	8000af0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcBuffer, buffLength);
 8000850:	4903      	ldr	r1, [pc, #12]	; (8000860 <main+0x2c>)
 8000852:	4b04      	ldr	r3, [pc, #16]	; (8000864 <main+0x30>)
 8000854:	2209      	movs	r2, #9
 8000856:	0018      	movs	r0, r3
 8000858:	f000 feb6 	bl	80015c8 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800085c:	e7fe      	b.n	800085c <main+0x28>
 800085e:	46c0      	nop			; (mov r8, r8)
 8000860:	200000cc 	.word	0x200000cc
 8000864:	20000204 	.word	0x20000204

08000868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000868:	b590      	push	{r4, r7, lr}
 800086a:	b099      	sub	sp, #100	; 0x64
 800086c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086e:	242c      	movs	r4, #44	; 0x2c
 8000870:	193b      	adds	r3, r7, r4
 8000872:	0018      	movs	r0, r3
 8000874:	2334      	movs	r3, #52	; 0x34
 8000876:	001a      	movs	r2, r3
 8000878:	2100      	movs	r1, #0
 800087a:	f003 f8fb 	bl	8003a74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800087e:	2318      	movs	r3, #24
 8000880:	18fb      	adds	r3, r7, r3
 8000882:	0018      	movs	r0, r3
 8000884:	2314      	movs	r3, #20
 8000886:	001a      	movs	r2, r3
 8000888:	2100      	movs	r1, #0
 800088a:	f003 f8f3 	bl	8003a74 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800088e:	003b      	movs	r3, r7
 8000890:	0018      	movs	r0, r3
 8000892:	2318      	movs	r3, #24
 8000894:	001a      	movs	r2, r3
 8000896:	2100      	movs	r1, #0
 8000898:	f003 f8ec 	bl	8003a74 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800089c:	4b24      	ldr	r3, [pc, #144]	; (8000930 <SystemClock_Config+0xc8>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a24      	ldr	r2, [pc, #144]	; (8000934 <SystemClock_Config+0xcc>)
 80008a2:	401a      	ands	r2, r3
 80008a4:	4b22      	ldr	r3, [pc, #136]	; (8000930 <SystemClock_Config+0xc8>)
 80008a6:	2180      	movs	r1, #128	; 0x80
 80008a8:	0109      	lsls	r1, r1, #4
 80008aa:	430a      	orrs	r2, r1
 80008ac:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008ae:	0021      	movs	r1, r4
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	2202      	movs	r2, #2
 80008b4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	2201      	movs	r2, #1
 80008ba:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	2210      	movs	r2, #16
 80008c0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2200      	movs	r2, #0
 80008c6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	0018      	movs	r0, r3
 80008cc:	f001 fcc4 	bl	8002258 <HAL_RCC_OscConfig>
 80008d0:	1e03      	subs	r3, r0, #0
 80008d2:	d001      	beq.n	80008d8 <SystemClock_Config+0x70>
  {
    Error_Handler();
 80008d4:	f000 f9c0 	bl	8000c58 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d8:	2118      	movs	r1, #24
 80008da:	187b      	adds	r3, r7, r1
 80008dc:	220f      	movs	r2, #15
 80008de:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	2201      	movs	r2, #1
 80008e4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e6:	187b      	adds	r3, r7, r1
 80008e8:	2200      	movs	r2, #0
 80008ea:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ec:	187b      	adds	r3, r7, r1
 80008ee:	2200      	movs	r2, #0
 80008f0:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	2200      	movs	r2, #0
 80008f6:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008f8:	187b      	adds	r3, r7, r1
 80008fa:	2100      	movs	r1, #0
 80008fc:	0018      	movs	r0, r3
 80008fe:	f002 f827 	bl	8002950 <HAL_RCC_ClockConfig>
 8000902:	1e03      	subs	r3, r0, #0
 8000904:	d001      	beq.n	800090a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000906:	f000 f9a7 	bl	8000c58 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800090a:	003b      	movs	r3, r7
 800090c:	2202      	movs	r2, #2
 800090e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000910:	003b      	movs	r3, r7
 8000912:	2200      	movs	r2, #0
 8000914:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000916:	003b      	movs	r3, r7
 8000918:	0018      	movs	r0, r3
 800091a:	f002 fa3d 	bl	8002d98 <HAL_RCCEx_PeriphCLKConfig>
 800091e:	1e03      	subs	r3, r0, #0
 8000920:	d001      	beq.n	8000926 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000922:	f000 f999 	bl	8000c58 <Error_Handler>
  }
}
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	46bd      	mov	sp, r7
 800092a:	b019      	add	sp, #100	; 0x64
 800092c:	bd90      	pop	{r4, r7, pc}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	40007000 	.word	0x40007000
 8000934:	ffffe7ff 	.word	0xffffe7ff

08000938 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800093e:	003b      	movs	r3, r7
 8000940:	0018      	movs	r0, r3
 8000942:	2308      	movs	r3, #8
 8000944:	001a      	movs	r2, r3
 8000946:	2100      	movs	r1, #0
 8000948:	f003 f894 	bl	8003a74 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800094c:	4b5e      	ldr	r3, [pc, #376]	; (8000ac8 <MX_ADC_Init+0x190>)
 800094e:	4a5f      	ldr	r2, [pc, #380]	; (8000acc <MX_ADC_Init+0x194>)
 8000950:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000952:	4b5d      	ldr	r3, [pc, #372]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000954:	2200      	movs	r2, #0
 8000956:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8000958:	4b5b      	ldr	r3, [pc, #364]	; (8000ac8 <MX_ADC_Init+0x190>)
 800095a:	22e0      	movs	r2, #224	; 0xe0
 800095c:	0352      	lsls	r2, r2, #13
 800095e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000960:	4b59      	ldr	r3, [pc, #356]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8000966:	4b58      	ldr	r3, [pc, #352]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000968:	2207      	movs	r2, #7
 800096a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800096c:	4b56      	ldr	r3, [pc, #344]	; (8000ac8 <MX_ADC_Init+0x190>)
 800096e:	2201      	movs	r2, #1
 8000970:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000972:	4b55      	ldr	r3, [pc, #340]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000974:	2200      	movs	r2, #0
 8000976:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000978:	4b53      	ldr	r3, [pc, #332]	; (8000ac8 <MX_ADC_Init+0x190>)
 800097a:	2220      	movs	r2, #32
 800097c:	2101      	movs	r1, #1
 800097e:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000980:	4b51      	ldr	r3, [pc, #324]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000982:	2221      	movs	r2, #33	; 0x21
 8000984:	2100      	movs	r1, #0
 8000986:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000988:	4b4f      	ldr	r3, [pc, #316]	; (8000ac8 <MX_ADC_Init+0x190>)
 800098a:	2200      	movs	r2, #0
 800098c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800098e:	4b4e      	ldr	r3, [pc, #312]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000990:	22c2      	movs	r2, #194	; 0xc2
 8000992:	32ff      	adds	r2, #255	; 0xff
 8000994:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000996:	4b4c      	ldr	r3, [pc, #304]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000998:	222c      	movs	r2, #44	; 0x2c
 800099a:	2101      	movs	r1, #1
 800099c:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800099e:	4b4a      	ldr	r3, [pc, #296]	; (8000ac8 <MX_ADC_Init+0x190>)
 80009a0:	2208      	movs	r2, #8
 80009a2:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80009a4:	4b48      	ldr	r3, [pc, #288]	; (8000ac8 <MX_ADC_Init+0x190>)
 80009a6:	2280      	movs	r2, #128	; 0x80
 80009a8:	0152      	lsls	r2, r2, #5
 80009aa:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80009ac:	4b46      	ldr	r3, [pc, #280]	; (8000ac8 <MX_ADC_Init+0x190>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 80009b2:	4b45      	ldr	r3, [pc, #276]	; (8000ac8 <MX_ADC_Init+0x190>)
 80009b4:	2201      	movs	r2, #1
 80009b6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80009b8:	4b43      	ldr	r3, [pc, #268]	; (8000ac8 <MX_ADC_Init+0x190>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80009be:	4b42      	ldr	r3, [pc, #264]	; (8000ac8 <MX_ADC_Init+0x190>)
 80009c0:	0018      	movs	r0, r3
 80009c2:	f000 fc8d 	bl	80012e0 <HAL_ADC_Init>
 80009c6:	1e03      	subs	r3, r0, #0
 80009c8:	d001      	beq.n	80009ce <MX_ADC_Init+0x96>
  {
    Error_Handler();
 80009ca:	f000 f945 	bl	8000c58 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80009ce:	003b      	movs	r3, r7
 80009d0:	2201      	movs	r2, #1
 80009d2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80009d4:	003b      	movs	r3, r7
 80009d6:	2280      	movs	r2, #128	; 0x80
 80009d8:	0152      	lsls	r2, r2, #5
 80009da:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009dc:	003a      	movs	r2, r7
 80009de:	4b3a      	ldr	r3, [pc, #232]	; (8000ac8 <MX_ADC_Init+0x190>)
 80009e0:	0011      	movs	r1, r2
 80009e2:	0018      	movs	r0, r3
 80009e4:	f000 fe82 	bl	80016ec <HAL_ADC_ConfigChannel>
 80009e8:	1e03      	subs	r3, r0, #0
 80009ea:	d001      	beq.n	80009f0 <MX_ADC_Init+0xb8>
  {
    Error_Handler();
 80009ec:	f000 f934 	bl	8000c58 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009f0:	003b      	movs	r3, r7
 80009f2:	4a37      	ldr	r2, [pc, #220]	; (8000ad0 <MX_ADC_Init+0x198>)
 80009f4:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009f6:	003a      	movs	r2, r7
 80009f8:	4b33      	ldr	r3, [pc, #204]	; (8000ac8 <MX_ADC_Init+0x190>)
 80009fa:	0011      	movs	r1, r2
 80009fc:	0018      	movs	r0, r3
 80009fe:	f000 fe75 	bl	80016ec <HAL_ADC_ConfigChannel>
 8000a02:	1e03      	subs	r3, r0, #0
 8000a04:	d001      	beq.n	8000a0a <MX_ADC_Init+0xd2>
  {
    Error_Handler();
 8000a06:	f000 f927 	bl	8000c58 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000a0a:	003b      	movs	r3, r7
 8000a0c:	4a31      	ldr	r2, [pc, #196]	; (8000ad4 <MX_ADC_Init+0x19c>)
 8000a0e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a10:	003a      	movs	r2, r7
 8000a12:	4b2d      	ldr	r3, [pc, #180]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000a14:	0011      	movs	r1, r2
 8000a16:	0018      	movs	r0, r3
 8000a18:	f000 fe68 	bl	80016ec <HAL_ADC_ConfigChannel>
 8000a1c:	1e03      	subs	r3, r0, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_ADC_Init+0xec>
  {
    Error_Handler();
 8000a20:	f000 f91a 	bl	8000c58 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000a24:	003b      	movs	r3, r7
 8000a26:	4a2c      	ldr	r2, [pc, #176]	; (8000ad8 <MX_ADC_Init+0x1a0>)
 8000a28:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a2a:	003a      	movs	r2, r7
 8000a2c:	4b26      	ldr	r3, [pc, #152]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000a2e:	0011      	movs	r1, r2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f000 fe5b 	bl	80016ec <HAL_ADC_ConfigChannel>
 8000a36:	1e03      	subs	r3, r0, #0
 8000a38:	d001      	beq.n	8000a3e <MX_ADC_Init+0x106>
  {
    Error_Handler();
 8000a3a:	f000 f90d 	bl	8000c58 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000a3e:	003b      	movs	r3, r7
 8000a40:	4a26      	ldr	r2, [pc, #152]	; (8000adc <MX_ADC_Init+0x1a4>)
 8000a42:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a44:	003a      	movs	r2, r7
 8000a46:	4b20      	ldr	r3, [pc, #128]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000a48:	0011      	movs	r1, r2
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	f000 fe4e 	bl	80016ec <HAL_ADC_ConfigChannel>
 8000a50:	1e03      	subs	r3, r0, #0
 8000a52:	d001      	beq.n	8000a58 <MX_ADC_Init+0x120>
  {
    Error_Handler();
 8000a54:	f000 f900 	bl	8000c58 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000a58:	003b      	movs	r3, r7
 8000a5a:	4a21      	ldr	r2, [pc, #132]	; (8000ae0 <MX_ADC_Init+0x1a8>)
 8000a5c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a5e:	003a      	movs	r2, r7
 8000a60:	4b19      	ldr	r3, [pc, #100]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000a62:	0011      	movs	r1, r2
 8000a64:	0018      	movs	r0, r3
 8000a66:	f000 fe41 	bl	80016ec <HAL_ADC_ConfigChannel>
 8000a6a:	1e03      	subs	r3, r0, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_ADC_Init+0x13a>
  {
    Error_Handler();
 8000a6e:	f000 f8f3 	bl	8000c58 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000a72:	003b      	movs	r3, r7
 8000a74:	4a1b      	ldr	r2, [pc, #108]	; (8000ae4 <MX_ADC_Init+0x1ac>)
 8000a76:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a78:	003a      	movs	r2, r7
 8000a7a:	4b13      	ldr	r3, [pc, #76]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000a7c:	0011      	movs	r1, r2
 8000a7e:	0018      	movs	r0, r3
 8000a80:	f000 fe34 	bl	80016ec <HAL_ADC_ConfigChannel>
 8000a84:	1e03      	subs	r3, r0, #0
 8000a86:	d001      	beq.n	8000a8c <MX_ADC_Init+0x154>
  {
    Error_Handler();
 8000a88:	f000 f8e6 	bl	8000c58 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000a8c:	003b      	movs	r3, r7
 8000a8e:	4a16      	ldr	r2, [pc, #88]	; (8000ae8 <MX_ADC_Init+0x1b0>)
 8000a90:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a92:	003a      	movs	r2, r7
 8000a94:	4b0c      	ldr	r3, [pc, #48]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000a96:	0011      	movs	r1, r2
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f000 fe27 	bl	80016ec <HAL_ADC_ConfigChannel>
 8000a9e:	1e03      	subs	r3, r0, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_ADC_Init+0x16e>
  {
    Error_Handler();
 8000aa2:	f000 f8d9 	bl	8000c58 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000aa6:	003b      	movs	r3, r7
 8000aa8:	4a10      	ldr	r2, [pc, #64]	; (8000aec <MX_ADC_Init+0x1b4>)
 8000aaa:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000aac:	003a      	movs	r2, r7
 8000aae:	4b06      	ldr	r3, [pc, #24]	; (8000ac8 <MX_ADC_Init+0x190>)
 8000ab0:	0011      	movs	r1, r2
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f000 fe1a 	bl	80016ec <HAL_ADC_ConfigChannel>
 8000ab8:	1e03      	subs	r3, r0, #0
 8000aba:	d001      	beq.n	8000ac0 <MX_ADC_Init+0x188>
  {
    Error_Handler();
 8000abc:	f000 f8cc 	bl	8000c58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000ac0:	46c0      	nop			; (mov r8, r8)
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	b002      	add	sp, #8
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	20000204 	.word	0x20000204
 8000acc:	40012400 	.word	0x40012400
 8000ad0:	04000002 	.word	0x04000002
 8000ad4:	08000004 	.word	0x08000004
 8000ad8:	0c000008 	.word	0x0c000008
 8000adc:	10000010 	.word	0x10000010
 8000ae0:	14000020 	.word	0x14000020
 8000ae4:	18000040 	.word	0x18000040
 8000ae8:	1c000080 	.word	0x1c000080
 8000aec:	24000200 	.word	0x24000200

08000af0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000af4:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000af6:	4a1a      	ldr	r2, [pc, #104]	; (8000b60 <MX_USART2_UART_Init+0x70>)
 8000af8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 2400;
 8000afa:	4b18      	ldr	r3, [pc, #96]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000afc:	2296      	movs	r2, #150	; 0x96
 8000afe:	0112      	lsls	r2, r2, #4
 8000b00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b02:	4b16      	ldr	r3, [pc, #88]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b08:	4b14      	ldr	r3, [pc, #80]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8000b0e:	4b13      	ldr	r3, [pc, #76]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000b10:	2280      	movs	r2, #128	; 0x80
 8000b12:	00d2      	lsls	r2, r2, #3
 8000b14:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b16:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000b18:	220c      	movs	r2, #12
 8000b1a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b1c:	4b0f      	ldr	r3, [pc, #60]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b22:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000b30:	2230      	movs	r2, #48	; 0x30
 8000b32:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8000b34:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000b36:	2280      	movs	r2, #128	; 0x80
 8000b38:	0152      	lsls	r2, r2, #5
 8000b3a:	639a      	str	r2, [r3, #56]	; 0x38
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000b3c:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000b3e:	2280      	movs	r2, #128	; 0x80
 8000b40:	0192      	lsls	r2, r2, #6
 8000b42:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b44:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <MX_USART2_UART_Init+0x6c>)
 8000b46:	0018      	movs	r0, r3
 8000b48:	f002 fa4c 	bl	8002fe4 <HAL_UART_Init>
 8000b4c:	1e03      	subs	r3, r0, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_USART2_UART_Init+0x64>
  {
    Error_Handler();
 8000b50:	f000 f882 	bl	8000c58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b54:	46c0      	nop			; (mov r8, r8)
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	20000138 	.word	0x20000138
 8000b60:	40004400 	.word	0x40004400

08000b64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <MX_DMA_Init+0x38>)
 8000b6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b6e:	4b0b      	ldr	r3, [pc, #44]	; (8000b9c <MX_DMA_Init+0x38>)
 8000b70:	2101      	movs	r1, #1
 8000b72:	430a      	orrs	r2, r1
 8000b74:	631a      	str	r2, [r3, #48]	; 0x30
 8000b76:	4b09      	ldr	r3, [pc, #36]	; (8000b9c <MX_DMA_Init+0x38>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	607b      	str	r3, [r7, #4]
 8000b80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2100      	movs	r1, #0
 8000b86:	2009      	movs	r0, #9
 8000b88:	f000 ffee 	bl	8001b68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b8c:	2009      	movs	r0, #9
 8000b8e:	f001 f800 	bl	8001b92 <HAL_NVIC_EnableIRQ>

}
 8000b92:	46c0      	nop			; (mov r8, r8)
 8000b94:	46bd      	mov	sp, r7
 8000b96:	b002      	add	sp, #8
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	46c0      	nop			; (mov r8, r8)
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ba0:	b590      	push	{r4, r7, lr}
 8000ba2:	b089      	sub	sp, #36	; 0x24
 8000ba4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba6:	240c      	movs	r4, #12
 8000ba8:	193b      	adds	r3, r7, r4
 8000baa:	0018      	movs	r0, r3
 8000bac:	2314      	movs	r3, #20
 8000bae:	001a      	movs	r2, r3
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	f002 ff5f 	bl	8003a74 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bb6:	4b21      	ldr	r3, [pc, #132]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bba:	4b20      	ldr	r3, [pc, #128]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bbc:	2104      	movs	r1, #4
 8000bbe:	430a      	orrs	r2, r1
 8000bc0:	62da      	str	r2, [r3, #44]	; 0x2c
 8000bc2:	4b1e      	ldr	r3, [pc, #120]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bc6:	2204      	movs	r2, #4
 8000bc8:	4013      	ands	r3, r2
 8000bca:	60bb      	str	r3, [r7, #8]
 8000bcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bce:	4b1b      	ldr	r3, [pc, #108]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bd2:	4b1a      	ldr	r3, [pc, #104]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	430a      	orrs	r2, r1
 8000bd8:	62da      	str	r2, [r3, #44]	; 0x2c
 8000bda:	4b18      	ldr	r3, [pc, #96]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bde:	2201      	movs	r2, #1
 8000be0:	4013      	ands	r3, r2
 8000be2:	607b      	str	r3, [r7, #4]
 8000be4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be6:	4b15      	ldr	r3, [pc, #84]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000be8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bea:	4b14      	ldr	r3, [pc, #80]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bec:	2102      	movs	r1, #2
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	62da      	str	r2, [r3, #44]	; 0x2c
 8000bf2:	4b12      	ldr	r3, [pc, #72]	; (8000c3c <MX_GPIO_Init+0x9c>)
 8000bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bf6:	2202      	movs	r2, #2
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	603b      	str	r3, [r7, #0]
 8000bfc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8000bfe:	2380      	movs	r3, #128	; 0x80
 8000c00:	01db      	lsls	r3, r3, #7
 8000c02:	480f      	ldr	r0, [pc, #60]	; (8000c40 <MX_GPIO_Init+0xa0>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	0019      	movs	r1, r3
 8000c08:	f001 fb08 	bl	800221c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000c0c:	193b      	adds	r3, r7, r4
 8000c0e:	2280      	movs	r2, #128	; 0x80
 8000c10:	01d2      	lsls	r2, r2, #7
 8000c12:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c14:	193b      	adds	r3, r7, r4
 8000c16:	2201      	movs	r2, #1
 8000c18:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c1a:	193b      	adds	r3, r7, r4
 8000c1c:	2202      	movs	r2, #2
 8000c1e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	193b      	adds	r3, r7, r4
 8000c22:	2200      	movs	r2, #0
 8000c24:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c26:	193b      	adds	r3, r7, r4
 8000c28:	4a05      	ldr	r2, [pc, #20]	; (8000c40 <MX_GPIO_Init+0xa0>)
 8000c2a:	0019      	movs	r1, r3
 8000c2c:	0010      	movs	r0, r2
 8000c2e:	f001 f987 	bl	8001f40 <HAL_GPIO_Init>

}
 8000c32:	46c0      	nop			; (mov r8, r8)
 8000c34:	46bd      	mov	sp, r7
 8000c36:	b009      	add	sp, #36	; 0x24
 8000c38:	bd90      	pop	{r4, r7, pc}
 8000c3a:	46c0      	nop			; (mov r8, r8)
 8000c3c:	40021000 	.word	0x40021000
 8000c40:	50000800 	.word	0x50000800

08000c44 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
// Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
	scheduler();
 8000c4c:	f7ff fd1a 	bl	8000684 <scheduler>
}
 8000c50:	46c0      	nop			; (mov r8, r8)
 8000c52:	46bd      	mov	sp, r7
 8000c54:	b002      	add	sp, #8
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c5c:	b672      	cpsid	i
}
 8000c5e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c60:	e7fe      	b.n	8000c60 <Error_Handler+0x8>

08000c62 <GetTempCArray>:
 * 	@param	Pointer zum Array der im vorherigen Zyklus ermittelten Temperaturen
 * 	@ret	gesamtes Temperatur-Array
 */

uint8_t *GetTempCArray(uint8_t *tempC, uint8_t adcChannel, const uint16_t *LUT, uint16_t *ntcResistance, uint16_t *LUToldValues)
{
 8000c62:	b590      	push	{r4, r7, lr}
 8000c64:	b087      	sub	sp, #28
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	60f8      	str	r0, [r7, #12]
 8000c6a:	607a      	str	r2, [r7, #4]
 8000c6c:	603b      	str	r3, [r7, #0]
 8000c6e:	230b      	movs	r3, #11
 8000c70:	18fb      	adds	r3, r7, r3
 8000c72:	1c0a      	adds	r2, r1, #0
 8000c74:	701a      	strb	r2, [r3, #0]
	uint16_t startIndex = 0;
 8000c76:	2312      	movs	r3, #18
 8000c78:	18fb      	adds	r3, r7, r3
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	801a      	strh	r2, [r3, #0]

	for(int i = 0; i < adcChannel; i++)
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]
 8000c82:	e026      	b.n	8000cd2 <GetTempCArray+0x70>
	{
		// Zuweisung des Start-Indizes
		startIndex = LUToldValues[i];
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	005b      	lsls	r3, r3, #1
 8000c88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000c8a:	18d2      	adds	r2, r2, r3
 8000c8c:	2012      	movs	r0, #18
 8000c8e:	183b      	adds	r3, r7, r0
 8000c90:	8812      	ldrh	r2, [r2, #0]
 8000c92:	801a      	strh	r2, [r3, #0]

		// Aufruf der Funktion, die den berechneten NTC-Widerstand mit dem LUT vergleicht
		tempC[i] = GetTempCfromLUT(LUT, ntcResistance[i], startIndex);
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	683a      	ldr	r2, [r7, #0]
 8000c9a:	18d3      	adds	r3, r2, r3
 8000c9c:	8819      	ldrh	r1, [r3, #0]
 8000c9e:	183b      	adds	r3, r7, r0
 8000ca0:	881b      	ldrh	r3, [r3, #0]
 8000ca2:	b2d8      	uxtb	r0, r3
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	68fa      	ldr	r2, [r7, #12]
 8000ca8:	18d4      	adds	r4, r2, r3
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	0002      	movs	r2, r0
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f000 f81a 	bl	8000ce8 <GetTempCfromLUT>
 8000cb4:	0003      	movs	r3, r0
 8000cb6:	7023      	strb	r3, [r4, #0]

		// Speichern des LUT-Indizes (welcher zufällig auch der Temp. entspricht) als "Startwert" für den nächsten Zyklus
		LUToldValues[i] = tempC[i];
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	68fa      	ldr	r2, [r7, #12]
 8000cbc:	18d3      	adds	r3, r2, r3
 8000cbe:	7819      	ldrb	r1, [r3, #0]
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	005b      	lsls	r3, r3, #1
 8000cc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000cc6:	18d3      	adds	r3, r2, r3
 8000cc8:	b28a      	uxth	r2, r1
 8000cca:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < adcChannel; i++)
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	617b      	str	r3, [r7, #20]
 8000cd2:	230b      	movs	r3, #11
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	697a      	ldr	r2, [r7, #20]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	dbd2      	blt.n	8000c84 <GetTempCArray+0x22>
	}

	return tempC;
 8000cde:	68fb      	ldr	r3, [r7, #12]
}
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	b007      	add	sp, #28
 8000ce6:	bd90      	pop	{r4, r7, pc}

08000ce8 <GetTempCfromLUT>:
 * 	@param	Übergabe des durch den ADC ermittelten Widerstands eines NTCs
 * 	@ret	ermittelte Temperatur in Grad Celsius
 */

uint8_t GetTempCfromLUT(const uint16_t *LUT, uint16_t ntcResistance, uint8_t startIndex)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	0008      	movs	r0, r1
 8000cf2:	0011      	movs	r1, r2
 8000cf4:	1cbb      	adds	r3, r7, #2
 8000cf6:	1c02      	adds	r2, r0, #0
 8000cf8:	801a      	strh	r2, [r3, #0]
 8000cfa:	1c7b      	adds	r3, r7, #1
 8000cfc:	1c0a      	adds	r2, r1, #0
 8000cfe:	701a      	strb	r2, [r3, #0]
	// int i = 0;
	uint8_t tempC;

	// zusätzl. Fkt. die den Wert "-1" im tempC-Array verbietet
	if(ntcResistance == 0)
 8000d00:	1cbb      	adds	r3, r7, #2
 8000d02:	881b      	ldrh	r3, [r3, #0]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d106      	bne.n	8000d16 <GetTempCfromLUT+0x2e>
	{
		tempC = 0;
 8000d08:	210f      	movs	r1, #15
 8000d0a:	187b      	adds	r3, r7, r1
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	701a      	strb	r2, [r3, #0]
		return tempC;
 8000d10:	187b      	adds	r3, r7, r1
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	e052      	b.n	8000dbc <GetTempCfromLUT+0xd4>
	}
	else if(ntcResistance < LUT[0] && ntcResistance > LUT[151])
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	881b      	ldrh	r3, [r3, #0]
 8000d1a:	1cba      	adds	r2, r7, #2
 8000d1c:	8812      	ldrh	r2, [r2, #0]
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d249      	bcs.n	8000db6 <GetTempCfromLUT+0xce>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	332f      	adds	r3, #47	; 0x2f
 8000d26:	33ff      	adds	r3, #255	; 0xff
 8000d28:	881b      	ldrh	r3, [r3, #0]
 8000d2a:	1cba      	adds	r2, r7, #2
 8000d2c:	8812      	ldrh	r2, [r2, #0]
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d941      	bls.n	8000db6 <GetTempCfromLUT+0xce>
	{
		// "Suchalgorithmus"
		if(LUT[startIndex] > ntcResistance)
 8000d32:	1c7b      	adds	r3, r7, #1
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	005b      	lsls	r3, r3, #1
 8000d38:	687a      	ldr	r2, [r7, #4]
 8000d3a:	18d3      	adds	r3, r2, r3
 8000d3c:	881b      	ldrh	r3, [r3, #0]
 8000d3e:	1cba      	adds	r2, r7, #2
 8000d40:	8812      	ldrh	r2, [r2, #0]
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d210      	bcs.n	8000d68 <GetTempCfromLUT+0x80>
		{
			while(ntcResistance < LUT[startIndex])
 8000d46:	e004      	b.n	8000d52 <GetTempCfromLUT+0x6a>
			{
				startIndex++;
 8000d48:	1c7b      	adds	r3, r7, #1
 8000d4a:	781a      	ldrb	r2, [r3, #0]
 8000d4c:	1c7b      	adds	r3, r7, #1
 8000d4e:	3201      	adds	r2, #1
 8000d50:	701a      	strb	r2, [r3, #0]
			while(ntcResistance < LUT[startIndex])
 8000d52:	1c7b      	adds	r3, r7, #1
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	687a      	ldr	r2, [r7, #4]
 8000d5a:	18d3      	adds	r3, r2, r3
 8000d5c:	881b      	ldrh	r3, [r3, #0]
 8000d5e:	1cba      	adds	r2, r7, #2
 8000d60:	8812      	ldrh	r2, [r2, #0]
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d3f0      	bcc.n	8000d48 <GetTempCfromLUT+0x60>
 8000d66:	e019      	b.n	8000d9c <GetTempCfromLUT+0xb4>
			}
		}
		else if(LUT[startIndex] < ntcResistance)
 8000d68:	1c7b      	adds	r3, r7, #1
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	18d3      	adds	r3, r2, r3
 8000d72:	881b      	ldrh	r3, [r3, #0]
 8000d74:	1cba      	adds	r2, r7, #2
 8000d76:	8812      	ldrh	r2, [r2, #0]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d90f      	bls.n	8000d9c <GetTempCfromLUT+0xb4>
		{
			while(ntcResistance > LUT[startIndex])
 8000d7c:	e004      	b.n	8000d88 <GetTempCfromLUT+0xa0>
			{
				startIndex--;
 8000d7e:	1c7b      	adds	r3, r7, #1
 8000d80:	781a      	ldrb	r2, [r3, #0]
 8000d82:	1c7b      	adds	r3, r7, #1
 8000d84:	3a01      	subs	r2, #1
 8000d86:	701a      	strb	r2, [r3, #0]
			while(ntcResistance > LUT[startIndex])
 8000d88:	1c7b      	adds	r3, r7, #1
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	18d3      	adds	r3, r2, r3
 8000d92:	881b      	ldrh	r3, [r3, #0]
 8000d94:	1cba      	adds	r2, r7, #2
 8000d96:	8812      	ldrh	r2, [r2, #0]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d8f0      	bhi.n	8000d7e <GetTempCfromLUT+0x96>
			}
		}

		// Temperaturzuweisung
		tempC = startIndex;
 8000d9c:	210f      	movs	r1, #15
 8000d9e:	187b      	adds	r3, r7, r1
 8000da0:	1c7a      	adds	r2, r7, #1
 8000da2:	7812      	ldrb	r2, [r2, #0]
 8000da4:	701a      	strb	r2, [r3, #0]

		// Plausibilitätskontrolle
		if(tempC < 0 || tempC > 150)
 8000da6:	000a      	movs	r2, r1
 8000da8:	18bb      	adds	r3, r7, r2
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2b96      	cmp	r3, #150	; 0x96
 8000dae:	d902      	bls.n	8000db6 <GetTempCfromLUT+0xce>
		{
			tempC = 255;
 8000db0:	18bb      	adds	r3, r7, r2
 8000db2:	22ff      	movs	r2, #255	; 0xff
 8000db4:	701a      	strb	r2, [r3, #0]
		}
	}
	return tempC;
 8000db6:	230f      	movs	r3, #15
 8000db8:	18fb      	adds	r3, r7, r3
 8000dba:	781b      	ldrb	r3, [r3, #0]
}
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	b004      	add	sp, #16
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc8:	4b07      	ldr	r3, [pc, #28]	; (8000de8 <HAL_MspInit+0x24>)
 8000dca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dcc:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <HAL_MspInit+0x24>)
 8000dce:	2101      	movs	r1, #1
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd4:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <HAL_MspInit+0x24>)
 8000dd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000dd8:	4b03      	ldr	r3, [pc, #12]	; (8000de8 <HAL_MspInit+0x24>)
 8000dda:	2180      	movs	r1, #128	; 0x80
 8000ddc:	0549      	lsls	r1, r1, #21
 8000dde:	430a      	orrs	r2, r1
 8000de0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000de2:	46c0      	nop			; (mov r8, r8)
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40021000 	.word	0x40021000

08000dec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000dec:	b590      	push	{r4, r7, lr}
 8000dee:	b08b      	sub	sp, #44	; 0x2c
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df4:	2414      	movs	r4, #20
 8000df6:	193b      	adds	r3, r7, r4
 8000df8:	0018      	movs	r0, r3
 8000dfa:	2314      	movs	r3, #20
 8000dfc:	001a      	movs	r2, r3
 8000dfe:	2100      	movs	r1, #0
 8000e00:	f002 fe38 	bl	8003a74 <memset>
  if(hadc->Instance==ADC1)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a38      	ldr	r2, [pc, #224]	; (8000eec <HAL_ADC_MspInit+0x100>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d169      	bne.n	8000ee2 <HAL_ADC_MspInit+0xf6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e0e:	4b38      	ldr	r3, [pc, #224]	; (8000ef0 <HAL_ADC_MspInit+0x104>)
 8000e10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e12:	4b37      	ldr	r3, [pc, #220]	; (8000ef0 <HAL_ADC_MspInit+0x104>)
 8000e14:	2180      	movs	r1, #128	; 0x80
 8000e16:	0089      	lsls	r1, r1, #2
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1c:	4b34      	ldr	r3, [pc, #208]	; (8000ef0 <HAL_ADC_MspInit+0x104>)
 8000e1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e20:	4b33      	ldr	r3, [pc, #204]	; (8000ef0 <HAL_ADC_MspInit+0x104>)
 8000e22:	2101      	movs	r1, #1
 8000e24:	430a      	orrs	r2, r1
 8000e26:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e28:	4b31      	ldr	r3, [pc, #196]	; (8000ef0 <HAL_ADC_MspInit+0x104>)
 8000e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	4013      	ands	r3, r2
 8000e30:	613b      	str	r3, [r7, #16]
 8000e32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e34:	4b2e      	ldr	r3, [pc, #184]	; (8000ef0 <HAL_ADC_MspInit+0x104>)
 8000e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e38:	4b2d      	ldr	r3, [pc, #180]	; (8000ef0 <HAL_ADC_MspInit+0x104>)
 8000e3a:	2102      	movs	r1, #2
 8000e3c:	430a      	orrs	r2, r1
 8000e3e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e40:	4b2b      	ldr	r3, [pc, #172]	; (8000ef0 <HAL_ADC_MspInit+0x104>)
 8000e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e44:	2202      	movs	r2, #2
 8000e46:	4013      	ands	r3, r2
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> ADC_IN5
    PA6     ------> ADC_IN6
    PA7     ------> ADC_IN7
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000e4c:	193b      	adds	r3, r7, r4
 8000e4e:	22ff      	movs	r2, #255	; 0xff
 8000e50:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e52:	193b      	adds	r3, r7, r4
 8000e54:	2203      	movs	r2, #3
 8000e56:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	193b      	adds	r3, r7, r4
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5e:	193a      	adds	r2, r7, r4
 8000e60:	23a0      	movs	r3, #160	; 0xa0
 8000e62:	05db      	lsls	r3, r3, #23
 8000e64:	0011      	movs	r1, r2
 8000e66:	0018      	movs	r0, r3
 8000e68:	f001 f86a 	bl	8001f40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e6c:	193b      	adds	r3, r7, r4
 8000e6e:	2202      	movs	r2, #2
 8000e70:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e72:	193b      	adds	r3, r7, r4
 8000e74:	2203      	movs	r2, #3
 8000e76:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e78:	193b      	adds	r3, r7, r4
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7e:	193b      	adds	r3, r7, r4
 8000e80:	4a1c      	ldr	r2, [pc, #112]	; (8000ef4 <HAL_ADC_MspInit+0x108>)
 8000e82:	0019      	movs	r1, r3
 8000e84:	0010      	movs	r0, r2
 8000e86:	f001 f85b 	bl	8001f40 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000e8a:	4b1b      	ldr	r3, [pc, #108]	; (8000ef8 <HAL_ADC_MspInit+0x10c>)
 8000e8c:	4a1b      	ldr	r2, [pc, #108]	; (8000efc <HAL_ADC_MspInit+0x110>)
 8000e8e:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8000e90:	4b19      	ldr	r3, [pc, #100]	; (8000ef8 <HAL_ADC_MspInit+0x10c>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e96:	4b18      	ldr	r3, [pc, #96]	; (8000ef8 <HAL_ADC_MspInit+0x10c>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e9c:	4b16      	ldr	r3, [pc, #88]	; (8000ef8 <HAL_ADC_MspInit+0x10c>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000ea2:	4b15      	ldr	r3, [pc, #84]	; (8000ef8 <HAL_ADC_MspInit+0x10c>)
 8000ea4:	2280      	movs	r2, #128	; 0x80
 8000ea6:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ea8:	4b13      	ldr	r3, [pc, #76]	; (8000ef8 <HAL_ADC_MspInit+0x10c>)
 8000eaa:	2280      	movs	r2, #128	; 0x80
 8000eac:	0052      	lsls	r2, r2, #1
 8000eae:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000eb0:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <HAL_ADC_MspInit+0x10c>)
 8000eb2:	2280      	movs	r2, #128	; 0x80
 8000eb4:	00d2      	lsls	r2, r2, #3
 8000eb6:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	; (8000ef8 <HAL_ADC_MspInit+0x10c>)
 8000eba:	2220      	movs	r2, #32
 8000ebc:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <HAL_ADC_MspInit+0x10c>)
 8000ec0:	22c0      	movs	r2, #192	; 0xc0
 8000ec2:	0192      	lsls	r2, r2, #6
 8000ec4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000ec6:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <HAL_ADC_MspInit+0x10c>)
 8000ec8:	0018      	movs	r0, r3
 8000eca:	f000 fe7f 	bl	8001bcc <HAL_DMA_Init>
 8000ece:	1e03      	subs	r3, r0, #0
 8000ed0:	d001      	beq.n	8000ed6 <HAL_ADC_MspInit+0xea>
    {
      Error_Handler();
 8000ed2:	f7ff fec1 	bl	8000c58 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4a07      	ldr	r2, [pc, #28]	; (8000ef8 <HAL_ADC_MspInit+0x10c>)
 8000eda:	64da      	str	r2, [r3, #76]	; 0x4c
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <HAL_ADC_MspInit+0x10c>)
 8000ede:	687a      	ldr	r2, [r7, #4]
 8000ee0:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000ee2:	46c0      	nop			; (mov r8, r8)
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	b00b      	add	sp, #44	; 0x2c
 8000ee8:	bd90      	pop	{r4, r7, pc}
 8000eea:	46c0      	nop			; (mov r8, r8)
 8000eec:	40012400 	.word	0x40012400
 8000ef0:	40021000 	.word	0x40021000
 8000ef4:	50000400 	.word	0x50000400
 8000ef8:	200001bc 	.word	0x200001bc
 8000efc:	40020008 	.word	0x40020008

08000f00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f00:	b590      	push	{r4, r7, lr}
 8000f02:	b089      	sub	sp, #36	; 0x24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	240c      	movs	r4, #12
 8000f0a:	193b      	adds	r3, r7, r4
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	2314      	movs	r3, #20
 8000f10:	001a      	movs	r2, r3
 8000f12:	2100      	movs	r1, #0
 8000f14:	f002 fdae 	bl	8003a74 <memset>
  if(huart->Instance==USART2)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a18      	ldr	r2, [pc, #96]	; (8000f80 <HAL_UART_MspInit+0x80>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d12a      	bne.n	8000f78 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f22:	4b18      	ldr	r3, [pc, #96]	; (8000f84 <HAL_UART_MspInit+0x84>)
 8000f24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f26:	4b17      	ldr	r3, [pc, #92]	; (8000f84 <HAL_UART_MspInit+0x84>)
 8000f28:	2180      	movs	r1, #128	; 0x80
 8000f2a:	0289      	lsls	r1, r1, #10
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f30:	4b14      	ldr	r3, [pc, #80]	; (8000f84 <HAL_UART_MspInit+0x84>)
 8000f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f34:	4b13      	ldr	r3, [pc, #76]	; (8000f84 <HAL_UART_MspInit+0x84>)
 8000f36:	2101      	movs	r1, #1
 8000f38:	430a      	orrs	r2, r1
 8000f3a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f3c:	4b11      	ldr	r3, [pc, #68]	; (8000f84 <HAL_UART_MspInit+0x84>)
 8000f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f40:	2201      	movs	r2, #1
 8000f42:	4013      	ands	r3, r2
 8000f44:	60bb      	str	r3, [r7, #8]
 8000f46:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA9     ------> USART2_TX
    PA10     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f48:	193b      	adds	r3, r7, r4
 8000f4a:	22c0      	movs	r2, #192	; 0xc0
 8000f4c:	00d2      	lsls	r2, r2, #3
 8000f4e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f50:	0021      	movs	r1, r4
 8000f52:	187b      	adds	r3, r7, r1
 8000f54:	2202      	movs	r2, #2
 8000f56:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	187b      	adds	r3, r7, r1
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5e:	187b      	adds	r3, r7, r1
 8000f60:	2203      	movs	r2, #3
 8000f62:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000f64:	187b      	adds	r3, r7, r1
 8000f66:	2204      	movs	r2, #4
 8000f68:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6a:	187a      	adds	r2, r7, r1
 8000f6c:	23a0      	movs	r3, #160	; 0xa0
 8000f6e:	05db      	lsls	r3, r3, #23
 8000f70:	0011      	movs	r1, r2
 8000f72:	0018      	movs	r0, r3
 8000f74:	f000 ffe4 	bl	8001f40 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f78:	46c0      	nop			; (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b009      	add	sp, #36	; 0x24
 8000f7e:	bd90      	pop	{r4, r7, pc}
 8000f80:	40004400 	.word	0x40004400
 8000f84:	40021000 	.word	0x40021000

08000f88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f8c:	e7fe      	b.n	8000f8c <NMI_Handler+0x4>

08000f8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f92:	e7fe      	b.n	8000f92 <HardFault_Handler+0x4>

08000f94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f98:	46c0      	nop			; (mov r8, r8)
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fa2:	46c0      	nop			; (mov r8, r8)
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fac:	f000 f97c 	bl	80012a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fb0:	46c0      	nop			; (mov r8, r8)
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
	...

08000fb8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000fbc:	4b03      	ldr	r3, [pc, #12]	; (8000fcc <DMA1_Channel1_IRQHandler+0x14>)
 8000fbe:	0018      	movs	r0, r3
 8000fc0:	f000 fee2 	bl	8001d88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000fc4:	46c0      	nop			; (mov r8, r8)
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	46c0      	nop			; (mov r8, r8)
 8000fcc:	200001bc 	.word	0x200001bc

08000fd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fd8:	4a14      	ldr	r2, [pc, #80]	; (800102c <_sbrk+0x5c>)
 8000fda:	4b15      	ldr	r3, [pc, #84]	; (8001030 <_sbrk+0x60>)
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fe4:	4b13      	ldr	r3, [pc, #76]	; (8001034 <_sbrk+0x64>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d102      	bne.n	8000ff2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fec:	4b11      	ldr	r3, [pc, #68]	; (8001034 <_sbrk+0x64>)
 8000fee:	4a12      	ldr	r2, [pc, #72]	; (8001038 <_sbrk+0x68>)
 8000ff0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ff2:	4b10      	ldr	r3, [pc, #64]	; (8001034 <_sbrk+0x64>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	18d3      	adds	r3, r2, r3
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d207      	bcs.n	8001010 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001000:	f002 fd0e 	bl	8003a20 <__errno>
 8001004:	0003      	movs	r3, r0
 8001006:	220c      	movs	r2, #12
 8001008:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800100a:	2301      	movs	r3, #1
 800100c:	425b      	negs	r3, r3
 800100e:	e009      	b.n	8001024 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001010:	4b08      	ldr	r3, [pc, #32]	; (8001034 <_sbrk+0x64>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001016:	4b07      	ldr	r3, [pc, #28]	; (8001034 <_sbrk+0x64>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	18d2      	adds	r2, r2, r3
 800101e:	4b05      	ldr	r3, [pc, #20]	; (8001034 <_sbrk+0x64>)
 8001020:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001022:	68fb      	ldr	r3, [r7, #12]
}
 8001024:	0018      	movs	r0, r3
 8001026:	46bd      	mov	sp, r7
 8001028:	b006      	add	sp, #24
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20002000 	.word	0x20002000
 8001030:	00000400 	.word	0x00000400
 8001034:	200000c0 	.word	0x200000c0
 8001038:	20000278 	.word	0x20000278

0800103c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001040:	46c0      	nop			; (mov r8, r8)
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
	...

08001048 <TxUART>:
 * 	@brief Senden der NTC-Nummer, der Temperatur, des zugehörigen CRCs & mehrerer "Stop"-Zeichen
 * 		***** NTC1 * 25°C * CRC1 ** NTC2 * 30°C * CRC2 ** ... **********
 */

void TxUART(uint8_t adcChannels, uint8_t *tempC, uint32_t millis)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b088      	sub	sp, #32
 800104c:	af00      	add	r7, sp, #0
 800104e:	60b9      	str	r1, [r7, #8]
 8001050:	607a      	str	r2, [r7, #4]
 8001052:	230f      	movs	r3, #15
 8001054:	18fb      	adds	r3, r7, r3
 8001056:	1c02      	adds	r2, r0, #0
 8001058:	701a      	strb	r2, [r3, #0]
	uint8_t ntcNumber = 0;
 800105a:	231b      	movs	r3, #27
 800105c:	18fb      	adds	r3, r7, r3
 800105e:	2200      	movs	r2, #0
 8001060:	701a      	strb	r2, [r3, #0]

	// "Header"
	blankTxUART(5);
 8001062:	2005      	movs	r0, #5
 8001064:	f000 f85c 	bl	8001120 <blankTxUART>

	// "Timer-Information"
	timeTxUART(millis);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	0018      	movs	r0, r3
 800106c:	f000 f87e 	bl	800116c <timeTxUART>
	blankTxUART(2);
 8001070:	2002      	movs	r0, #2
 8001072:	f000 f855 	bl	8001120 <blankTxUART>


	for(int j = 0; j < adcChannels; j++)
 8001076:	2300      	movs	r3, #0
 8001078:	61fb      	str	r3, [r7, #28]
 800107a:	e011      	b.n	80010a0 <TxUART+0x58>

		// ntcNumberTxUART(ntcNumber);
		// blankTxUART(1);

		// Übergabe der Temperatur aus dem Array an temp. Integer
		uint8_t *tmpTempC = &tempC[j];
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	68ba      	ldr	r2, [r7, #8]
 8001080:	18d3      	adds	r3, r2, r3
 8001082:	617b      	str	r3, [r7, #20]

		// Aufruf der eigentlichen Übertragungsfkt.
		singleTempTxUART(ntcNumber, tmpTempC);
 8001084:	697a      	ldr	r2, [r7, #20]
 8001086:	231b      	movs	r3, #27
 8001088:	18fb      	adds	r3, r7, r3
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	0011      	movs	r1, r2
 800108e:	0018      	movs	r0, r3
 8001090:	f000 f81e 	bl	80010d0 <singleTempTxUART>

		blankTxUART(2);
 8001094:	2002      	movs	r0, #2
 8001096:	f000 f843 	bl	8001120 <blankTxUART>
	for(int j = 0; j < adcChannels; j++)
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	3301      	adds	r3, #1
 800109e:	61fb      	str	r3, [r7, #28]
 80010a0:	230f      	movs	r3, #15
 80010a2:	18fb      	adds	r3, r7, r3
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	69fa      	ldr	r2, [r7, #28]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	dbe7      	blt.n	800107c <TxUART+0x34>
	}

	// Ende der Nachricht -> NewLine um in Matlab mit den Daten besser umgehen zu können
	uint8_t endLine[2] = "\n\r";			// evtl. auch CR/ASCII-13 notw. um an Zeilenanfang zu gelangen
 80010ac:	2110      	movs	r1, #16
 80010ae:	187b      	adds	r3, r7, r1
 80010b0:	4a05      	ldr	r2, [pc, #20]	; (80010c8 <TxUART+0x80>)
 80010b2:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, endLine, sizeof(endLine), 10);
 80010b4:	1879      	adds	r1, r7, r1
 80010b6:	4805      	ldr	r0, [pc, #20]	; (80010cc <TxUART+0x84>)
 80010b8:	230a      	movs	r3, #10
 80010ba:	2202      	movs	r2, #2
 80010bc:	f001 ffe6 	bl	800308c <HAL_UART_Transmit>

}
 80010c0:	46c0      	nop			; (mov r8, r8)
 80010c2:	46bd      	mov	sp, r7
 80010c4:	b008      	add	sp, #32
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	00000d0a 	.word	0x00000d0a
 80010cc:	20000138 	.word	0x20000138

080010d0 <singleTempTxUART>:


void singleTempTxUART(uint8_t ntcNumber, uint8_t *tempC)
{
 80010d0:	b590      	push	{r4, r7, lr}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	0002      	movs	r2, r0
 80010d8:	6039      	str	r1, [r7, #0]
 80010da:	1dfb      	adds	r3, r7, #7
 80010dc:	701a      	strb	r2, [r3, #0]
	uint8_t bufferTempSize;
	char bufferTemp[3];

	bufferTempSize = sprintf(bufferTemp, "%d", tempC[ntcNumber]);
 80010de:	1dfb      	adds	r3, r7, #7
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	683a      	ldr	r2, [r7, #0]
 80010e4:	18d3      	adds	r3, r2, r3
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	001a      	movs	r2, r3
 80010ea:	490b      	ldr	r1, [pc, #44]	; (8001118 <singleTempTxUART+0x48>)
 80010ec:	240c      	movs	r4, #12
 80010ee:	193b      	adds	r3, r7, r4
 80010f0:	0018      	movs	r0, r3
 80010f2:	f002 fcc7 	bl	8003a84 <siprintf>
 80010f6:	0002      	movs	r2, r0
 80010f8:	210f      	movs	r1, #15
 80010fa:	187b      	adds	r3, r7, r1
 80010fc:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, (uint8_t *) bufferTemp, bufferTempSize, 10);
 80010fe:	187b      	adds	r3, r7, r1
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	b29a      	uxth	r2, r3
 8001104:	1939      	adds	r1, r7, r4
 8001106:	4805      	ldr	r0, [pc, #20]	; (800111c <singleTempTxUART+0x4c>)
 8001108:	230a      	movs	r3, #10
 800110a:	f001 ffbf 	bl	800308c <HAL_UART_Transmit>
}
 800110e:	46c0      	nop			; (mov r8, r8)
 8001110:	46bd      	mov	sp, r7
 8001112:	b005      	add	sp, #20
 8001114:	bd90      	pop	{r4, r7, pc}
 8001116:	46c0      	nop			; (mov r8, r8)
 8001118:	080042e8 	.word	0x080042e8
 800111c:	20000138 	.word	0x20000138

08001120 <blankTxUART>:
 * 	@brief "Zwischenframe", Häufigkeit des Vorkommens ermöglicht Schluss auf Fortschritt der Nachricht
 * 	@param	Anzahl der Zwischenframes (Stern in ASCII-Codierung)
 */

void blankTxUART(uint8_t howmany)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	0002      	movs	r2, r0
 8001128:	1dfb      	adds	r3, r7, #7
 800112a:	701a      	strb	r2, [r3, #0]
	uint8_t divider[1] = " ";
 800112c:	2308      	movs	r3, #8
 800112e:	18fb      	adds	r3, r7, r3
 8001130:	4a0c      	ldr	r2, [pc, #48]	; (8001164 <blankTxUART+0x44>)
 8001132:	7812      	ldrb	r2, [r2, #0]
 8001134:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < howmany; i++)
 8001136:	2300      	movs	r3, #0
 8001138:	60fb      	str	r3, [r7, #12]
 800113a:	e009      	b.n	8001150 <blankTxUART+0x30>
	{
		HAL_UART_Transmit(&huart2, divider, sizeof(divider), 10);
 800113c:	2308      	movs	r3, #8
 800113e:	18f9      	adds	r1, r7, r3
 8001140:	4809      	ldr	r0, [pc, #36]	; (8001168 <blankTxUART+0x48>)
 8001142:	230a      	movs	r3, #10
 8001144:	2201      	movs	r2, #1
 8001146:	f001 ffa1 	bl	800308c <HAL_UART_Transmit>
	for(int i = 0; i < howmany; i++)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	3301      	adds	r3, #1
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	1dfb      	adds	r3, r7, #7
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	68fa      	ldr	r2, [r7, #12]
 8001156:	429a      	cmp	r2, r3
 8001158:	dbf0      	blt.n	800113c <blankTxUART+0x1c>
	}
}
 800115a:	46c0      	nop			; (mov r8, r8)
 800115c:	46c0      	nop			; (mov r8, r8)
 800115e:	46bd      	mov	sp, r7
 8001160:	b004      	add	sp, #16
 8001162:	bd80      	pop	{r7, pc}
 8001164:	080042f4 	.word	0x080042f4
 8001168:	20000138 	.word	0x20000138

0800116c <timeTxUART>:
 * 	@param	Nummer des entsprechenden NTCs (ganzes Array wird übergeben)
 * 	@param	Array mit generierten CRC-Werten
 */

void timeTxUART(uint32_t millis)
{
 800116c:	b590      	push	{r4, r7, lr}
 800116e:	b087      	sub	sp, #28
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
	uint8_t bufferTimeSize;
	char bufferTime[8];

	bufferTimeSize = sprintf(bufferTime, "%ld", millis);
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	490b      	ldr	r1, [pc, #44]	; (80011a4 <timeTxUART+0x38>)
 8001178:	240c      	movs	r4, #12
 800117a:	193b      	adds	r3, r7, r4
 800117c:	0018      	movs	r0, r3
 800117e:	f002 fc81 	bl	8003a84 <siprintf>
 8001182:	0002      	movs	r2, r0
 8001184:	2117      	movs	r1, #23
 8001186:	187b      	adds	r3, r7, r1
 8001188:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, (uint8_t *)bufferTime, bufferTimeSize, 10);
 800118a:	187b      	adds	r3, r7, r1
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b29a      	uxth	r2, r3
 8001190:	1939      	adds	r1, r7, r4
 8001192:	4805      	ldr	r0, [pc, #20]	; (80011a8 <timeTxUART+0x3c>)
 8001194:	230a      	movs	r3, #10
 8001196:	f001 ff79 	bl	800308c <HAL_UART_Transmit>
}
 800119a:	46c0      	nop			; (mov r8, r8)
 800119c:	46bd      	mov	sp, r7
 800119e:	b007      	add	sp, #28
 80011a0:	bd90      	pop	{r4, r7, pc}
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	080042f8 	.word	0x080042f8
 80011a8:	20000138 	.word	0x20000138

080011ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80011ac:	480d      	ldr	r0, [pc, #52]	; (80011e4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80011ae:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011b0:	480d      	ldr	r0, [pc, #52]	; (80011e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80011b2:	490e      	ldr	r1, [pc, #56]	; (80011ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80011b4:	4a0e      	ldr	r2, [pc, #56]	; (80011f0 <LoopForever+0xe>)
  movs r3, #0
 80011b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011b8:	e002      	b.n	80011c0 <LoopCopyDataInit>

080011ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011be:	3304      	adds	r3, #4

080011c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011c4:	d3f9      	bcc.n	80011ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011c6:	4a0b      	ldr	r2, [pc, #44]	; (80011f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011c8:	4c0b      	ldr	r4, [pc, #44]	; (80011f8 <LoopForever+0x16>)
  movs r3, #0
 80011ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011cc:	e001      	b.n	80011d2 <LoopFillZerobss>

080011ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011d0:	3204      	adds	r2, #4

080011d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011d4:	d3fb      	bcc.n	80011ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80011d6:	f7ff ff31 	bl	800103c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011da:	f002 fc27 	bl	8003a2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011de:	f7ff fb29 	bl	8000834 <main>

080011e2 <LoopForever>:

LoopForever:
    b LoopForever
 80011e2:	e7fe      	b.n	80011e2 <LoopForever>
   ldr   r0, =_estack
 80011e4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80011e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011ec:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80011f0:	080044dc 	.word	0x080044dc
  ldr r2, =_sbss
 80011f4:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80011f8:	20000274 	.word	0x20000274

080011fc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011fc:	e7fe      	b.n	80011fc <ADC1_COMP_IRQHandler>
	...

08001200 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001206:	1dfb      	adds	r3, r7, #7
 8001208:	2200      	movs	r2, #0
 800120a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800120c:	4b0b      	ldr	r3, [pc, #44]	; (800123c <HAL_Init+0x3c>)
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	4b0a      	ldr	r3, [pc, #40]	; (800123c <HAL_Init+0x3c>)
 8001212:	2140      	movs	r1, #64	; 0x40
 8001214:	430a      	orrs	r2, r1
 8001216:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001218:	2000      	movs	r0, #0
 800121a:	f000 f811 	bl	8001240 <HAL_InitTick>
 800121e:	1e03      	subs	r3, r0, #0
 8001220:	d003      	beq.n	800122a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001222:	1dfb      	adds	r3, r7, #7
 8001224:	2201      	movs	r2, #1
 8001226:	701a      	strb	r2, [r3, #0]
 8001228:	e001      	b.n	800122e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800122a:	f7ff fdcb 	bl	8000dc4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800122e:	1dfb      	adds	r3, r7, #7
 8001230:	781b      	ldrb	r3, [r3, #0]
}
 8001232:	0018      	movs	r0, r3
 8001234:	46bd      	mov	sp, r7
 8001236:	b002      	add	sp, #8
 8001238:	bd80      	pop	{r7, pc}
 800123a:	46c0      	nop			; (mov r8, r8)
 800123c:	40022000 	.word	0x40022000

08001240 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001240:	b590      	push	{r4, r7, lr}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001248:	4b14      	ldr	r3, [pc, #80]	; (800129c <HAL_InitTick+0x5c>)
 800124a:	681c      	ldr	r4, [r3, #0]
 800124c:	4b14      	ldr	r3, [pc, #80]	; (80012a0 <HAL_InitTick+0x60>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	0019      	movs	r1, r3
 8001252:	23fa      	movs	r3, #250	; 0xfa
 8001254:	0098      	lsls	r0, r3, #2
 8001256:	f7fe ff61 	bl	800011c <__udivsi3>
 800125a:	0003      	movs	r3, r0
 800125c:	0019      	movs	r1, r3
 800125e:	0020      	movs	r0, r4
 8001260:	f7fe ff5c 	bl	800011c <__udivsi3>
 8001264:	0003      	movs	r3, r0
 8001266:	0018      	movs	r0, r3
 8001268:	f000 fca3 	bl	8001bb2 <HAL_SYSTICK_Config>
 800126c:	1e03      	subs	r3, r0, #0
 800126e:	d001      	beq.n	8001274 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e00f      	b.n	8001294 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b03      	cmp	r3, #3
 8001278:	d80b      	bhi.n	8001292 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800127a:	6879      	ldr	r1, [r7, #4]
 800127c:	2301      	movs	r3, #1
 800127e:	425b      	negs	r3, r3
 8001280:	2200      	movs	r2, #0
 8001282:	0018      	movs	r0, r3
 8001284:	f000 fc70 	bl	8001b68 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001288:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <HAL_InitTick+0x64>)
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800128e:	2300      	movs	r3, #0
 8001290:	e000      	b.n	8001294 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
}
 8001294:	0018      	movs	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	b003      	add	sp, #12
 800129a:	bd90      	pop	{r4, r7, pc}
 800129c:	20000014 	.word	0x20000014
 80012a0:	2000001c 	.word	0x2000001c
 80012a4:	20000018 	.word	0x20000018

080012a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012ac:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <HAL_IncTick+0x1c>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	001a      	movs	r2, r3
 80012b2:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <HAL_IncTick+0x20>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	18d2      	adds	r2, r2, r3
 80012b8:	4b03      	ldr	r3, [pc, #12]	; (80012c8 <HAL_IncTick+0x20>)
 80012ba:	601a      	str	r2, [r3, #0]
}
 80012bc:	46c0      	nop			; (mov r8, r8)
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	46c0      	nop			; (mov r8, r8)
 80012c4:	2000001c 	.word	0x2000001c
 80012c8:	20000260 	.word	0x20000260

080012cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  return uwTick;
 80012d0:	4b02      	ldr	r3, [pc, #8]	; (80012dc <HAL_GetTick+0x10>)
 80012d2:	681b      	ldr	r3, [r3, #0]
}
 80012d4:	0018      	movs	r0, r3
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	46c0      	nop			; (mov r8, r8)
 80012dc:	20000260 	.word	0x20000260

080012e0 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e159      	b.n	80015a6 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d10a      	bne.n	8001310 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2200      	movs	r2, #0
 80012fe:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2250      	movs	r2, #80	; 0x50
 8001304:	2100      	movs	r1, #0
 8001306:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	0018      	movs	r0, r3
 800130c:	f7ff fd6e 	bl	8000dec <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001314:	2210      	movs	r2, #16
 8001316:	4013      	ands	r3, r2
 8001318:	2b10      	cmp	r3, #16
 800131a:	d005      	beq.n	8001328 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	2204      	movs	r2, #4
 8001324:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001326:	d00b      	beq.n	8001340 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800132c:	2210      	movs	r2, #16
 800132e:	431a      	orrs	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2250      	movs	r2, #80	; 0x50
 8001338:	2100      	movs	r1, #0
 800133a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e132      	b.n	80015a6 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001344:	4a9a      	ldr	r2, [pc, #616]	; (80015b0 <HAL_ADC_Init+0x2d0>)
 8001346:	4013      	ands	r3, r2
 8001348:	2202      	movs	r2, #2
 800134a:	431a      	orrs	r2, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	2203      	movs	r2, #3
 8001358:	4013      	ands	r3, r2
 800135a:	2b01      	cmp	r3, #1
 800135c:	d108      	bne.n	8001370 <HAL_ADC_Init+0x90>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2201      	movs	r2, #1
 8001366:	4013      	ands	r3, r2
 8001368:	2b01      	cmp	r3, #1
 800136a:	d101      	bne.n	8001370 <HAL_ADC_Init+0x90>
 800136c:	2301      	movs	r3, #1
 800136e:	e000      	b.n	8001372 <HAL_ADC_Init+0x92>
 8001370:	2300      	movs	r3, #0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d149      	bne.n	800140a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685a      	ldr	r2, [r3, #4]
 800137a:	23c0      	movs	r3, #192	; 0xc0
 800137c:	061b      	lsls	r3, r3, #24
 800137e:	429a      	cmp	r2, r3
 8001380:	d00b      	beq.n	800139a <HAL_ADC_Init+0xba>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685a      	ldr	r2, [r3, #4]
 8001386:	2380      	movs	r3, #128	; 0x80
 8001388:	05db      	lsls	r3, r3, #23
 800138a:	429a      	cmp	r2, r3
 800138c:	d005      	beq.n	800139a <HAL_ADC_Init+0xba>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685a      	ldr	r2, [r3, #4]
 8001392:	2380      	movs	r3, #128	; 0x80
 8001394:	061b      	lsls	r3, r3, #24
 8001396:	429a      	cmp	r2, r3
 8001398:	d111      	bne.n	80013be <HAL_ADC_Init+0xde>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	691a      	ldr	r2, [r3, #16]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	0092      	lsls	r2, r2, #2
 80013a6:	0892      	lsrs	r2, r2, #2
 80013a8:	611a      	str	r2, [r3, #16]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	6919      	ldr	r1, [r3, #16]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	430a      	orrs	r2, r1
 80013ba:	611a      	str	r2, [r3, #16]
 80013bc:	e014      	b.n	80013e8 <HAL_ADC_Init+0x108>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	691a      	ldr	r2, [r3, #16]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	0092      	lsls	r2, r2, #2
 80013ca:	0892      	lsrs	r2, r2, #2
 80013cc:	611a      	str	r2, [r3, #16]
 80013ce:	4b79      	ldr	r3, [pc, #484]	; (80015b4 <HAL_ADC_Init+0x2d4>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	4b78      	ldr	r3, [pc, #480]	; (80015b4 <HAL_ADC_Init+0x2d4>)
 80013d4:	4978      	ldr	r1, [pc, #480]	; (80015b8 <HAL_ADC_Init+0x2d8>)
 80013d6:	400a      	ands	r2, r1
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	4b76      	ldr	r3, [pc, #472]	; (80015b4 <HAL_ADC_Init+0x2d4>)
 80013dc:	6819      	ldr	r1, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	685a      	ldr	r2, [r3, #4]
 80013e2:	4b74      	ldr	r3, [pc, #464]	; (80015b4 <HAL_ADC_Init+0x2d4>)
 80013e4:	430a      	orrs	r2, r1
 80013e6:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	68da      	ldr	r2, [r3, #12]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2118      	movs	r1, #24
 80013f4:	438a      	bics	r2, r1
 80013f6:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	68d9      	ldr	r1, [r3, #12]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	689a      	ldr	r2, [r3, #8]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	430a      	orrs	r2, r1
 8001408:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800140a:	4b6a      	ldr	r3, [pc, #424]	; (80015b4 <HAL_ADC_Init+0x2d4>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	4b69      	ldr	r3, [pc, #420]	; (80015b4 <HAL_ADC_Init+0x2d4>)
 8001410:	496a      	ldr	r1, [pc, #424]	; (80015bc <HAL_ADC_Init+0x2dc>)
 8001412:	400a      	ands	r2, r1
 8001414:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8001416:	4b67      	ldr	r3, [pc, #412]	; (80015b4 <HAL_ADC_Init+0x2d4>)
 8001418:	6819      	ldr	r1, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800141e:	065a      	lsls	r2, r3, #25
 8001420:	4b64      	ldr	r3, [pc, #400]	; (80015b4 <HAL_ADC_Init+0x2d4>)
 8001422:	430a      	orrs	r2, r1
 8001424:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	689a      	ldr	r2, [r3, #8]
 800142c:	2380      	movs	r3, #128	; 0x80
 800142e:	055b      	lsls	r3, r3, #21
 8001430:	4013      	ands	r3, r2
 8001432:	d108      	bne.n	8001446 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	689a      	ldr	r2, [r3, #8]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2180      	movs	r1, #128	; 0x80
 8001440:	0549      	lsls	r1, r1, #21
 8001442:	430a      	orrs	r2, r1
 8001444:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68da      	ldr	r2, [r3, #12]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	495b      	ldr	r1, [pc, #364]	; (80015c0 <HAL_ADC_Init+0x2e0>)
 8001452:	400a      	ands	r2, r1
 8001454:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	68d9      	ldr	r1, [r3, #12]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	691b      	ldr	r3, [r3, #16]
 8001464:	2b02      	cmp	r3, #2
 8001466:	d101      	bne.n	800146c <HAL_ADC_Init+0x18c>
 8001468:	2304      	movs	r3, #4
 800146a:	e000      	b.n	800146e <HAL_ADC_Init+0x18e>
 800146c:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800146e:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2020      	movs	r0, #32
 8001474:	5c1b      	ldrb	r3, [r3, r0]
 8001476:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001478:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	202c      	movs	r0, #44	; 0x2c
 800147e:	5c1b      	ldrb	r3, [r3, r0]
 8001480:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001482:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001488:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	699b      	ldr	r3, [r3, #24]
 800148e:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001490:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	69db      	ldr	r3, [r3, #28]
 8001496:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001498:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	430a      	orrs	r2, r1
 80014a0:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014a6:	23c2      	movs	r3, #194	; 0xc2
 80014a8:	33ff      	adds	r3, #255	; 0xff
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d00b      	beq.n	80014c6 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	68d9      	ldr	r1, [r3, #12]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80014bc:	431a      	orrs	r2, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	430a      	orrs	r2, r1
 80014c4:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2221      	movs	r2, #33	; 0x21
 80014ca:	5c9b      	ldrb	r3, [r3, r2]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d11a      	bne.n	8001506 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2220      	movs	r2, #32
 80014d4:	5c9b      	ldrb	r3, [r3, r2]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d109      	bne.n	80014ee <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	68da      	ldr	r2, [r3, #12]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2180      	movs	r1, #128	; 0x80
 80014e6:	0249      	lsls	r1, r1, #9
 80014e8:	430a      	orrs	r2, r1
 80014ea:	60da      	str	r2, [r3, #12]
 80014ec:	e00b      	b.n	8001506 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014f2:	2220      	movs	r2, #32
 80014f4:	431a      	orrs	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014fe:	2201      	movs	r2, #1
 8001500:	431a      	orrs	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800150a:	2b01      	cmp	r3, #1
 800150c:	d11f      	bne.n	800154e <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	691a      	ldr	r2, [r3, #16]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	492a      	ldr	r1, [pc, #168]	; (80015c4 <HAL_ADC_Init+0x2e4>)
 800151a:	400a      	ands	r2, r1
 800151c:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	6919      	ldr	r1, [r3, #16]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800152c:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8001532:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	430a      	orrs	r2, r1
 800153a:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	691a      	ldr	r2, [r3, #16]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2101      	movs	r1, #1
 8001548:	430a      	orrs	r2, r1
 800154a:	611a      	str	r2, [r3, #16]
 800154c:	e00e      	b.n	800156c <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	2201      	movs	r2, #1
 8001556:	4013      	ands	r3, r2
 8001558:	2b01      	cmp	r3, #1
 800155a:	d107      	bne.n	800156c <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	691a      	ldr	r2, [r3, #16]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2101      	movs	r1, #1
 8001568:	438a      	bics	r2, r1
 800156a:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	695a      	ldr	r2, [r3, #20]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2107      	movs	r1, #7
 8001578:	438a      	bics	r2, r1
 800157a:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	6959      	ldr	r1, [r3, #20]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	430a      	orrs	r2, r1
 800158c:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001598:	2203      	movs	r2, #3
 800159a:	4393      	bics	r3, r2
 800159c:	2201      	movs	r2, #1
 800159e:	431a      	orrs	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	0018      	movs	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	b002      	add	sp, #8
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	46c0      	nop			; (mov r8, r8)
 80015b0:	fffffefd 	.word	0xfffffefd
 80015b4:	40012708 	.word	0x40012708
 80015b8:	ffc3ffff 	.word	0xffc3ffff
 80015bc:	fdffffff 	.word	0xfdffffff
 80015c0:	fffe0219 	.word	0xfffe0219
 80015c4:	fffffc03 	.word	0xfffffc03

080015c8 <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80015c8:	b590      	push	{r4, r7, lr}
 80015ca:	b087      	sub	sp, #28
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015d4:	2317      	movs	r3, #23
 80015d6:	18fb      	adds	r3, r7, r3
 80015d8:	2200      	movs	r2, #0
 80015da:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	2204      	movs	r2, #4
 80015e4:	4013      	ands	r3, r2
 80015e6:	d15e      	bne.n	80016a6 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	2250      	movs	r2, #80	; 0x50
 80015ec:	5c9b      	ldrb	r3, [r3, r2]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d101      	bne.n	80015f6 <HAL_ADC_Start_DMA+0x2e>
 80015f2:	2302      	movs	r3, #2
 80015f4:	e05e      	b.n	80016b4 <HAL_ADC_Start_DMA+0xec>
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2250      	movs	r2, #80	; 0x50
 80015fa:	2101      	movs	r1, #1
 80015fc:	5499      	strb	r1, [r3, r2]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	68da      	ldr	r2, [r3, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2101      	movs	r1, #1
 800160a:	430a      	orrs	r2, r1
 800160c:	60da      	str	r2, [r3, #12]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	2b01      	cmp	r3, #1
 8001614:	d007      	beq.n	8001626 <HAL_ADC_Start_DMA+0x5e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001616:	2317      	movs	r3, #23
 8001618:	18fc      	adds	r4, r7, r3
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	0018      	movs	r0, r3
 800161e:	f000 f8eb 	bl	80017f8 <ADC_Enable>
 8001622:	0003      	movs	r3, r0
 8001624:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001626:	2317      	movs	r3, #23
 8001628:	18fb      	adds	r3, r7, r3
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d13e      	bne.n	80016ae <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001634:	4a21      	ldr	r2, [pc, #132]	; (80016bc <HAL_ADC_Start_DMA+0xf4>)
 8001636:	4013      	ands	r3, r2
 8001638:	2280      	movs	r2, #128	; 0x80
 800163a:	0052      	lsls	r2, r2, #1
 800163c:	431a      	orrs	r2, r3
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	2200      	movs	r2, #0
 8001646:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2250      	movs	r2, #80	; 0x50
 800164c:	2100      	movs	r1, #0
 800164e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001654:	4a1a      	ldr	r2, [pc, #104]	; (80016c0 <HAL_ADC_Start_DMA+0xf8>)
 8001656:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800165c:	4a19      	ldr	r2, [pc, #100]	; (80016c4 <HAL_ADC_Start_DMA+0xfc>)
 800165e:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001664:	4a18      	ldr	r2, [pc, #96]	; (80016c8 <HAL_ADC_Start_DMA+0x100>)
 8001666:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	221c      	movs	r2, #28
 800166e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	685a      	ldr	r2, [r3, #4]
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2110      	movs	r1, #16
 800167c:	430a      	orrs	r2, r1
 800167e:	605a      	str	r2, [r3, #4]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	3340      	adds	r3, #64	; 0x40
 800168a:	0019      	movs	r1, r3
 800168c:	68ba      	ldr	r2, [r7, #8]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f000 fb14 	bl	8001cbc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	689a      	ldr	r2, [r3, #8]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2104      	movs	r1, #4
 80016a0:	430a      	orrs	r2, r1
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	e003      	b.n	80016ae <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80016a6:	2317      	movs	r3, #23
 80016a8:	18fb      	adds	r3, r7, r3
 80016aa:	2202      	movs	r2, #2
 80016ac:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80016ae:	2317      	movs	r3, #23
 80016b0:	18fb      	adds	r3, r7, r3
 80016b2:	781b      	ldrb	r3, [r3, #0]
}
 80016b4:	0018      	movs	r0, r3
 80016b6:	46bd      	mov	sp, r7
 80016b8:	b007      	add	sp, #28
 80016ba:	bd90      	pop	{r4, r7, pc}
 80016bc:	fffff0fe 	.word	0xfffff0fe
 80016c0:	080018c9 	.word	0x080018c9
 80016c4:	0800197d 	.word	0x0800197d
 80016c8:	0800199b 	.word	0x0800199b

080016cc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80016d4:	46c0      	nop			; (mov r8, r8)
 80016d6:	46bd      	mov	sp, r7
 80016d8:	b002      	add	sp, #8
 80016da:	bd80      	pop	{r7, pc}

080016dc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80016e4:	46c0      	nop			; (mov r8, r8)
 80016e6:	46bd      	mov	sp, r7
 80016e8:	b002      	add	sp, #8
 80016ea:	bd80      	pop	{r7, pc}

080016ec <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2250      	movs	r2, #80	; 0x50
 80016fa:	5c9b      	ldrb	r3, [r3, r2]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d101      	bne.n	8001704 <HAL_ADC_ConfigChannel+0x18>
 8001700:	2302      	movs	r3, #2
 8001702:	e06c      	b.n	80017de <HAL_ADC_ConfigChannel+0xf2>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2250      	movs	r2, #80	; 0x50
 8001708:	2101      	movs	r1, #1
 800170a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	2204      	movs	r2, #4
 8001714:	4013      	ands	r3, r2
 8001716:	d00b      	beq.n	8001730 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800171c:	2220      	movs	r2, #32
 800171e:	431a      	orrs	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2250      	movs	r2, #80	; 0x50
 8001728:	2100      	movs	r1, #0
 800172a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	e056      	b.n	80017de <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	4a2c      	ldr	r2, [pc, #176]	; (80017e8 <HAL_ADC_ConfigChannel+0xfc>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d028      	beq.n	800178c <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	035b      	lsls	r3, r3, #13
 8001746:	0b5a      	lsrs	r2, r3, #13
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	430a      	orrs	r2, r1
 800174e:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	2380      	movs	r3, #128	; 0x80
 8001756:	02db      	lsls	r3, r3, #11
 8001758:	4013      	ands	r3, r2
 800175a:	d009      	beq.n	8001770 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 800175c:	4b23      	ldr	r3, [pc, #140]	; (80017ec <HAL_ADC_ConfigChannel+0x100>)
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	4b22      	ldr	r3, [pc, #136]	; (80017ec <HAL_ADC_ConfigChannel+0x100>)
 8001762:	2180      	movs	r1, #128	; 0x80
 8001764:	0409      	lsls	r1, r1, #16
 8001766:	430a      	orrs	r2, r1
 8001768:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800176a:	200a      	movs	r0, #10
 800176c:	f000 f930 	bl	80019d0 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	2380      	movs	r3, #128	; 0x80
 8001776:	029b      	lsls	r3, r3, #10
 8001778:	4013      	ands	r3, r2
 800177a:	d02b      	beq.n	80017d4 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 800177c:	4b1b      	ldr	r3, [pc, #108]	; (80017ec <HAL_ADC_ConfigChannel+0x100>)
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <HAL_ADC_ConfigChannel+0x100>)
 8001782:	2180      	movs	r1, #128	; 0x80
 8001784:	03c9      	lsls	r1, r1, #15
 8001786:	430a      	orrs	r2, r1
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	e023      	b.n	80017d4 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	035b      	lsls	r3, r3, #13
 8001798:	0b5b      	lsrs	r3, r3, #13
 800179a:	43d9      	mvns	r1, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	400a      	ands	r2, r1
 80017a2:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	2380      	movs	r3, #128	; 0x80
 80017aa:	02db      	lsls	r3, r3, #11
 80017ac:	4013      	ands	r3, r2
 80017ae:	d005      	beq.n	80017bc <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 80017b0:	4b0e      	ldr	r3, [pc, #56]	; (80017ec <HAL_ADC_ConfigChannel+0x100>)
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	4b0d      	ldr	r3, [pc, #52]	; (80017ec <HAL_ADC_ConfigChannel+0x100>)
 80017b6:	490e      	ldr	r1, [pc, #56]	; (80017f0 <HAL_ADC_ConfigChannel+0x104>)
 80017b8:	400a      	ands	r2, r1
 80017ba:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	029b      	lsls	r3, r3, #10
 80017c4:	4013      	ands	r3, r2
 80017c6:	d005      	beq.n	80017d4 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80017c8:	4b08      	ldr	r3, [pc, #32]	; (80017ec <HAL_ADC_ConfigChannel+0x100>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	4b07      	ldr	r3, [pc, #28]	; (80017ec <HAL_ADC_ConfigChannel+0x100>)
 80017ce:	4909      	ldr	r1, [pc, #36]	; (80017f4 <HAL_ADC_ConfigChannel+0x108>)
 80017d0:	400a      	ands	r2, r1
 80017d2:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2250      	movs	r2, #80	; 0x50
 80017d8:	2100      	movs	r1, #0
 80017da:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	0018      	movs	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	b002      	add	sp, #8
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	46c0      	nop			; (mov r8, r8)
 80017e8:	00001001 	.word	0x00001001
 80017ec:	40012708 	.word	0x40012708
 80017f0:	ff7fffff 	.word	0xff7fffff
 80017f4:	ffbfffff 	.word	0xffbfffff

080017f8 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001800:	2300      	movs	r3, #0
 8001802:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	2203      	movs	r2, #3
 800180c:	4013      	ands	r3, r2
 800180e:	2b01      	cmp	r3, #1
 8001810:	d108      	bne.n	8001824 <ADC_Enable+0x2c>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2201      	movs	r2, #1
 800181a:	4013      	ands	r3, r2
 800181c:	2b01      	cmp	r3, #1
 800181e:	d101      	bne.n	8001824 <ADC_Enable+0x2c>
 8001820:	2301      	movs	r3, #1
 8001822:	e000      	b.n	8001826 <ADC_Enable+0x2e>
 8001824:	2300      	movs	r3, #0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d146      	bne.n	80018b8 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	4a24      	ldr	r2, [pc, #144]	; (80018c4 <ADC_Enable+0xcc>)
 8001832:	4013      	ands	r3, r2
 8001834:	d00d      	beq.n	8001852 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800183a:	2210      	movs	r2, #16
 800183c:	431a      	orrs	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001846:	2201      	movs	r2, #1
 8001848:	431a      	orrs	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e033      	b.n	80018ba <ADC_Enable+0xc2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	689a      	ldr	r2, [r3, #8]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2101      	movs	r1, #1
 800185e:	430a      	orrs	r2, r1
 8001860:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001862:	2001      	movs	r0, #1
 8001864:	f000 f8b4 	bl	80019d0 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001868:	f7ff fd30 	bl	80012cc <HAL_GetTick>
 800186c:	0003      	movs	r3, r0
 800186e:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001870:	e01b      	b.n	80018aa <ADC_Enable+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001872:	f7ff fd2b 	bl	80012cc <HAL_GetTick>
 8001876:	0002      	movs	r2, r0
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b0a      	cmp	r3, #10
 800187e:	d914      	bls.n	80018aa <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2201      	movs	r2, #1
 8001888:	4013      	ands	r3, r2
 800188a:	2b01      	cmp	r3, #1
 800188c:	d00d      	beq.n	80018aa <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001892:	2210      	movs	r2, #16
 8001894:	431a      	orrs	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800189e:	2201      	movs	r2, #1
 80018a0:	431a      	orrs	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e007      	b.n	80018ba <ADC_Enable+0xc2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2201      	movs	r2, #1
 80018b2:	4013      	ands	r3, r2
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d1dc      	bne.n	8001872 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	0018      	movs	r0, r3
 80018bc:	46bd      	mov	sp, r7
 80018be:	b004      	add	sp, #16
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	46c0      	nop			; (mov r8, r8)
 80018c4:	80000017 	.word	0x80000017

080018c8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018d4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018da:	2250      	movs	r2, #80	; 0x50
 80018dc:	4013      	ands	r3, r2
 80018de:	d141      	bne.n	8001964 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018e4:	2280      	movs	r2, #128	; 0x80
 80018e6:	0092      	lsls	r2, r2, #2
 80018e8:	431a      	orrs	r2, r3
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	68da      	ldr	r2, [r3, #12]
 80018f4:	23c0      	movs	r3, #192	; 0xc0
 80018f6:	011b      	lsls	r3, r3, #4
 80018f8:	4013      	ands	r3, r2
 80018fa:	d12e      	bne.n	800195a <ADC_DMAConvCplt+0x92>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	2220      	movs	r2, #32
 8001900:	5c9b      	ldrb	r3, [r3, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001902:	2b00      	cmp	r3, #0
 8001904:	d129      	bne.n	800195a <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2208      	movs	r2, #8
 800190e:	4013      	ands	r3, r2
 8001910:	2b08      	cmp	r3, #8
 8001912:	d122      	bne.n	800195a <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	2204      	movs	r2, #4
 800191c:	4013      	ands	r3, r2
 800191e:	d110      	bne.n	8001942 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	685a      	ldr	r2, [r3, #4]
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	210c      	movs	r1, #12
 800192c:	438a      	bics	r2, r1
 800192e:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001934:	4a10      	ldr	r2, [pc, #64]	; (8001978 <ADC_DMAConvCplt+0xb0>)
 8001936:	4013      	ands	r3, r2
 8001938:	2201      	movs	r2, #1
 800193a:	431a      	orrs	r2, r3
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	655a      	str	r2, [r3, #84]	; 0x54
 8001940:	e00b      	b.n	800195a <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001946:	2220      	movs	r2, #32
 8001948:	431a      	orrs	r2, r3
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001952:	2201      	movs	r2, #1
 8001954:	431a      	orrs	r2, r3
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	0018      	movs	r0, r3
 800195e:	f7ff f971 	bl	8000c44 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001962:	e005      	b.n	8001970 <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	0010      	movs	r0, r2
 800196e:	4798      	blx	r3
}
 8001970:	46c0      	nop			; (mov r8, r8)
 8001972:	46bd      	mov	sp, r7
 8001974:	b004      	add	sp, #16
 8001976:	bd80      	pop	{r7, pc}
 8001978:	fffffefe 	.word	0xfffffefe

0800197c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001988:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	0018      	movs	r0, r3
 800198e:	f7ff fe9d 	bl	80016cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001992:	46c0      	nop			; (mov r8, r8)
 8001994:	46bd      	mov	sp, r7
 8001996:	b004      	add	sp, #16
 8001998:	bd80      	pop	{r7, pc}

0800199a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b084      	sub	sp, #16
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019ac:	2240      	movs	r2, #64	; 0x40
 80019ae:	431a      	orrs	r2, r3
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019b8:	2204      	movs	r2, #4
 80019ba:	431a      	orrs	r2, r3
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	0018      	movs	r0, r3
 80019c4:	f7ff fe8a 	bl	80016dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80019c8:	46c0      	nop			; (mov r8, r8)
 80019ca:	46bd      	mov	sp, r7
 80019cc:	b004      	add	sp, #16
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80019d8:	4b0b      	ldr	r3, [pc, #44]	; (8001a08 <ADC_DelayMicroSecond+0x38>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	490b      	ldr	r1, [pc, #44]	; (8001a0c <ADC_DelayMicroSecond+0x3c>)
 80019de:	0018      	movs	r0, r3
 80019e0:	f7fe fb9c 	bl	800011c <__udivsi3>
 80019e4:	0003      	movs	r3, r0
 80019e6:	001a      	movs	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	4353      	muls	r3, r2
 80019ec:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 80019ee:	e002      	b.n	80019f6 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d1f9      	bne.n	80019f0 <ADC_DelayMicroSecond+0x20>
  } 
}
 80019fc:	46c0      	nop			; (mov r8, r8)
 80019fe:	46c0      	nop			; (mov r8, r8)
 8001a00:	46bd      	mov	sp, r7
 8001a02:	b004      	add	sp, #16
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	46c0      	nop			; (mov r8, r8)
 8001a08:	20000014 	.word	0x20000014
 8001a0c:	000f4240 	.word	0x000f4240

08001a10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	0002      	movs	r2, r0
 8001a18:	1dfb      	adds	r3, r7, #7
 8001a1a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001a1c:	1dfb      	adds	r3, r7, #7
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b7f      	cmp	r3, #127	; 0x7f
 8001a22:	d809      	bhi.n	8001a38 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a24:	1dfb      	adds	r3, r7, #7
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	001a      	movs	r2, r3
 8001a2a:	231f      	movs	r3, #31
 8001a2c:	401a      	ands	r2, r3
 8001a2e:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <__NVIC_EnableIRQ+0x30>)
 8001a30:	2101      	movs	r1, #1
 8001a32:	4091      	lsls	r1, r2
 8001a34:	000a      	movs	r2, r1
 8001a36:	601a      	str	r2, [r3, #0]
  }
}
 8001a38:	46c0      	nop			; (mov r8, r8)
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b002      	add	sp, #8
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	e000e100 	.word	0xe000e100

08001a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a44:	b590      	push	{r4, r7, lr}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	0002      	movs	r2, r0
 8001a4c:	6039      	str	r1, [r7, #0]
 8001a4e:	1dfb      	adds	r3, r7, #7
 8001a50:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001a52:	1dfb      	adds	r3, r7, #7
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b7f      	cmp	r3, #127	; 0x7f
 8001a58:	d828      	bhi.n	8001aac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a5a:	4a2f      	ldr	r2, [pc, #188]	; (8001b18 <__NVIC_SetPriority+0xd4>)
 8001a5c:	1dfb      	adds	r3, r7, #7
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	b25b      	sxtb	r3, r3
 8001a62:	089b      	lsrs	r3, r3, #2
 8001a64:	33c0      	adds	r3, #192	; 0xc0
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	589b      	ldr	r3, [r3, r2]
 8001a6a:	1dfa      	adds	r2, r7, #7
 8001a6c:	7812      	ldrb	r2, [r2, #0]
 8001a6e:	0011      	movs	r1, r2
 8001a70:	2203      	movs	r2, #3
 8001a72:	400a      	ands	r2, r1
 8001a74:	00d2      	lsls	r2, r2, #3
 8001a76:	21ff      	movs	r1, #255	; 0xff
 8001a78:	4091      	lsls	r1, r2
 8001a7a:	000a      	movs	r2, r1
 8001a7c:	43d2      	mvns	r2, r2
 8001a7e:	401a      	ands	r2, r3
 8001a80:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	019b      	lsls	r3, r3, #6
 8001a86:	22ff      	movs	r2, #255	; 0xff
 8001a88:	401a      	ands	r2, r3
 8001a8a:	1dfb      	adds	r3, r7, #7
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	0018      	movs	r0, r3
 8001a90:	2303      	movs	r3, #3
 8001a92:	4003      	ands	r3, r0
 8001a94:	00db      	lsls	r3, r3, #3
 8001a96:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a98:	481f      	ldr	r0, [pc, #124]	; (8001b18 <__NVIC_SetPriority+0xd4>)
 8001a9a:	1dfb      	adds	r3, r7, #7
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	b25b      	sxtb	r3, r3
 8001aa0:	089b      	lsrs	r3, r3, #2
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	33c0      	adds	r3, #192	; 0xc0
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001aaa:	e031      	b.n	8001b10 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001aac:	4a1b      	ldr	r2, [pc, #108]	; (8001b1c <__NVIC_SetPriority+0xd8>)
 8001aae:	1dfb      	adds	r3, r7, #7
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	0019      	movs	r1, r3
 8001ab4:	230f      	movs	r3, #15
 8001ab6:	400b      	ands	r3, r1
 8001ab8:	3b08      	subs	r3, #8
 8001aba:	089b      	lsrs	r3, r3, #2
 8001abc:	3306      	adds	r3, #6
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	18d3      	adds	r3, r2, r3
 8001ac2:	3304      	adds	r3, #4
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	1dfa      	adds	r2, r7, #7
 8001ac8:	7812      	ldrb	r2, [r2, #0]
 8001aca:	0011      	movs	r1, r2
 8001acc:	2203      	movs	r2, #3
 8001ace:	400a      	ands	r2, r1
 8001ad0:	00d2      	lsls	r2, r2, #3
 8001ad2:	21ff      	movs	r1, #255	; 0xff
 8001ad4:	4091      	lsls	r1, r2
 8001ad6:	000a      	movs	r2, r1
 8001ad8:	43d2      	mvns	r2, r2
 8001ada:	401a      	ands	r2, r3
 8001adc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	019b      	lsls	r3, r3, #6
 8001ae2:	22ff      	movs	r2, #255	; 0xff
 8001ae4:	401a      	ands	r2, r3
 8001ae6:	1dfb      	adds	r3, r7, #7
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	0018      	movs	r0, r3
 8001aec:	2303      	movs	r3, #3
 8001aee:	4003      	ands	r3, r0
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001af4:	4809      	ldr	r0, [pc, #36]	; (8001b1c <__NVIC_SetPriority+0xd8>)
 8001af6:	1dfb      	adds	r3, r7, #7
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	001c      	movs	r4, r3
 8001afc:	230f      	movs	r3, #15
 8001afe:	4023      	ands	r3, r4
 8001b00:	3b08      	subs	r3, #8
 8001b02:	089b      	lsrs	r3, r3, #2
 8001b04:	430a      	orrs	r2, r1
 8001b06:	3306      	adds	r3, #6
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	18c3      	adds	r3, r0, r3
 8001b0c:	3304      	adds	r3, #4
 8001b0e:	601a      	str	r2, [r3, #0]
}
 8001b10:	46c0      	nop			; (mov r8, r8)
 8001b12:	46bd      	mov	sp, r7
 8001b14:	b003      	add	sp, #12
 8001b16:	bd90      	pop	{r4, r7, pc}
 8001b18:	e000e100 	.word	0xe000e100
 8001b1c:	e000ed00 	.word	0xe000ed00

08001b20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	1e5a      	subs	r2, r3, #1
 8001b2c:	2380      	movs	r3, #128	; 0x80
 8001b2e:	045b      	lsls	r3, r3, #17
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d301      	bcc.n	8001b38 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b34:	2301      	movs	r3, #1
 8001b36:	e010      	b.n	8001b5a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b38:	4b0a      	ldr	r3, [pc, #40]	; (8001b64 <SysTick_Config+0x44>)
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	3a01      	subs	r2, #1
 8001b3e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b40:	2301      	movs	r3, #1
 8001b42:	425b      	negs	r3, r3
 8001b44:	2103      	movs	r1, #3
 8001b46:	0018      	movs	r0, r3
 8001b48:	f7ff ff7c 	bl	8001a44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b4c:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <SysTick_Config+0x44>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b52:	4b04      	ldr	r3, [pc, #16]	; (8001b64 <SysTick_Config+0x44>)
 8001b54:	2207      	movs	r2, #7
 8001b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	b002      	add	sp, #8
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	46c0      	nop			; (mov r8, r8)
 8001b64:	e000e010 	.word	0xe000e010

08001b68 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60b9      	str	r1, [r7, #8]
 8001b70:	607a      	str	r2, [r7, #4]
 8001b72:	210f      	movs	r1, #15
 8001b74:	187b      	adds	r3, r7, r1
 8001b76:	1c02      	adds	r2, r0, #0
 8001b78:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001b7a:	68ba      	ldr	r2, [r7, #8]
 8001b7c:	187b      	adds	r3, r7, r1
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	b25b      	sxtb	r3, r3
 8001b82:	0011      	movs	r1, r2
 8001b84:	0018      	movs	r0, r3
 8001b86:	f7ff ff5d 	bl	8001a44 <__NVIC_SetPriority>
}
 8001b8a:	46c0      	nop			; (mov r8, r8)
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	b004      	add	sp, #16
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	0002      	movs	r2, r0
 8001b9a:	1dfb      	adds	r3, r7, #7
 8001b9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b9e:	1dfb      	adds	r3, r7, #7
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	b25b      	sxtb	r3, r3
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f7ff ff33 	bl	8001a10 <__NVIC_EnableIRQ>
}
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	46bd      	mov	sp, r7
 8001bae:	b002      	add	sp, #8
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b082      	sub	sp, #8
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	0018      	movs	r0, r3
 8001bbe:	f7ff ffaf 	bl	8001b20 <SysTick_Config>
 8001bc2:	0003      	movs	r3, r0
}
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	b002      	add	sp, #8
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d101      	bne.n	8001bde <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e061      	b.n	8001ca2 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a32      	ldr	r2, [pc, #200]	; (8001cac <HAL_DMA_Init+0xe0>)
 8001be4:	4694      	mov	ip, r2
 8001be6:	4463      	add	r3, ip
 8001be8:	2114      	movs	r1, #20
 8001bea:	0018      	movs	r0, r3
 8001bec:	f7fe fa96 	bl	800011c <__udivsi3>
 8001bf0:	0003      	movs	r3, r0
 8001bf2:	009a      	lsls	r2, r3, #2
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a2d      	ldr	r2, [pc, #180]	; (8001cb0 <HAL_DMA_Init+0xe4>)
 8001bfc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2225      	movs	r2, #37	; 0x25
 8001c02:	2102      	movs	r1, #2
 8001c04:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	4a28      	ldr	r2, [pc, #160]	; (8001cb4 <HAL_DMA_Init+0xe8>)
 8001c12:	4013      	ands	r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001c1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6a1b      	ldr	r3, [r3, #32]
 8001c3c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689a      	ldr	r2, [r3, #8]
 8001c50:	2380      	movs	r3, #128	; 0x80
 8001c52:	01db      	lsls	r3, r3, #7
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d018      	beq.n	8001c8a <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001c58:	4b17      	ldr	r3, [pc, #92]	; (8001cb8 <HAL_DMA_Init+0xec>)
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c60:	211c      	movs	r1, #28
 8001c62:	400b      	ands	r3, r1
 8001c64:	210f      	movs	r1, #15
 8001c66:	4099      	lsls	r1, r3
 8001c68:	000b      	movs	r3, r1
 8001c6a:	43d9      	mvns	r1, r3
 8001c6c:	4b12      	ldr	r3, [pc, #72]	; (8001cb8 <HAL_DMA_Init+0xec>)
 8001c6e:	400a      	ands	r2, r1
 8001c70:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001c72:	4b11      	ldr	r3, [pc, #68]	; (8001cb8 <HAL_DMA_Init+0xec>)
 8001c74:	6819      	ldr	r1, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7e:	201c      	movs	r0, #28
 8001c80:	4003      	ands	r3, r0
 8001c82:	409a      	lsls	r2, r3
 8001c84:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <HAL_DMA_Init+0xec>)
 8001c86:	430a      	orrs	r2, r1
 8001c88:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2225      	movs	r2, #37	; 0x25
 8001c94:	2101      	movs	r1, #1
 8001c96:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2224      	movs	r2, #36	; 0x24
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	0018      	movs	r0, r3
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	b004      	add	sp, #16
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	46c0      	nop			; (mov r8, r8)
 8001cac:	bffdfff8 	.word	0xbffdfff8
 8001cb0:	40020000 	.word	0x40020000
 8001cb4:	ffff800f 	.word	0xffff800f
 8001cb8:	400200a8 	.word	0x400200a8

08001cbc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
 8001cc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001cca:	2317      	movs	r3, #23
 8001ccc:	18fb      	adds	r3, r7, r3
 8001cce:	2200      	movs	r2, #0
 8001cd0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2224      	movs	r2, #36	; 0x24
 8001cd6:	5c9b      	ldrb	r3, [r3, r2]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d101      	bne.n	8001ce0 <HAL_DMA_Start_IT+0x24>
 8001cdc:	2302      	movs	r3, #2
 8001cde:	e04f      	b.n	8001d80 <HAL_DMA_Start_IT+0xc4>
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2224      	movs	r2, #36	; 0x24
 8001ce4:	2101      	movs	r1, #1
 8001ce6:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2225      	movs	r2, #37	; 0x25
 8001cec:	5c9b      	ldrb	r3, [r3, r2]
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d13a      	bne.n	8001d6a <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2225      	movs	r2, #37	; 0x25
 8001cf8:	2102      	movs	r1, #2
 8001cfa:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2101      	movs	r1, #1
 8001d0e:	438a      	bics	r2, r1
 8001d10:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	68b9      	ldr	r1, [r7, #8]
 8001d18:	68f8      	ldr	r0, [r7, #12]
 8001d1a:	f000 f8e3 	bl	8001ee4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d008      	beq.n	8001d38 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	210e      	movs	r1, #14
 8001d32:	430a      	orrs	r2, r1
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	e00f      	b.n	8001d58 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2104      	movs	r1, #4
 8001d44:	438a      	bics	r2, r1
 8001d46:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	210a      	movs	r1, #10
 8001d54:	430a      	orrs	r2, r1
 8001d56:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2101      	movs	r1, #1
 8001d64:	430a      	orrs	r2, r1
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	e007      	b.n	8001d7a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2224      	movs	r2, #36	; 0x24
 8001d6e:	2100      	movs	r1, #0
 8001d70:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d72:	2317      	movs	r3, #23
 8001d74:	18fb      	adds	r3, r7, r3
 8001d76:	2202      	movs	r2, #2
 8001d78:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8001d7a:	2317      	movs	r3, #23
 8001d7c:	18fb      	adds	r3, r7, r3
 8001d7e:	781b      	ldrb	r3, [r3, #0]
}
 8001d80:	0018      	movs	r0, r3
 8001d82:	46bd      	mov	sp, r7
 8001d84:	b006      	add	sp, #24
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001da4:	221c      	movs	r2, #28
 8001da6:	4013      	ands	r3, r2
 8001da8:	2204      	movs	r2, #4
 8001daa:	409a      	lsls	r2, r3
 8001dac:	0013      	movs	r3, r2
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	4013      	ands	r3, r2
 8001db2:	d026      	beq.n	8001e02 <HAL_DMA_IRQHandler+0x7a>
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	2204      	movs	r2, #4
 8001db8:	4013      	ands	r3, r2
 8001dba:	d022      	beq.n	8001e02 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2220      	movs	r2, #32
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d107      	bne.n	8001dd8 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2104      	movs	r1, #4
 8001dd4:	438a      	bics	r2, r1
 8001dd6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ddc:	221c      	movs	r2, #28
 8001dde:	401a      	ands	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de4:	2104      	movs	r1, #4
 8001de6:	4091      	lsls	r1, r2
 8001de8:	000a      	movs	r2, r1
 8001dea:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d100      	bne.n	8001df6 <HAL_DMA_IRQHandler+0x6e>
 8001df4:	e071      	b.n	8001eda <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	0010      	movs	r0, r2
 8001dfe:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001e00:	e06b      	b.n	8001eda <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e06:	221c      	movs	r2, #28
 8001e08:	4013      	ands	r3, r2
 8001e0a:	2202      	movs	r2, #2
 8001e0c:	409a      	lsls	r2, r3
 8001e0e:	0013      	movs	r3, r2
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	4013      	ands	r3, r2
 8001e14:	d02d      	beq.n	8001e72 <HAL_DMA_IRQHandler+0xea>
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	2202      	movs	r2, #2
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d029      	beq.n	8001e72 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2220      	movs	r2, #32
 8001e26:	4013      	ands	r3, r2
 8001e28:	d10b      	bne.n	8001e42 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	210a      	movs	r1, #10
 8001e36:	438a      	bics	r2, r1
 8001e38:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2225      	movs	r2, #37	; 0x25
 8001e3e:	2101      	movs	r1, #1
 8001e40:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e46:	221c      	movs	r2, #28
 8001e48:	401a      	ands	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	2102      	movs	r1, #2
 8001e50:	4091      	lsls	r1, r2
 8001e52:	000a      	movs	r2, r1
 8001e54:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2224      	movs	r2, #36	; 0x24
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d039      	beq.n	8001eda <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	0010      	movs	r0, r2
 8001e6e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001e70:	e033      	b.n	8001eda <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e76:	221c      	movs	r2, #28
 8001e78:	4013      	ands	r3, r2
 8001e7a:	2208      	movs	r2, #8
 8001e7c:	409a      	lsls	r2, r3
 8001e7e:	0013      	movs	r3, r2
 8001e80:	68fa      	ldr	r2, [r7, #12]
 8001e82:	4013      	ands	r3, r2
 8001e84:	d02a      	beq.n	8001edc <HAL_DMA_IRQHandler+0x154>
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	2208      	movs	r2, #8
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	d026      	beq.n	8001edc <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	210e      	movs	r1, #14
 8001e9a:	438a      	bics	r2, r1
 8001e9c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea2:	221c      	movs	r2, #28
 8001ea4:	401a      	ands	r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eaa:	2101      	movs	r1, #1
 8001eac:	4091      	lsls	r1, r2
 8001eae:	000a      	movs	r2, r1
 8001eb0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2225      	movs	r2, #37	; 0x25
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2224      	movs	r2, #36	; 0x24
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d005      	beq.n	8001edc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	0010      	movs	r0, r2
 8001ed8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	46c0      	nop			; (mov r8, r8)
}
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	b004      	add	sp, #16
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
 8001ef0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef6:	221c      	movs	r2, #28
 8001ef8:	401a      	ands	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efe:	2101      	movs	r1, #1
 8001f00:	4091      	lsls	r1, r2
 8001f02:	000a      	movs	r2, r1
 8001f04:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	2b10      	cmp	r3, #16
 8001f14:	d108      	bne.n	8001f28 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	68ba      	ldr	r2, [r7, #8]
 8001f24:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001f26:	e007      	b.n	8001f38 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68ba      	ldr	r2, [r7, #8]
 8001f2e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	60da      	str	r2, [r3, #12]
}
 8001f38:	46c0      	nop			; (mov r8, r8)
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	b004      	add	sp, #16
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001f56:	e149      	b.n	80021ec <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2101      	movs	r1, #1
 8001f5e:	697a      	ldr	r2, [r7, #20]
 8001f60:	4091      	lsls	r1, r2
 8001f62:	000a      	movs	r2, r1
 8001f64:	4013      	ands	r3, r2
 8001f66:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d100      	bne.n	8001f70 <HAL_GPIO_Init+0x30>
 8001f6e:	e13a      	b.n	80021e6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	2203      	movs	r2, #3
 8001f76:	4013      	ands	r3, r2
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d005      	beq.n	8001f88 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	2203      	movs	r2, #3
 8001f82:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d130      	bne.n	8001fea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	2203      	movs	r2, #3
 8001f94:	409a      	lsls	r2, r3
 8001f96:	0013      	movs	r3, r2
 8001f98:	43da      	mvns	r2, r3
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	68da      	ldr	r2, [r3, #12]
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	409a      	lsls	r2, r3
 8001faa:	0013      	movs	r3, r2
 8001fac:	693a      	ldr	r2, [r7, #16]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	409a      	lsls	r2, r3
 8001fc4:	0013      	movs	r3, r2
 8001fc6:	43da      	mvns	r2, r3
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	091b      	lsrs	r3, r3, #4
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	401a      	ands	r2, r3
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	409a      	lsls	r2, r3
 8001fdc:	0013      	movs	r3, r2
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	2203      	movs	r2, #3
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	2b03      	cmp	r3, #3
 8001ff4:	d017      	beq.n	8002026 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	2203      	movs	r2, #3
 8002002:	409a      	lsls	r2, r3
 8002004:	0013      	movs	r3, r2
 8002006:	43da      	mvns	r2, r3
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	4013      	ands	r3, r2
 800200c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	689a      	ldr	r2, [r3, #8]
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	409a      	lsls	r2, r3
 8002018:	0013      	movs	r3, r2
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	693a      	ldr	r2, [r7, #16]
 8002024:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	2203      	movs	r2, #3
 800202c:	4013      	ands	r3, r2
 800202e:	2b02      	cmp	r3, #2
 8002030:	d123      	bne.n	800207a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	08da      	lsrs	r2, r3, #3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	3208      	adds	r2, #8
 800203a:	0092      	lsls	r2, r2, #2
 800203c:	58d3      	ldr	r3, [r2, r3]
 800203e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	2207      	movs	r2, #7
 8002044:	4013      	ands	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	220f      	movs	r2, #15
 800204a:	409a      	lsls	r2, r3
 800204c:	0013      	movs	r3, r2
 800204e:	43da      	mvns	r2, r3
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	4013      	ands	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	691a      	ldr	r2, [r3, #16]
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	2107      	movs	r1, #7
 800205e:	400b      	ands	r3, r1
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	409a      	lsls	r2, r3
 8002064:	0013      	movs	r3, r2
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	4313      	orrs	r3, r2
 800206a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	08da      	lsrs	r2, r3, #3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	3208      	adds	r2, #8
 8002074:	0092      	lsls	r2, r2, #2
 8002076:	6939      	ldr	r1, [r7, #16]
 8002078:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	2203      	movs	r2, #3
 8002086:	409a      	lsls	r2, r3
 8002088:	0013      	movs	r3, r2
 800208a:	43da      	mvns	r2, r3
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	4013      	ands	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	2203      	movs	r2, #3
 8002098:	401a      	ands	r2, r3
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	409a      	lsls	r2, r3
 80020a0:	0013      	movs	r3, r2
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685a      	ldr	r2, [r3, #4]
 80020b2:	23c0      	movs	r3, #192	; 0xc0
 80020b4:	029b      	lsls	r3, r3, #10
 80020b6:	4013      	ands	r3, r2
 80020b8:	d100      	bne.n	80020bc <HAL_GPIO_Init+0x17c>
 80020ba:	e094      	b.n	80021e6 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020bc:	4b51      	ldr	r3, [pc, #324]	; (8002204 <HAL_GPIO_Init+0x2c4>)
 80020be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020c0:	4b50      	ldr	r3, [pc, #320]	; (8002204 <HAL_GPIO_Init+0x2c4>)
 80020c2:	2101      	movs	r1, #1
 80020c4:	430a      	orrs	r2, r1
 80020c6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80020c8:	4a4f      	ldr	r2, [pc, #316]	; (8002208 <HAL_GPIO_Init+0x2c8>)
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	089b      	lsrs	r3, r3, #2
 80020ce:	3302      	adds	r3, #2
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	589b      	ldr	r3, [r3, r2]
 80020d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	2203      	movs	r2, #3
 80020da:	4013      	ands	r3, r2
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	220f      	movs	r2, #15
 80020e0:	409a      	lsls	r2, r3
 80020e2:	0013      	movs	r3, r2
 80020e4:	43da      	mvns	r2, r3
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	4013      	ands	r3, r2
 80020ea:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	23a0      	movs	r3, #160	; 0xa0
 80020f0:	05db      	lsls	r3, r3, #23
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d013      	beq.n	800211e <HAL_GPIO_Init+0x1de>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a44      	ldr	r2, [pc, #272]	; (800220c <HAL_GPIO_Init+0x2cc>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d00d      	beq.n	800211a <HAL_GPIO_Init+0x1da>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a43      	ldr	r2, [pc, #268]	; (8002210 <HAL_GPIO_Init+0x2d0>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d007      	beq.n	8002116 <HAL_GPIO_Init+0x1d6>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a42      	ldr	r2, [pc, #264]	; (8002214 <HAL_GPIO_Init+0x2d4>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d101      	bne.n	8002112 <HAL_GPIO_Init+0x1d2>
 800210e:	2305      	movs	r3, #5
 8002110:	e006      	b.n	8002120 <HAL_GPIO_Init+0x1e0>
 8002112:	2306      	movs	r3, #6
 8002114:	e004      	b.n	8002120 <HAL_GPIO_Init+0x1e0>
 8002116:	2302      	movs	r3, #2
 8002118:	e002      	b.n	8002120 <HAL_GPIO_Init+0x1e0>
 800211a:	2301      	movs	r3, #1
 800211c:	e000      	b.n	8002120 <HAL_GPIO_Init+0x1e0>
 800211e:	2300      	movs	r3, #0
 8002120:	697a      	ldr	r2, [r7, #20]
 8002122:	2103      	movs	r1, #3
 8002124:	400a      	ands	r2, r1
 8002126:	0092      	lsls	r2, r2, #2
 8002128:	4093      	lsls	r3, r2
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	4313      	orrs	r3, r2
 800212e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002130:	4935      	ldr	r1, [pc, #212]	; (8002208 <HAL_GPIO_Init+0x2c8>)
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	089b      	lsrs	r3, r3, #2
 8002136:	3302      	adds	r3, #2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800213e:	4b36      	ldr	r3, [pc, #216]	; (8002218 <HAL_GPIO_Init+0x2d8>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	43da      	mvns	r2, r3
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	4013      	ands	r3, r2
 800214c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	2380      	movs	r3, #128	; 0x80
 8002154:	025b      	lsls	r3, r3, #9
 8002156:	4013      	ands	r3, r2
 8002158:	d003      	beq.n	8002162 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4313      	orrs	r3, r2
 8002160:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002162:	4b2d      	ldr	r3, [pc, #180]	; (8002218 <HAL_GPIO_Init+0x2d8>)
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002168:	4b2b      	ldr	r3, [pc, #172]	; (8002218 <HAL_GPIO_Init+0x2d8>)
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	43da      	mvns	r2, r3
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	4013      	ands	r3, r2
 8002176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685a      	ldr	r2, [r3, #4]
 800217c:	2380      	movs	r3, #128	; 0x80
 800217e:	029b      	lsls	r3, r3, #10
 8002180:	4013      	ands	r3, r2
 8002182:	d003      	beq.n	800218c <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	4313      	orrs	r3, r2
 800218a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800218c:	4b22      	ldr	r3, [pc, #136]	; (8002218 <HAL_GPIO_Init+0x2d8>)
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002192:	4b21      	ldr	r3, [pc, #132]	; (8002218 <HAL_GPIO_Init+0x2d8>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	43da      	mvns	r2, r3
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	4013      	ands	r3, r2
 80021a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	2380      	movs	r3, #128	; 0x80
 80021a8:	035b      	lsls	r3, r3, #13
 80021aa:	4013      	ands	r3, r2
 80021ac:	d003      	beq.n	80021b6 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80021b6:	4b18      	ldr	r3, [pc, #96]	; (8002218 <HAL_GPIO_Init+0x2d8>)
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80021bc:	4b16      	ldr	r3, [pc, #88]	; (8002218 <HAL_GPIO_Init+0x2d8>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	43da      	mvns	r2, r3
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	4013      	ands	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685a      	ldr	r2, [r3, #4]
 80021d0:	2380      	movs	r3, #128	; 0x80
 80021d2:	039b      	lsls	r3, r3, #14
 80021d4:	4013      	ands	r3, r2
 80021d6:	d003      	beq.n	80021e0 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	4313      	orrs	r3, r2
 80021de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80021e0:	4b0d      	ldr	r3, [pc, #52]	; (8002218 <HAL_GPIO_Init+0x2d8>)
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	3301      	adds	r3, #1
 80021ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	40da      	lsrs	r2, r3
 80021f4:	1e13      	subs	r3, r2, #0
 80021f6:	d000      	beq.n	80021fa <HAL_GPIO_Init+0x2ba>
 80021f8:	e6ae      	b.n	8001f58 <HAL_GPIO_Init+0x18>
  }
}
 80021fa:	46c0      	nop			; (mov r8, r8)
 80021fc:	46c0      	nop			; (mov r8, r8)
 80021fe:	46bd      	mov	sp, r7
 8002200:	b006      	add	sp, #24
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021000 	.word	0x40021000
 8002208:	40010000 	.word	0x40010000
 800220c:	50000400 	.word	0x50000400
 8002210:	50000800 	.word	0x50000800
 8002214:	50001c00 	.word	0x50001c00
 8002218:	40010400 	.word	0x40010400

0800221c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	0008      	movs	r0, r1
 8002226:	0011      	movs	r1, r2
 8002228:	1cbb      	adds	r3, r7, #2
 800222a:	1c02      	adds	r2, r0, #0
 800222c:	801a      	strh	r2, [r3, #0]
 800222e:	1c7b      	adds	r3, r7, #1
 8002230:	1c0a      	adds	r2, r1, #0
 8002232:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002234:	1c7b      	adds	r3, r7, #1
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d004      	beq.n	8002246 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800223c:	1cbb      	adds	r3, r7, #2
 800223e:	881a      	ldrh	r2, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002244:	e003      	b.n	800224e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002246:	1cbb      	adds	r3, r7, #2
 8002248:	881a      	ldrh	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800224e:	46c0      	nop			; (mov r8, r8)
 8002250:	46bd      	mov	sp, r7
 8002252:	b002      	add	sp, #8
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002258:	b5b0      	push	{r4, r5, r7, lr}
 800225a:	b08a      	sub	sp, #40	; 0x28
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d102      	bne.n	800226c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	f000 fb6c 	bl	8002944 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800226c:	4bc8      	ldr	r3, [pc, #800]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	220c      	movs	r2, #12
 8002272:	4013      	ands	r3, r2
 8002274:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002276:	4bc6      	ldr	r3, [pc, #792]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002278:	68da      	ldr	r2, [r3, #12]
 800227a:	2380      	movs	r3, #128	; 0x80
 800227c:	025b      	lsls	r3, r3, #9
 800227e:	4013      	ands	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2201      	movs	r2, #1
 8002288:	4013      	ands	r3, r2
 800228a:	d100      	bne.n	800228e <HAL_RCC_OscConfig+0x36>
 800228c:	e07d      	b.n	800238a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	2b08      	cmp	r3, #8
 8002292:	d007      	beq.n	80022a4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	2b0c      	cmp	r3, #12
 8002298:	d112      	bne.n	80022c0 <HAL_RCC_OscConfig+0x68>
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	2380      	movs	r3, #128	; 0x80
 800229e:	025b      	lsls	r3, r3, #9
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d10d      	bne.n	80022c0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a4:	4bba      	ldr	r3, [pc, #744]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	2380      	movs	r3, #128	; 0x80
 80022aa:	029b      	lsls	r3, r3, #10
 80022ac:	4013      	ands	r3, r2
 80022ae:	d100      	bne.n	80022b2 <HAL_RCC_OscConfig+0x5a>
 80022b0:	e06a      	b.n	8002388 <HAL_RCC_OscConfig+0x130>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d166      	bne.n	8002388 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	f000 fb42 	bl	8002944 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	2380      	movs	r3, #128	; 0x80
 80022c6:	025b      	lsls	r3, r3, #9
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d107      	bne.n	80022dc <HAL_RCC_OscConfig+0x84>
 80022cc:	4bb0      	ldr	r3, [pc, #704]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	4baf      	ldr	r3, [pc, #700]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80022d2:	2180      	movs	r1, #128	; 0x80
 80022d4:	0249      	lsls	r1, r1, #9
 80022d6:	430a      	orrs	r2, r1
 80022d8:	601a      	str	r2, [r3, #0]
 80022da:	e027      	b.n	800232c <HAL_RCC_OscConfig+0xd4>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685a      	ldr	r2, [r3, #4]
 80022e0:	23a0      	movs	r3, #160	; 0xa0
 80022e2:	02db      	lsls	r3, r3, #11
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d10e      	bne.n	8002306 <HAL_RCC_OscConfig+0xae>
 80022e8:	4ba9      	ldr	r3, [pc, #676]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	4ba8      	ldr	r3, [pc, #672]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80022ee:	2180      	movs	r1, #128	; 0x80
 80022f0:	02c9      	lsls	r1, r1, #11
 80022f2:	430a      	orrs	r2, r1
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	4ba6      	ldr	r3, [pc, #664]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	4ba5      	ldr	r3, [pc, #660]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80022fc:	2180      	movs	r1, #128	; 0x80
 80022fe:	0249      	lsls	r1, r1, #9
 8002300:	430a      	orrs	r2, r1
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	e012      	b.n	800232c <HAL_RCC_OscConfig+0xd4>
 8002306:	4ba2      	ldr	r3, [pc, #648]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	4ba1      	ldr	r3, [pc, #644]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 800230c:	49a1      	ldr	r1, [pc, #644]	; (8002594 <HAL_RCC_OscConfig+0x33c>)
 800230e:	400a      	ands	r2, r1
 8002310:	601a      	str	r2, [r3, #0]
 8002312:	4b9f      	ldr	r3, [pc, #636]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	2380      	movs	r3, #128	; 0x80
 8002318:	025b      	lsls	r3, r3, #9
 800231a:	4013      	ands	r3, r2
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	4b9b      	ldr	r3, [pc, #620]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	4b9a      	ldr	r3, [pc, #616]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002326:	499c      	ldr	r1, [pc, #624]	; (8002598 <HAL_RCC_OscConfig+0x340>)
 8002328:	400a      	ands	r2, r1
 800232a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d014      	beq.n	800235e <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002334:	f7fe ffca 	bl	80012cc <HAL_GetTick>
 8002338:	0003      	movs	r3, r0
 800233a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800233c:	e008      	b.n	8002350 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800233e:	f7fe ffc5 	bl	80012cc <HAL_GetTick>
 8002342:	0002      	movs	r2, r0
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	2b64      	cmp	r3, #100	; 0x64
 800234a:	d901      	bls.n	8002350 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e2f9      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002350:	4b8f      	ldr	r3, [pc, #572]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	2380      	movs	r3, #128	; 0x80
 8002356:	029b      	lsls	r3, r3, #10
 8002358:	4013      	ands	r3, r2
 800235a:	d0f0      	beq.n	800233e <HAL_RCC_OscConfig+0xe6>
 800235c:	e015      	b.n	800238a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800235e:	f7fe ffb5 	bl	80012cc <HAL_GetTick>
 8002362:	0003      	movs	r3, r0
 8002364:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002368:	f7fe ffb0 	bl	80012cc <HAL_GetTick>
 800236c:	0002      	movs	r2, r0
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b64      	cmp	r3, #100	; 0x64
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e2e4      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800237a:	4b85      	ldr	r3, [pc, #532]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	2380      	movs	r3, #128	; 0x80
 8002380:	029b      	lsls	r3, r3, #10
 8002382:	4013      	ands	r3, r2
 8002384:	d1f0      	bne.n	8002368 <HAL_RCC_OscConfig+0x110>
 8002386:	e000      	b.n	800238a <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002388:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	2202      	movs	r2, #2
 8002390:	4013      	ands	r3, r2
 8002392:	d100      	bne.n	8002396 <HAL_RCC_OscConfig+0x13e>
 8002394:	e099      	b.n	80024ca <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800239c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239e:	2220      	movs	r2, #32
 80023a0:	4013      	ands	r3, r2
 80023a2:	d009      	beq.n	80023b8 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80023a4:	4b7a      	ldr	r3, [pc, #488]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	4b79      	ldr	r3, [pc, #484]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80023aa:	2120      	movs	r1, #32
 80023ac:	430a      	orrs	r2, r1
 80023ae:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80023b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b2:	2220      	movs	r2, #32
 80023b4:	4393      	bics	r3, r2
 80023b6:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	2b04      	cmp	r3, #4
 80023bc:	d005      	beq.n	80023ca <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	2b0c      	cmp	r3, #12
 80023c2:	d13e      	bne.n	8002442 <HAL_RCC_OscConfig+0x1ea>
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d13b      	bne.n	8002442 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80023ca:	4b71      	ldr	r3, [pc, #452]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2204      	movs	r2, #4
 80023d0:	4013      	ands	r3, r2
 80023d2:	d004      	beq.n	80023de <HAL_RCC_OscConfig+0x186>
 80023d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d101      	bne.n	80023de <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e2b2      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023de:	4b6c      	ldr	r3, [pc, #432]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	4a6e      	ldr	r2, [pc, #440]	; (800259c <HAL_RCC_OscConfig+0x344>)
 80023e4:	4013      	ands	r3, r2
 80023e6:	0019      	movs	r1, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	021a      	lsls	r2, r3, #8
 80023ee:	4b68      	ldr	r3, [pc, #416]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80023f0:	430a      	orrs	r2, r1
 80023f2:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80023f4:	4b66      	ldr	r3, [pc, #408]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2209      	movs	r2, #9
 80023fa:	4393      	bics	r3, r2
 80023fc:	0019      	movs	r1, r3
 80023fe:	4b64      	ldr	r3, [pc, #400]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002402:	430a      	orrs	r2, r1
 8002404:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002406:	f000 fbeb 	bl	8002be0 <HAL_RCC_GetSysClockFreq>
 800240a:	0001      	movs	r1, r0
 800240c:	4b60      	ldr	r3, [pc, #384]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	091b      	lsrs	r3, r3, #4
 8002412:	220f      	movs	r2, #15
 8002414:	4013      	ands	r3, r2
 8002416:	4a62      	ldr	r2, [pc, #392]	; (80025a0 <HAL_RCC_OscConfig+0x348>)
 8002418:	5cd3      	ldrb	r3, [r2, r3]
 800241a:	000a      	movs	r2, r1
 800241c:	40da      	lsrs	r2, r3
 800241e:	4b61      	ldr	r3, [pc, #388]	; (80025a4 <HAL_RCC_OscConfig+0x34c>)
 8002420:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002422:	4b61      	ldr	r3, [pc, #388]	; (80025a8 <HAL_RCC_OscConfig+0x350>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2513      	movs	r5, #19
 8002428:	197c      	adds	r4, r7, r5
 800242a:	0018      	movs	r0, r3
 800242c:	f7fe ff08 	bl	8001240 <HAL_InitTick>
 8002430:	0003      	movs	r3, r0
 8002432:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002434:	197b      	adds	r3, r7, r5
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d046      	beq.n	80024ca <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800243c:	197b      	adds	r3, r7, r5
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	e280      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	2b00      	cmp	r3, #0
 8002446:	d027      	beq.n	8002498 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002448:	4b51      	ldr	r3, [pc, #324]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2209      	movs	r2, #9
 800244e:	4393      	bics	r3, r2
 8002450:	0019      	movs	r1, r3
 8002452:	4b4f      	ldr	r3, [pc, #316]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002454:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002456:	430a      	orrs	r2, r1
 8002458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245a:	f7fe ff37 	bl	80012cc <HAL_GetTick>
 800245e:	0003      	movs	r3, r0
 8002460:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002464:	f7fe ff32 	bl	80012cc <HAL_GetTick>
 8002468:	0002      	movs	r2, r0
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e266      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002476:	4b46      	ldr	r3, [pc, #280]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2204      	movs	r2, #4
 800247c:	4013      	ands	r3, r2
 800247e:	d0f1      	beq.n	8002464 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002480:	4b43      	ldr	r3, [pc, #268]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	4a45      	ldr	r2, [pc, #276]	; (800259c <HAL_RCC_OscConfig+0x344>)
 8002486:	4013      	ands	r3, r2
 8002488:	0019      	movs	r1, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	021a      	lsls	r2, r3, #8
 8002490:	4b3f      	ldr	r3, [pc, #252]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002492:	430a      	orrs	r2, r1
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	e018      	b.n	80024ca <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002498:	4b3d      	ldr	r3, [pc, #244]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4b3c      	ldr	r3, [pc, #240]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 800249e:	2101      	movs	r1, #1
 80024a0:	438a      	bics	r2, r1
 80024a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a4:	f7fe ff12 	bl	80012cc <HAL_GetTick>
 80024a8:	0003      	movs	r3, r0
 80024aa:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024ac:	e008      	b.n	80024c0 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024ae:	f7fe ff0d 	bl	80012cc <HAL_GetTick>
 80024b2:	0002      	movs	r2, r0
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d901      	bls.n	80024c0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e241      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024c0:	4b33      	ldr	r3, [pc, #204]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2204      	movs	r2, #4
 80024c6:	4013      	ands	r3, r2
 80024c8:	d1f1      	bne.n	80024ae <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2210      	movs	r2, #16
 80024d0:	4013      	ands	r3, r2
 80024d2:	d100      	bne.n	80024d6 <HAL_RCC_OscConfig+0x27e>
 80024d4:	e0a1      	b.n	800261a <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d140      	bne.n	800255e <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024dc:	4b2c      	ldr	r3, [pc, #176]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	2380      	movs	r3, #128	; 0x80
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	4013      	ands	r3, r2
 80024e6:	d005      	beq.n	80024f4 <HAL_RCC_OscConfig+0x29c>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	699b      	ldr	r3, [r3, #24]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d101      	bne.n	80024f4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e227      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024f4:	4b26      	ldr	r3, [pc, #152]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	4a2c      	ldr	r2, [pc, #176]	; (80025ac <HAL_RCC_OscConfig+0x354>)
 80024fa:	4013      	ands	r3, r2
 80024fc:	0019      	movs	r1, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a1a      	ldr	r2, [r3, #32]
 8002502:	4b23      	ldr	r3, [pc, #140]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002504:	430a      	orrs	r2, r1
 8002506:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002508:	4b21      	ldr	r3, [pc, #132]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	021b      	lsls	r3, r3, #8
 800250e:	0a19      	lsrs	r1, r3, #8
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	061a      	lsls	r2, r3, #24
 8002516:	4b1e      	ldr	r3, [pc, #120]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002518:	430a      	orrs	r2, r1
 800251a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a1b      	ldr	r3, [r3, #32]
 8002520:	0b5b      	lsrs	r3, r3, #13
 8002522:	3301      	adds	r3, #1
 8002524:	2280      	movs	r2, #128	; 0x80
 8002526:	0212      	lsls	r2, r2, #8
 8002528:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800252a:	4b19      	ldr	r3, [pc, #100]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	091b      	lsrs	r3, r3, #4
 8002530:	210f      	movs	r1, #15
 8002532:	400b      	ands	r3, r1
 8002534:	491a      	ldr	r1, [pc, #104]	; (80025a0 <HAL_RCC_OscConfig+0x348>)
 8002536:	5ccb      	ldrb	r3, [r1, r3]
 8002538:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800253a:	4b1a      	ldr	r3, [pc, #104]	; (80025a4 <HAL_RCC_OscConfig+0x34c>)
 800253c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800253e:	4b1a      	ldr	r3, [pc, #104]	; (80025a8 <HAL_RCC_OscConfig+0x350>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2513      	movs	r5, #19
 8002544:	197c      	adds	r4, r7, r5
 8002546:	0018      	movs	r0, r3
 8002548:	f7fe fe7a 	bl	8001240 <HAL_InitTick>
 800254c:	0003      	movs	r3, r0
 800254e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002550:	197b      	adds	r3, r7, r5
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d060      	beq.n	800261a <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8002558:	197b      	adds	r3, r7, r5
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	e1f2      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d03f      	beq.n	80025e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002566:	4b0a      	ldr	r3, [pc, #40]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	4b09      	ldr	r3, [pc, #36]	; (8002590 <HAL_RCC_OscConfig+0x338>)
 800256c:	2180      	movs	r1, #128	; 0x80
 800256e:	0049      	lsls	r1, r1, #1
 8002570:	430a      	orrs	r2, r1
 8002572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002574:	f7fe feaa 	bl	80012cc <HAL_GetTick>
 8002578:	0003      	movs	r3, r0
 800257a:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800257c:	e018      	b.n	80025b0 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800257e:	f7fe fea5 	bl	80012cc <HAL_GetTick>
 8002582:	0002      	movs	r2, r0
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d911      	bls.n	80025b0 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e1d9      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
 8002590:	40021000 	.word	0x40021000
 8002594:	fffeffff 	.word	0xfffeffff
 8002598:	fffbffff 	.word	0xfffbffff
 800259c:	ffffe0ff 	.word	0xffffe0ff
 80025a0:	0800442c 	.word	0x0800442c
 80025a4:	20000014 	.word	0x20000014
 80025a8:	20000018 	.word	0x20000018
 80025ac:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80025b0:	4bc9      	ldr	r3, [pc, #804]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	2380      	movs	r3, #128	; 0x80
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	4013      	ands	r3, r2
 80025ba:	d0e0      	beq.n	800257e <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025bc:	4bc6      	ldr	r3, [pc, #792]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	4ac6      	ldr	r2, [pc, #792]	; (80028dc <HAL_RCC_OscConfig+0x684>)
 80025c2:	4013      	ands	r3, r2
 80025c4:	0019      	movs	r1, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6a1a      	ldr	r2, [r3, #32]
 80025ca:	4bc3      	ldr	r3, [pc, #780]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80025cc:	430a      	orrs	r2, r1
 80025ce:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025d0:	4bc1      	ldr	r3, [pc, #772]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	021b      	lsls	r3, r3, #8
 80025d6:	0a19      	lsrs	r1, r3, #8
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	69db      	ldr	r3, [r3, #28]
 80025dc:	061a      	lsls	r2, r3, #24
 80025de:	4bbe      	ldr	r3, [pc, #760]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80025e0:	430a      	orrs	r2, r1
 80025e2:	605a      	str	r2, [r3, #4]
 80025e4:	e019      	b.n	800261a <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80025e6:	4bbc      	ldr	r3, [pc, #752]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	4bbb      	ldr	r3, [pc, #748]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80025ec:	49bc      	ldr	r1, [pc, #752]	; (80028e0 <HAL_RCC_OscConfig+0x688>)
 80025ee:	400a      	ands	r2, r1
 80025f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f2:	f7fe fe6b 	bl	80012cc <HAL_GetTick>
 80025f6:	0003      	movs	r3, r0
 80025f8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80025fa:	e008      	b.n	800260e <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025fc:	f7fe fe66 	bl	80012cc <HAL_GetTick>
 8002600:	0002      	movs	r2, r0
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b02      	cmp	r3, #2
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e19a      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800260e:	4bb2      	ldr	r3, [pc, #712]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	2380      	movs	r3, #128	; 0x80
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	4013      	ands	r3, r2
 8002618:	d1f0      	bne.n	80025fc <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2208      	movs	r2, #8
 8002620:	4013      	ands	r3, r2
 8002622:	d036      	beq.n	8002692 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d019      	beq.n	8002660 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800262c:	4baa      	ldr	r3, [pc, #680]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 800262e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002630:	4ba9      	ldr	r3, [pc, #676]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002632:	2101      	movs	r1, #1
 8002634:	430a      	orrs	r2, r1
 8002636:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002638:	f7fe fe48 	bl	80012cc <HAL_GetTick>
 800263c:	0003      	movs	r3, r0
 800263e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002640:	e008      	b.n	8002654 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002642:	f7fe fe43 	bl	80012cc <HAL_GetTick>
 8002646:	0002      	movs	r2, r0
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	2b02      	cmp	r3, #2
 800264e:	d901      	bls.n	8002654 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e177      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002654:	4ba0      	ldr	r3, [pc, #640]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002656:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002658:	2202      	movs	r2, #2
 800265a:	4013      	ands	r3, r2
 800265c:	d0f1      	beq.n	8002642 <HAL_RCC_OscConfig+0x3ea>
 800265e:	e018      	b.n	8002692 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002660:	4b9d      	ldr	r3, [pc, #628]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002662:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002664:	4b9c      	ldr	r3, [pc, #624]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002666:	2101      	movs	r1, #1
 8002668:	438a      	bics	r2, r1
 800266a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800266c:	f7fe fe2e 	bl	80012cc <HAL_GetTick>
 8002670:	0003      	movs	r3, r0
 8002672:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002674:	e008      	b.n	8002688 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002676:	f7fe fe29 	bl	80012cc <HAL_GetTick>
 800267a:	0002      	movs	r2, r0
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e15d      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002688:	4b93      	ldr	r3, [pc, #588]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 800268a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800268c:	2202      	movs	r2, #2
 800268e:	4013      	ands	r3, r2
 8002690:	d1f1      	bne.n	8002676 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2204      	movs	r2, #4
 8002698:	4013      	ands	r3, r2
 800269a:	d100      	bne.n	800269e <HAL_RCC_OscConfig+0x446>
 800269c:	e0ae      	b.n	80027fc <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800269e:	2023      	movs	r0, #35	; 0x23
 80026a0:	183b      	adds	r3, r7, r0
 80026a2:	2200      	movs	r2, #0
 80026a4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026a6:	4b8c      	ldr	r3, [pc, #560]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80026a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026aa:	2380      	movs	r3, #128	; 0x80
 80026ac:	055b      	lsls	r3, r3, #21
 80026ae:	4013      	ands	r3, r2
 80026b0:	d109      	bne.n	80026c6 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b2:	4b89      	ldr	r3, [pc, #548]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80026b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026b6:	4b88      	ldr	r3, [pc, #544]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80026b8:	2180      	movs	r1, #128	; 0x80
 80026ba:	0549      	lsls	r1, r1, #21
 80026bc:	430a      	orrs	r2, r1
 80026be:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80026c0:	183b      	adds	r3, r7, r0
 80026c2:	2201      	movs	r2, #1
 80026c4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026c6:	4b87      	ldr	r3, [pc, #540]	; (80028e4 <HAL_RCC_OscConfig+0x68c>)
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	2380      	movs	r3, #128	; 0x80
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	4013      	ands	r3, r2
 80026d0:	d11a      	bne.n	8002708 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026d2:	4b84      	ldr	r3, [pc, #528]	; (80028e4 <HAL_RCC_OscConfig+0x68c>)
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	4b83      	ldr	r3, [pc, #524]	; (80028e4 <HAL_RCC_OscConfig+0x68c>)
 80026d8:	2180      	movs	r1, #128	; 0x80
 80026da:	0049      	lsls	r1, r1, #1
 80026dc:	430a      	orrs	r2, r1
 80026de:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026e0:	f7fe fdf4 	bl	80012cc <HAL_GetTick>
 80026e4:	0003      	movs	r3, r0
 80026e6:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e8:	e008      	b.n	80026fc <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ea:	f7fe fdef 	bl	80012cc <HAL_GetTick>
 80026ee:	0002      	movs	r2, r0
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b64      	cmp	r3, #100	; 0x64
 80026f6:	d901      	bls.n	80026fc <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e123      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026fc:	4b79      	ldr	r3, [pc, #484]	; (80028e4 <HAL_RCC_OscConfig+0x68c>)
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	2380      	movs	r3, #128	; 0x80
 8002702:	005b      	lsls	r3, r3, #1
 8002704:	4013      	ands	r3, r2
 8002706:	d0f0      	beq.n	80026ea <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	2380      	movs	r3, #128	; 0x80
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	429a      	cmp	r2, r3
 8002712:	d107      	bne.n	8002724 <HAL_RCC_OscConfig+0x4cc>
 8002714:	4b70      	ldr	r3, [pc, #448]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002716:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002718:	4b6f      	ldr	r3, [pc, #444]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 800271a:	2180      	movs	r1, #128	; 0x80
 800271c:	0049      	lsls	r1, r1, #1
 800271e:	430a      	orrs	r2, r1
 8002720:	651a      	str	r2, [r3, #80]	; 0x50
 8002722:	e031      	b.n	8002788 <HAL_RCC_OscConfig+0x530>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d10c      	bne.n	8002746 <HAL_RCC_OscConfig+0x4ee>
 800272c:	4b6a      	ldr	r3, [pc, #424]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 800272e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002730:	4b69      	ldr	r3, [pc, #420]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002732:	496b      	ldr	r1, [pc, #428]	; (80028e0 <HAL_RCC_OscConfig+0x688>)
 8002734:	400a      	ands	r2, r1
 8002736:	651a      	str	r2, [r3, #80]	; 0x50
 8002738:	4b67      	ldr	r3, [pc, #412]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 800273a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800273c:	4b66      	ldr	r3, [pc, #408]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 800273e:	496a      	ldr	r1, [pc, #424]	; (80028e8 <HAL_RCC_OscConfig+0x690>)
 8002740:	400a      	ands	r2, r1
 8002742:	651a      	str	r2, [r3, #80]	; 0x50
 8002744:	e020      	b.n	8002788 <HAL_RCC_OscConfig+0x530>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	23a0      	movs	r3, #160	; 0xa0
 800274c:	00db      	lsls	r3, r3, #3
 800274e:	429a      	cmp	r2, r3
 8002750:	d10e      	bne.n	8002770 <HAL_RCC_OscConfig+0x518>
 8002752:	4b61      	ldr	r3, [pc, #388]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002754:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002756:	4b60      	ldr	r3, [pc, #384]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002758:	2180      	movs	r1, #128	; 0x80
 800275a:	00c9      	lsls	r1, r1, #3
 800275c:	430a      	orrs	r2, r1
 800275e:	651a      	str	r2, [r3, #80]	; 0x50
 8002760:	4b5d      	ldr	r3, [pc, #372]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002762:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002764:	4b5c      	ldr	r3, [pc, #368]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002766:	2180      	movs	r1, #128	; 0x80
 8002768:	0049      	lsls	r1, r1, #1
 800276a:	430a      	orrs	r2, r1
 800276c:	651a      	str	r2, [r3, #80]	; 0x50
 800276e:	e00b      	b.n	8002788 <HAL_RCC_OscConfig+0x530>
 8002770:	4b59      	ldr	r3, [pc, #356]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002772:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002774:	4b58      	ldr	r3, [pc, #352]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002776:	495a      	ldr	r1, [pc, #360]	; (80028e0 <HAL_RCC_OscConfig+0x688>)
 8002778:	400a      	ands	r2, r1
 800277a:	651a      	str	r2, [r3, #80]	; 0x50
 800277c:	4b56      	ldr	r3, [pc, #344]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 800277e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002780:	4b55      	ldr	r3, [pc, #340]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002782:	4959      	ldr	r1, [pc, #356]	; (80028e8 <HAL_RCC_OscConfig+0x690>)
 8002784:	400a      	ands	r2, r1
 8002786:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d015      	beq.n	80027bc <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002790:	f7fe fd9c 	bl	80012cc <HAL_GetTick>
 8002794:	0003      	movs	r3, r0
 8002796:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002798:	e009      	b.n	80027ae <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800279a:	f7fe fd97 	bl	80012cc <HAL_GetTick>
 800279e:	0002      	movs	r2, r0
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	4a51      	ldr	r2, [pc, #324]	; (80028ec <HAL_RCC_OscConfig+0x694>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e0ca      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80027ae:	4b4a      	ldr	r3, [pc, #296]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80027b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80027b2:	2380      	movs	r3, #128	; 0x80
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4013      	ands	r3, r2
 80027b8:	d0ef      	beq.n	800279a <HAL_RCC_OscConfig+0x542>
 80027ba:	e014      	b.n	80027e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027bc:	f7fe fd86 	bl	80012cc <HAL_GetTick>
 80027c0:	0003      	movs	r3, r0
 80027c2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80027c4:	e009      	b.n	80027da <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027c6:	f7fe fd81 	bl	80012cc <HAL_GetTick>
 80027ca:	0002      	movs	r2, r0
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	4a46      	ldr	r2, [pc, #280]	; (80028ec <HAL_RCC_OscConfig+0x694>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e0b4      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80027da:	4b3f      	ldr	r3, [pc, #252]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80027dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80027de:	2380      	movs	r3, #128	; 0x80
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4013      	ands	r3, r2
 80027e4:	d1ef      	bne.n	80027c6 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027e6:	2323      	movs	r3, #35	; 0x23
 80027e8:	18fb      	adds	r3, r7, r3
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d105      	bne.n	80027fc <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027f0:	4b39      	ldr	r3, [pc, #228]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80027f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027f4:	4b38      	ldr	r3, [pc, #224]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80027f6:	493e      	ldr	r1, [pc, #248]	; (80028f0 <HAL_RCC_OscConfig+0x698>)
 80027f8:	400a      	ands	r2, r1
 80027fa:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002800:	2b00      	cmp	r3, #0
 8002802:	d100      	bne.n	8002806 <HAL_RCC_OscConfig+0x5ae>
 8002804:	e09d      	b.n	8002942 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	2b0c      	cmp	r3, #12
 800280a:	d100      	bne.n	800280e <HAL_RCC_OscConfig+0x5b6>
 800280c:	e076      	b.n	80028fc <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002812:	2b02      	cmp	r3, #2
 8002814:	d145      	bne.n	80028a2 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002816:	4b30      	ldr	r3, [pc, #192]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	4b2f      	ldr	r3, [pc, #188]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 800281c:	4935      	ldr	r1, [pc, #212]	; (80028f4 <HAL_RCC_OscConfig+0x69c>)
 800281e:	400a      	ands	r2, r1
 8002820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002822:	f7fe fd53 	bl	80012cc <HAL_GetTick>
 8002826:	0003      	movs	r3, r0
 8002828:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800282c:	f7fe fd4e 	bl	80012cc <HAL_GetTick>
 8002830:	0002      	movs	r2, r0
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e082      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800283e:	4b26      	ldr	r3, [pc, #152]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	2380      	movs	r3, #128	; 0x80
 8002844:	049b      	lsls	r3, r3, #18
 8002846:	4013      	ands	r3, r2
 8002848:	d1f0      	bne.n	800282c <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800284a:	4b23      	ldr	r3, [pc, #140]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	4a2a      	ldr	r2, [pc, #168]	; (80028f8 <HAL_RCC_OscConfig+0x6a0>)
 8002850:	4013      	ands	r3, r2
 8002852:	0019      	movs	r1, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800285c:	431a      	orrs	r2, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002862:	431a      	orrs	r2, r3
 8002864:	4b1c      	ldr	r3, [pc, #112]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002866:	430a      	orrs	r2, r1
 8002868:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800286a:	4b1b      	ldr	r3, [pc, #108]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	4b1a      	ldr	r3, [pc, #104]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002870:	2180      	movs	r1, #128	; 0x80
 8002872:	0449      	lsls	r1, r1, #17
 8002874:	430a      	orrs	r2, r1
 8002876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002878:	f7fe fd28 	bl	80012cc <HAL_GetTick>
 800287c:	0003      	movs	r3, r0
 800287e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002880:	e008      	b.n	8002894 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002882:	f7fe fd23 	bl	80012cc <HAL_GetTick>
 8002886:	0002      	movs	r2, r0
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d901      	bls.n	8002894 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e057      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002894:	4b10      	ldr	r3, [pc, #64]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	2380      	movs	r3, #128	; 0x80
 800289a:	049b      	lsls	r3, r3, #18
 800289c:	4013      	ands	r3, r2
 800289e:	d0f0      	beq.n	8002882 <HAL_RCC_OscConfig+0x62a>
 80028a0:	e04f      	b.n	8002942 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028a2:	4b0d      	ldr	r3, [pc, #52]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	4b0c      	ldr	r3, [pc, #48]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80028a8:	4912      	ldr	r1, [pc, #72]	; (80028f4 <HAL_RCC_OscConfig+0x69c>)
 80028aa:	400a      	ands	r2, r1
 80028ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ae:	f7fe fd0d 	bl	80012cc <HAL_GetTick>
 80028b2:	0003      	movs	r3, r0
 80028b4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80028b6:	e008      	b.n	80028ca <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028b8:	f7fe fd08 	bl	80012cc <HAL_GetTick>
 80028bc:	0002      	movs	r2, r0
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e03c      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80028ca:	4b03      	ldr	r3, [pc, #12]	; (80028d8 <HAL_RCC_OscConfig+0x680>)
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	2380      	movs	r3, #128	; 0x80
 80028d0:	049b      	lsls	r3, r3, #18
 80028d2:	4013      	ands	r3, r2
 80028d4:	d1f0      	bne.n	80028b8 <HAL_RCC_OscConfig+0x660>
 80028d6:	e034      	b.n	8002942 <HAL_RCC_OscConfig+0x6ea>
 80028d8:	40021000 	.word	0x40021000
 80028dc:	ffff1fff 	.word	0xffff1fff
 80028e0:	fffffeff 	.word	0xfffffeff
 80028e4:	40007000 	.word	0x40007000
 80028e8:	fffffbff 	.word	0xfffffbff
 80028ec:	00001388 	.word	0x00001388
 80028f0:	efffffff 	.word	0xefffffff
 80028f4:	feffffff 	.word	0xfeffffff
 80028f8:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	2b01      	cmp	r3, #1
 8002902:	d101      	bne.n	8002908 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e01d      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002908:	4b10      	ldr	r3, [pc, #64]	; (800294c <HAL_RCC_OscConfig+0x6f4>)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	2380      	movs	r3, #128	; 0x80
 8002912:	025b      	lsls	r3, r3, #9
 8002914:	401a      	ands	r2, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800291a:	429a      	cmp	r2, r3
 800291c:	d10f      	bne.n	800293e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	23f0      	movs	r3, #240	; 0xf0
 8002922:	039b      	lsls	r3, r3, #14
 8002924:	401a      	ands	r2, r3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800292a:	429a      	cmp	r2, r3
 800292c:	d107      	bne.n	800293e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	23c0      	movs	r3, #192	; 0xc0
 8002932:	041b      	lsls	r3, r3, #16
 8002934:	401a      	ands	r2, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800293a:	429a      	cmp	r2, r3
 800293c:	d001      	beq.n	8002942 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e000      	b.n	8002944 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	0018      	movs	r0, r3
 8002946:	46bd      	mov	sp, r7
 8002948:	b00a      	add	sp, #40	; 0x28
 800294a:	bdb0      	pop	{r4, r5, r7, pc}
 800294c:	40021000 	.word	0x40021000

08002950 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002950:	b5b0      	push	{r4, r5, r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d101      	bne.n	8002964 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e128      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002964:	4b96      	ldr	r3, [pc, #600]	; (8002bc0 <HAL_RCC_ClockConfig+0x270>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2201      	movs	r2, #1
 800296a:	4013      	ands	r3, r2
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	429a      	cmp	r2, r3
 8002970:	d91e      	bls.n	80029b0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002972:	4b93      	ldr	r3, [pc, #588]	; (8002bc0 <HAL_RCC_ClockConfig+0x270>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2201      	movs	r2, #1
 8002978:	4393      	bics	r3, r2
 800297a:	0019      	movs	r1, r3
 800297c:	4b90      	ldr	r3, [pc, #576]	; (8002bc0 <HAL_RCC_ClockConfig+0x270>)
 800297e:	683a      	ldr	r2, [r7, #0]
 8002980:	430a      	orrs	r2, r1
 8002982:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002984:	f7fe fca2 	bl	80012cc <HAL_GetTick>
 8002988:	0003      	movs	r3, r0
 800298a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800298c:	e009      	b.n	80029a2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800298e:	f7fe fc9d 	bl	80012cc <HAL_GetTick>
 8002992:	0002      	movs	r2, r0
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	4a8a      	ldr	r2, [pc, #552]	; (8002bc4 <HAL_RCC_ClockConfig+0x274>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e109      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a2:	4b87      	ldr	r3, [pc, #540]	; (8002bc0 <HAL_RCC_ClockConfig+0x270>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2201      	movs	r2, #1
 80029a8:	4013      	ands	r3, r2
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d1ee      	bne.n	800298e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	2202      	movs	r2, #2
 80029b6:	4013      	ands	r3, r2
 80029b8:	d009      	beq.n	80029ce <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029ba:	4b83      	ldr	r3, [pc, #524]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	22f0      	movs	r2, #240	; 0xf0
 80029c0:	4393      	bics	r3, r2
 80029c2:	0019      	movs	r1, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	4b7f      	ldr	r3, [pc, #508]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 80029ca:	430a      	orrs	r2, r1
 80029cc:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2201      	movs	r2, #1
 80029d4:	4013      	ands	r3, r2
 80029d6:	d100      	bne.n	80029da <HAL_RCC_ClockConfig+0x8a>
 80029d8:	e089      	b.n	8002aee <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d107      	bne.n	80029f2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80029e2:	4b79      	ldr	r3, [pc, #484]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	2380      	movs	r3, #128	; 0x80
 80029e8:	029b      	lsls	r3, r3, #10
 80029ea:	4013      	ands	r3, r2
 80029ec:	d120      	bne.n	8002a30 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e0e1      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	2b03      	cmp	r3, #3
 80029f8:	d107      	bne.n	8002a0a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80029fa:	4b73      	ldr	r3, [pc, #460]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	2380      	movs	r3, #128	; 0x80
 8002a00:	049b      	lsls	r3, r3, #18
 8002a02:	4013      	ands	r3, r2
 8002a04:	d114      	bne.n	8002a30 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e0d5      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d106      	bne.n	8002a20 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a12:	4b6d      	ldr	r3, [pc, #436]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2204      	movs	r2, #4
 8002a18:	4013      	ands	r3, r2
 8002a1a:	d109      	bne.n	8002a30 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e0ca      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a20:	4b69      	ldr	r3, [pc, #420]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	2380      	movs	r3, #128	; 0x80
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	4013      	ands	r3, r2
 8002a2a:	d101      	bne.n	8002a30 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e0c2      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a30:	4b65      	ldr	r3, [pc, #404]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	2203      	movs	r2, #3
 8002a36:	4393      	bics	r3, r2
 8002a38:	0019      	movs	r1, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685a      	ldr	r2, [r3, #4]
 8002a3e:	4b62      	ldr	r3, [pc, #392]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002a40:	430a      	orrs	r2, r1
 8002a42:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a44:	f7fe fc42 	bl	80012cc <HAL_GetTick>
 8002a48:	0003      	movs	r3, r0
 8002a4a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d111      	bne.n	8002a78 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a54:	e009      	b.n	8002a6a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a56:	f7fe fc39 	bl	80012cc <HAL_GetTick>
 8002a5a:	0002      	movs	r2, r0
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	4a58      	ldr	r2, [pc, #352]	; (8002bc4 <HAL_RCC_ClockConfig+0x274>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e0a5      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a6a:	4b57      	ldr	r3, [pc, #348]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	220c      	movs	r2, #12
 8002a70:	4013      	ands	r3, r2
 8002a72:	2b08      	cmp	r3, #8
 8002a74:	d1ef      	bne.n	8002a56 <HAL_RCC_ClockConfig+0x106>
 8002a76:	e03a      	b.n	8002aee <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b03      	cmp	r3, #3
 8002a7e:	d111      	bne.n	8002aa4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a80:	e009      	b.n	8002a96 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a82:	f7fe fc23 	bl	80012cc <HAL_GetTick>
 8002a86:	0002      	movs	r2, r0
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	4a4d      	ldr	r2, [pc, #308]	; (8002bc4 <HAL_RCC_ClockConfig+0x274>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e08f      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a96:	4b4c      	ldr	r3, [pc, #304]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	220c      	movs	r2, #12
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b0c      	cmp	r3, #12
 8002aa0:	d1ef      	bne.n	8002a82 <HAL_RCC_ClockConfig+0x132>
 8002aa2:	e024      	b.n	8002aee <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d11b      	bne.n	8002ae4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002aac:	e009      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aae:	f7fe fc0d 	bl	80012cc <HAL_GetTick>
 8002ab2:	0002      	movs	r2, r0
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	4a42      	ldr	r2, [pc, #264]	; (8002bc4 <HAL_RCC_ClockConfig+0x274>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e079      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ac2:	4b41      	ldr	r3, [pc, #260]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	220c      	movs	r2, #12
 8002ac8:	4013      	ands	r3, r2
 8002aca:	2b04      	cmp	r3, #4
 8002acc:	d1ef      	bne.n	8002aae <HAL_RCC_ClockConfig+0x15e>
 8002ace:	e00e      	b.n	8002aee <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ad0:	f7fe fbfc 	bl	80012cc <HAL_GetTick>
 8002ad4:	0002      	movs	r2, r0
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	4a3a      	ldr	r2, [pc, #232]	; (8002bc4 <HAL_RCC_ClockConfig+0x274>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d901      	bls.n	8002ae4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e068      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002ae4:	4b38      	ldr	r3, [pc, #224]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	220c      	movs	r2, #12
 8002aea:	4013      	ands	r3, r2
 8002aec:	d1f0      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002aee:	4b34      	ldr	r3, [pc, #208]	; (8002bc0 <HAL_RCC_ClockConfig+0x270>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2201      	movs	r2, #1
 8002af4:	4013      	ands	r3, r2
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d21e      	bcs.n	8002b3a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002afc:	4b30      	ldr	r3, [pc, #192]	; (8002bc0 <HAL_RCC_ClockConfig+0x270>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2201      	movs	r2, #1
 8002b02:	4393      	bics	r3, r2
 8002b04:	0019      	movs	r1, r3
 8002b06:	4b2e      	ldr	r3, [pc, #184]	; (8002bc0 <HAL_RCC_ClockConfig+0x270>)
 8002b08:	683a      	ldr	r2, [r7, #0]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b0e:	f7fe fbdd 	bl	80012cc <HAL_GetTick>
 8002b12:	0003      	movs	r3, r0
 8002b14:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b16:	e009      	b.n	8002b2c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b18:	f7fe fbd8 	bl	80012cc <HAL_GetTick>
 8002b1c:	0002      	movs	r2, r0
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	4a28      	ldr	r2, [pc, #160]	; (8002bc4 <HAL_RCC_ClockConfig+0x274>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e044      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b2c:	4b24      	ldr	r3, [pc, #144]	; (8002bc0 <HAL_RCC_ClockConfig+0x270>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2201      	movs	r2, #1
 8002b32:	4013      	ands	r3, r2
 8002b34:	683a      	ldr	r2, [r7, #0]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d1ee      	bne.n	8002b18 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2204      	movs	r2, #4
 8002b40:	4013      	ands	r3, r2
 8002b42:	d009      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b44:	4b20      	ldr	r3, [pc, #128]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	4a20      	ldr	r2, [pc, #128]	; (8002bcc <HAL_RCC_ClockConfig+0x27c>)
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	0019      	movs	r1, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68da      	ldr	r2, [r3, #12]
 8002b52:	4b1d      	ldr	r3, [pc, #116]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002b54:	430a      	orrs	r2, r1
 8002b56:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2208      	movs	r2, #8
 8002b5e:	4013      	ands	r3, r2
 8002b60:	d00a      	beq.n	8002b78 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b62:	4b19      	ldr	r3, [pc, #100]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	4a1a      	ldr	r2, [pc, #104]	; (8002bd0 <HAL_RCC_ClockConfig+0x280>)
 8002b68:	4013      	ands	r3, r2
 8002b6a:	0019      	movs	r1, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	691b      	ldr	r3, [r3, #16]
 8002b70:	00da      	lsls	r2, r3, #3
 8002b72:	4b15      	ldr	r3, [pc, #84]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002b74:	430a      	orrs	r2, r1
 8002b76:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b78:	f000 f832 	bl	8002be0 <HAL_RCC_GetSysClockFreq>
 8002b7c:	0001      	movs	r1, r0
 8002b7e:	4b12      	ldr	r3, [pc, #72]	; (8002bc8 <HAL_RCC_ClockConfig+0x278>)
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	091b      	lsrs	r3, r3, #4
 8002b84:	220f      	movs	r2, #15
 8002b86:	4013      	ands	r3, r2
 8002b88:	4a12      	ldr	r2, [pc, #72]	; (8002bd4 <HAL_RCC_ClockConfig+0x284>)
 8002b8a:	5cd3      	ldrb	r3, [r2, r3]
 8002b8c:	000a      	movs	r2, r1
 8002b8e:	40da      	lsrs	r2, r3
 8002b90:	4b11      	ldr	r3, [pc, #68]	; (8002bd8 <HAL_RCC_ClockConfig+0x288>)
 8002b92:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b94:	4b11      	ldr	r3, [pc, #68]	; (8002bdc <HAL_RCC_ClockConfig+0x28c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	250b      	movs	r5, #11
 8002b9a:	197c      	adds	r4, r7, r5
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f7fe fb4f 	bl	8001240 <HAL_InitTick>
 8002ba2:	0003      	movs	r3, r0
 8002ba4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002ba6:	197b      	adds	r3, r7, r5
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d002      	beq.n	8002bb4 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002bae:	197b      	adds	r3, r7, r5
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	e000      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	b004      	add	sp, #16
 8002bbc:	bdb0      	pop	{r4, r5, r7, pc}
 8002bbe:	46c0      	nop			; (mov r8, r8)
 8002bc0:	40022000 	.word	0x40022000
 8002bc4:	00001388 	.word	0x00001388
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	fffff8ff 	.word	0xfffff8ff
 8002bd0:	ffffc7ff 	.word	0xffffc7ff
 8002bd4:	0800442c 	.word	0x0800442c
 8002bd8:	20000014 	.word	0x20000014
 8002bdc:	20000018 	.word	0x20000018

08002be0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002be0:	b5b0      	push	{r4, r5, r7, lr}
 8002be2:	b08e      	sub	sp, #56	; 0x38
 8002be4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002be6:	4b4c      	ldr	r3, [pc, #304]	; (8002d18 <HAL_RCC_GetSysClockFreq+0x138>)
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bee:	230c      	movs	r3, #12
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	2b0c      	cmp	r3, #12
 8002bf4:	d014      	beq.n	8002c20 <HAL_RCC_GetSysClockFreq+0x40>
 8002bf6:	d900      	bls.n	8002bfa <HAL_RCC_GetSysClockFreq+0x1a>
 8002bf8:	e07b      	b.n	8002cf2 <HAL_RCC_GetSysClockFreq+0x112>
 8002bfa:	2b04      	cmp	r3, #4
 8002bfc:	d002      	beq.n	8002c04 <HAL_RCC_GetSysClockFreq+0x24>
 8002bfe:	2b08      	cmp	r3, #8
 8002c00:	d00b      	beq.n	8002c1a <HAL_RCC_GetSysClockFreq+0x3a>
 8002c02:	e076      	b.n	8002cf2 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002c04:	4b44      	ldr	r3, [pc, #272]	; (8002d18 <HAL_RCC_GetSysClockFreq+0x138>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2210      	movs	r2, #16
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	d002      	beq.n	8002c14 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002c0e:	4b43      	ldr	r3, [pc, #268]	; (8002d1c <HAL_RCC_GetSysClockFreq+0x13c>)
 8002c10:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002c12:	e07c      	b.n	8002d0e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002c14:	4b42      	ldr	r3, [pc, #264]	; (8002d20 <HAL_RCC_GetSysClockFreq+0x140>)
 8002c16:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c18:	e079      	b.n	8002d0e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c1a:	4b42      	ldr	r3, [pc, #264]	; (8002d24 <HAL_RCC_GetSysClockFreq+0x144>)
 8002c1c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c1e:	e076      	b.n	8002d0e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c22:	0c9a      	lsrs	r2, r3, #18
 8002c24:	230f      	movs	r3, #15
 8002c26:	401a      	ands	r2, r3
 8002c28:	4b3f      	ldr	r3, [pc, #252]	; (8002d28 <HAL_RCC_GetSysClockFreq+0x148>)
 8002c2a:	5c9b      	ldrb	r3, [r3, r2]
 8002c2c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c30:	0d9a      	lsrs	r2, r3, #22
 8002c32:	2303      	movs	r3, #3
 8002c34:	4013      	ands	r3, r2
 8002c36:	3301      	adds	r3, #1
 8002c38:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c3a:	4b37      	ldr	r3, [pc, #220]	; (8002d18 <HAL_RCC_GetSysClockFreq+0x138>)
 8002c3c:	68da      	ldr	r2, [r3, #12]
 8002c3e:	2380      	movs	r3, #128	; 0x80
 8002c40:	025b      	lsls	r3, r3, #9
 8002c42:	4013      	ands	r3, r2
 8002c44:	d01a      	beq.n	8002c7c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c48:	61bb      	str	r3, [r7, #24]
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	61fb      	str	r3, [r7, #28]
 8002c4e:	4a35      	ldr	r2, [pc, #212]	; (8002d24 <HAL_RCC_GetSysClockFreq+0x144>)
 8002c50:	2300      	movs	r3, #0
 8002c52:	69b8      	ldr	r0, [r7, #24]
 8002c54:	69f9      	ldr	r1, [r7, #28]
 8002c56:	f7fd fbf7 	bl	8000448 <__aeabi_lmul>
 8002c5a:	0002      	movs	r2, r0
 8002c5c:	000b      	movs	r3, r1
 8002c5e:	0010      	movs	r0, r2
 8002c60:	0019      	movs	r1, r3
 8002c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c64:	613b      	str	r3, [r7, #16]
 8002c66:	2300      	movs	r3, #0
 8002c68:	617b      	str	r3, [r7, #20]
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	f7fd fbcb 	bl	8000408 <__aeabi_uldivmod>
 8002c72:	0002      	movs	r2, r0
 8002c74:	000b      	movs	r3, r1
 8002c76:	0013      	movs	r3, r2
 8002c78:	637b      	str	r3, [r7, #52]	; 0x34
 8002c7a:	e037      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002c7c:	4b26      	ldr	r3, [pc, #152]	; (8002d18 <HAL_RCC_GetSysClockFreq+0x138>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2210      	movs	r2, #16
 8002c82:	4013      	ands	r3, r2
 8002c84:	d01a      	beq.n	8002cbc <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c88:	60bb      	str	r3, [r7, #8]
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	4a23      	ldr	r2, [pc, #140]	; (8002d1c <HAL_RCC_GetSysClockFreq+0x13c>)
 8002c90:	2300      	movs	r3, #0
 8002c92:	68b8      	ldr	r0, [r7, #8]
 8002c94:	68f9      	ldr	r1, [r7, #12]
 8002c96:	f7fd fbd7 	bl	8000448 <__aeabi_lmul>
 8002c9a:	0002      	movs	r2, r0
 8002c9c:	000b      	movs	r3, r1
 8002c9e:	0010      	movs	r0, r2
 8002ca0:	0019      	movs	r1, r3
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca4:	603b      	str	r3, [r7, #0]
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	607b      	str	r3, [r7, #4]
 8002caa:	683a      	ldr	r2, [r7, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f7fd fbab 	bl	8000408 <__aeabi_uldivmod>
 8002cb2:	0002      	movs	r2, r0
 8002cb4:	000b      	movs	r3, r1
 8002cb6:	0013      	movs	r3, r2
 8002cb8:	637b      	str	r3, [r7, #52]	; 0x34
 8002cba:	e017      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	0019      	movs	r1, r3
 8002cc4:	4a16      	ldr	r2, [pc, #88]	; (8002d20 <HAL_RCC_GetSysClockFreq+0x140>)
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	f7fd fbbe 	bl	8000448 <__aeabi_lmul>
 8002ccc:	0002      	movs	r2, r0
 8002cce:	000b      	movs	r3, r1
 8002cd0:	0010      	movs	r0, r2
 8002cd2:	0019      	movs	r1, r3
 8002cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd6:	001c      	movs	r4, r3
 8002cd8:	2300      	movs	r3, #0
 8002cda:	001d      	movs	r5, r3
 8002cdc:	0022      	movs	r2, r4
 8002cde:	002b      	movs	r3, r5
 8002ce0:	f7fd fb92 	bl	8000408 <__aeabi_uldivmod>
 8002ce4:	0002      	movs	r2, r0
 8002ce6:	000b      	movs	r3, r1
 8002ce8:	0013      	movs	r3, r2
 8002cea:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cee:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002cf0:	e00d      	b.n	8002d0e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002cf2:	4b09      	ldr	r3, [pc, #36]	; (8002d18 <HAL_RCC_GetSysClockFreq+0x138>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	0b5b      	lsrs	r3, r3, #13
 8002cf8:	2207      	movs	r2, #7
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002cfe:	6a3b      	ldr	r3, [r7, #32]
 8002d00:	3301      	adds	r3, #1
 8002d02:	2280      	movs	r2, #128	; 0x80
 8002d04:	0212      	lsls	r2, r2, #8
 8002d06:	409a      	lsls	r2, r3
 8002d08:	0013      	movs	r3, r2
 8002d0a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d0c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002d10:	0018      	movs	r0, r3
 8002d12:	46bd      	mov	sp, r7
 8002d14:	b00e      	add	sp, #56	; 0x38
 8002d16:	bdb0      	pop	{r4, r5, r7, pc}
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	003d0900 	.word	0x003d0900
 8002d20:	00f42400 	.word	0x00f42400
 8002d24:	007a1200 	.word	0x007a1200
 8002d28:	08004444 	.word	0x08004444

08002d2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d30:	4b02      	ldr	r3, [pc, #8]	; (8002d3c <HAL_RCC_GetHCLKFreq+0x10>)
 8002d32:	681b      	ldr	r3, [r3, #0]
}
 8002d34:	0018      	movs	r0, r3
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	20000014 	.word	0x20000014

08002d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d44:	f7ff fff2 	bl	8002d2c <HAL_RCC_GetHCLKFreq>
 8002d48:	0001      	movs	r1, r0
 8002d4a:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	0a1b      	lsrs	r3, r3, #8
 8002d50:	2207      	movs	r2, #7
 8002d52:	4013      	ands	r3, r2
 8002d54:	4a04      	ldr	r2, [pc, #16]	; (8002d68 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d56:	5cd3      	ldrb	r3, [r2, r3]
 8002d58:	40d9      	lsrs	r1, r3
 8002d5a:	000b      	movs	r3, r1
}
 8002d5c:	0018      	movs	r0, r3
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	46c0      	nop			; (mov r8, r8)
 8002d64:	40021000 	.word	0x40021000
 8002d68:	0800443c 	.word	0x0800443c

08002d6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d70:	f7ff ffdc 	bl	8002d2c <HAL_RCC_GetHCLKFreq>
 8002d74:	0001      	movs	r1, r0
 8002d76:	4b06      	ldr	r3, [pc, #24]	; (8002d90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	0adb      	lsrs	r3, r3, #11
 8002d7c:	2207      	movs	r2, #7
 8002d7e:	4013      	ands	r3, r2
 8002d80:	4a04      	ldr	r2, [pc, #16]	; (8002d94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d82:	5cd3      	ldrb	r3, [r2, r3]
 8002d84:	40d9      	lsrs	r1, r3
 8002d86:	000b      	movs	r3, r1
}
 8002d88:	0018      	movs	r0, r3
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	46c0      	nop			; (mov r8, r8)
 8002d90:	40021000 	.word	0x40021000
 8002d94:	0800443c 	.word	0x0800443c

08002d98 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002da0:	2017      	movs	r0, #23
 8002da2:	183b      	adds	r3, r7, r0
 8002da4:	2200      	movs	r2, #0
 8002da6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2220      	movs	r2, #32
 8002dae:	4013      	ands	r3, r2
 8002db0:	d100      	bne.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002db2:	e0c2      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002db4:	4b81      	ldr	r3, [pc, #516]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002db6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002db8:	2380      	movs	r3, #128	; 0x80
 8002dba:	055b      	lsls	r3, r3, #21
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d109      	bne.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dc0:	4b7e      	ldr	r3, [pc, #504]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002dc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dc4:	4b7d      	ldr	r3, [pc, #500]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002dc6:	2180      	movs	r1, #128	; 0x80
 8002dc8:	0549      	lsls	r1, r1, #21
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002dce:	183b      	adds	r3, r7, r0
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dd4:	4b7a      	ldr	r3, [pc, #488]	; (8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	2380      	movs	r3, #128	; 0x80
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	4013      	ands	r3, r2
 8002dde:	d11a      	bne.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002de0:	4b77      	ldr	r3, [pc, #476]	; (8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	4b76      	ldr	r3, [pc, #472]	; (8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002de6:	2180      	movs	r1, #128	; 0x80
 8002de8:	0049      	lsls	r1, r1, #1
 8002dea:	430a      	orrs	r2, r1
 8002dec:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dee:	f7fe fa6d 	bl	80012cc <HAL_GetTick>
 8002df2:	0003      	movs	r3, r0
 8002df4:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df6:	e008      	b.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002df8:	f7fe fa68 	bl	80012cc <HAL_GetTick>
 8002dfc:	0002      	movs	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b64      	cmp	r3, #100	; 0x64
 8002e04:	d901      	bls.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e0d4      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e0a:	4b6d      	ldr	r3, [pc, #436]	; (8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	2380      	movs	r3, #128	; 0x80
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	4013      	ands	r3, r2
 8002e14:	d0f0      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002e16:	4b69      	ldr	r3, [pc, #420]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	23c0      	movs	r3, #192	; 0xc0
 8002e1c:	039b      	lsls	r3, r3, #14
 8002e1e:	4013      	ands	r3, r2
 8002e20:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685a      	ldr	r2, [r3, #4]
 8002e26:	23c0      	movs	r3, #192	; 0xc0
 8002e28:	039b      	lsls	r3, r3, #14
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d013      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	685a      	ldr	r2, [r3, #4]
 8002e36:	23c0      	movs	r3, #192	; 0xc0
 8002e38:	029b      	lsls	r3, r3, #10
 8002e3a:	401a      	ands	r2, r3
 8002e3c:	23c0      	movs	r3, #192	; 0xc0
 8002e3e:	029b      	lsls	r3, r3, #10
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d10a      	bne.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002e44:	4b5d      	ldr	r3, [pc, #372]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	2380      	movs	r3, #128	; 0x80
 8002e4a:	029b      	lsls	r3, r3, #10
 8002e4c:	401a      	ands	r2, r3
 8002e4e:	2380      	movs	r3, #128	; 0x80
 8002e50:	029b      	lsls	r3, r3, #10
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d101      	bne.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e0ac      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002e5a:	4b58      	ldr	r3, [pc, #352]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002e5c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002e5e:	23c0      	movs	r3, #192	; 0xc0
 8002e60:	029b      	lsls	r3, r3, #10
 8002e62:	4013      	ands	r3, r2
 8002e64:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d03b      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	23c0      	movs	r3, #192	; 0xc0
 8002e72:	029b      	lsls	r3, r3, #10
 8002e74:	4013      	ands	r3, r2
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d033      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2220      	movs	r2, #32
 8002e82:	4013      	ands	r3, r2
 8002e84:	d02e      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002e86:	4b4d      	ldr	r3, [pc, #308]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002e88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e8a:	4a4e      	ldr	r2, [pc, #312]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e90:	4b4a      	ldr	r3, [pc, #296]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002e92:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002e94:	4b49      	ldr	r3, [pc, #292]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002e96:	2180      	movs	r1, #128	; 0x80
 8002e98:	0309      	lsls	r1, r1, #12
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e9e:	4b47      	ldr	r3, [pc, #284]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002ea0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ea2:	4b46      	ldr	r3, [pc, #280]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002ea4:	4948      	ldr	r1, [pc, #288]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002ea6:	400a      	ands	r2, r1
 8002ea8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002eaa:	4b44      	ldr	r3, [pc, #272]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002eb0:	68fa      	ldr	r2, [r7, #12]
 8002eb2:	2380      	movs	r3, #128	; 0x80
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	d014      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eba:	f7fe fa07 	bl	80012cc <HAL_GetTick>
 8002ebe:	0003      	movs	r3, r0
 8002ec0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ec2:	e009      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ec4:	f7fe fa02 	bl	80012cc <HAL_GetTick>
 8002ec8:	0002      	movs	r2, r0
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	4a3f      	ldr	r2, [pc, #252]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e06d      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ed8:	4b38      	ldr	r3, [pc, #224]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002eda:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002edc:	2380      	movs	r3, #128	; 0x80
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	d0ef      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	23c0      	movs	r3, #192	; 0xc0
 8002eea:	029b      	lsls	r3, r3, #10
 8002eec:	401a      	ands	r2, r3
 8002eee:	23c0      	movs	r3, #192	; 0xc0
 8002ef0:	029b      	lsls	r3, r3, #10
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d10c      	bne.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002ef6:	4b31      	ldr	r3, [pc, #196]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a35      	ldr	r2, [pc, #212]	; (8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002efc:	4013      	ands	r3, r2
 8002efe:	0019      	movs	r1, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685a      	ldr	r2, [r3, #4]
 8002f04:	23c0      	movs	r3, #192	; 0xc0
 8002f06:	039b      	lsls	r3, r3, #14
 8002f08:	401a      	ands	r2, r3
 8002f0a:	4b2c      	ldr	r3, [pc, #176]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	4b2a      	ldr	r3, [pc, #168]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002f12:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685a      	ldr	r2, [r3, #4]
 8002f18:	23c0      	movs	r3, #192	; 0xc0
 8002f1a:	029b      	lsls	r3, r3, #10
 8002f1c:	401a      	ands	r2, r3
 8002f1e:	4b27      	ldr	r3, [pc, #156]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002f20:	430a      	orrs	r2, r1
 8002f22:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f24:	2317      	movs	r3, #23
 8002f26:	18fb      	adds	r3, r7, r3
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d105      	bne.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f2e:	4b23      	ldr	r3, [pc, #140]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002f30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f32:	4b22      	ldr	r3, [pc, #136]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002f34:	4927      	ldr	r1, [pc, #156]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002f36:	400a      	ands	r2, r1
 8002f38:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2202      	movs	r2, #2
 8002f40:	4013      	ands	r3, r2
 8002f42:	d009      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f44:	4b1d      	ldr	r3, [pc, #116]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002f46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f48:	220c      	movs	r2, #12
 8002f4a:	4393      	bics	r3, r2
 8002f4c:	0019      	movs	r1, r3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	689a      	ldr	r2, [r3, #8]
 8002f52:	4b1a      	ldr	r3, [pc, #104]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002f54:	430a      	orrs	r2, r1
 8002f56:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2204      	movs	r2, #4
 8002f5e:	4013      	ands	r3, r2
 8002f60:	d009      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f62:	4b16      	ldr	r3, [pc, #88]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f66:	4a1c      	ldr	r2, [pc, #112]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002f68:	4013      	ands	r3, r2
 8002f6a:	0019      	movs	r1, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	68da      	ldr	r2, [r3, #12]
 8002f70:	4b12      	ldr	r3, [pc, #72]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002f72:	430a      	orrs	r2, r1
 8002f74:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2208      	movs	r2, #8
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	d009      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f80:	4b0e      	ldr	r3, [pc, #56]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002f82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f84:	4a15      	ldr	r2, [pc, #84]	; (8002fdc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002f86:	4013      	ands	r3, r2
 8002f88:	0019      	movs	r1, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	691a      	ldr	r2, [r3, #16]
 8002f8e:	4b0b      	ldr	r3, [pc, #44]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002f90:	430a      	orrs	r2, r1
 8002f92:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2280      	movs	r2, #128	; 0x80
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	d009      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002f9e:	4b07      	ldr	r3, [pc, #28]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fa2:	4a0f      	ldr	r2, [pc, #60]	; (8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	0019      	movs	r1, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	695a      	ldr	r2, [r3, #20]
 8002fac:	4b03      	ldr	r3, [pc, #12]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	b006      	add	sp, #24
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	40007000 	.word	0x40007000
 8002fc4:	fffcffff 	.word	0xfffcffff
 8002fc8:	fff7ffff 	.word	0xfff7ffff
 8002fcc:	00001388 	.word	0x00001388
 8002fd0:	ffcfffff 	.word	0xffcfffff
 8002fd4:	efffffff 	.word	0xefffffff
 8002fd8:	fffff3ff 	.word	0xfffff3ff
 8002fdc:	ffffcfff 	.word	0xffffcfff
 8002fe0:	fff3ffff 	.word	0xfff3ffff

08002fe4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d101      	bne.n	8002ff6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e044      	b.n	8003080 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d107      	bne.n	800300e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2274      	movs	r2, #116	; 0x74
 8003002:	2100      	movs	r1, #0
 8003004:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	0018      	movs	r0, r3
 800300a:	f7fd ff79 	bl	8000f00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2224      	movs	r2, #36	; 0x24
 8003012:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2101      	movs	r1, #1
 8003020:	438a      	bics	r2, r1
 8003022:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	0018      	movs	r0, r3
 8003028:	f000 f8d8 	bl	80031dc <UART_SetConfig>
 800302c:	0003      	movs	r3, r0
 800302e:	2b01      	cmp	r3, #1
 8003030:	d101      	bne.n	8003036 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e024      	b.n	8003080 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303a:	2b00      	cmp	r3, #0
 800303c:	d003      	beq.n	8003046 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	0018      	movs	r0, r3
 8003042:	f000 fb2d 	bl	80036a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	685a      	ldr	r2, [r3, #4]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	490d      	ldr	r1, [pc, #52]	; (8003088 <HAL_UART_Init+0xa4>)
 8003052:	400a      	ands	r2, r1
 8003054:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689a      	ldr	r2, [r3, #8]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	212a      	movs	r1, #42	; 0x2a
 8003062:	438a      	bics	r2, r1
 8003064:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2101      	movs	r1, #1
 8003072:	430a      	orrs	r2, r1
 8003074:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	0018      	movs	r0, r3
 800307a:	f000 fbc5 	bl	8003808 <UART_CheckIdleState>
 800307e:	0003      	movs	r3, r0
}
 8003080:	0018      	movs	r0, r3
 8003082:	46bd      	mov	sp, r7
 8003084:	b002      	add	sp, #8
 8003086:	bd80      	pop	{r7, pc}
 8003088:	ffffb7ff 	.word	0xffffb7ff

0800308c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b08a      	sub	sp, #40	; 0x28
 8003090:	af02      	add	r7, sp, #8
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	603b      	str	r3, [r7, #0]
 8003098:	1dbb      	adds	r3, r7, #6
 800309a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80030a0:	2b20      	cmp	r3, #32
 80030a2:	d000      	beq.n	80030a6 <HAL_UART_Transmit+0x1a>
 80030a4:	e095      	b.n	80031d2 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d003      	beq.n	80030b4 <HAL_UART_Transmit+0x28>
 80030ac:	1dbb      	adds	r3, r7, #6
 80030ae:	881b      	ldrh	r3, [r3, #0]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d101      	bne.n	80030b8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e08d      	b.n	80031d4 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	689a      	ldr	r2, [r3, #8]
 80030bc:	2380      	movs	r3, #128	; 0x80
 80030be:	015b      	lsls	r3, r3, #5
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d109      	bne.n	80030d8 <HAL_UART_Transmit+0x4c>
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	691b      	ldr	r3, [r3, #16]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d105      	bne.n	80030d8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	2201      	movs	r2, #1
 80030d0:	4013      	ands	r3, r2
 80030d2:	d001      	beq.n	80030d8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e07d      	b.n	80031d4 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2274      	movs	r2, #116	; 0x74
 80030dc:	5c9b      	ldrb	r3, [r3, r2]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d101      	bne.n	80030e6 <HAL_UART_Transmit+0x5a>
 80030e2:	2302      	movs	r3, #2
 80030e4:	e076      	b.n	80031d4 <HAL_UART_Transmit+0x148>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2274      	movs	r2, #116	; 0x74
 80030ea:	2101      	movs	r1, #1
 80030ec:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2280      	movs	r2, #128	; 0x80
 80030f2:	2100      	movs	r1, #0
 80030f4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2221      	movs	r2, #33	; 0x21
 80030fa:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030fc:	f7fe f8e6 	bl	80012cc <HAL_GetTick>
 8003100:	0003      	movs	r3, r0
 8003102:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	1dba      	adds	r2, r7, #6
 8003108:	2150      	movs	r1, #80	; 0x50
 800310a:	8812      	ldrh	r2, [r2, #0]
 800310c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	1dba      	adds	r2, r7, #6
 8003112:	2152      	movs	r1, #82	; 0x52
 8003114:	8812      	ldrh	r2, [r2, #0]
 8003116:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	2380      	movs	r3, #128	; 0x80
 800311e:	015b      	lsls	r3, r3, #5
 8003120:	429a      	cmp	r2, r3
 8003122:	d108      	bne.n	8003136 <HAL_UART_Transmit+0xaa>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	691b      	ldr	r3, [r3, #16]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d104      	bne.n	8003136 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 800312c:	2300      	movs	r3, #0
 800312e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	61bb      	str	r3, [r7, #24]
 8003134:	e003      	b.n	800313e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800313a:	2300      	movs	r3, #0
 800313c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2274      	movs	r2, #116	; 0x74
 8003142:	2100      	movs	r1, #0
 8003144:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8003146:	e02c      	b.n	80031a2 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003148:	697a      	ldr	r2, [r7, #20]
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	9300      	str	r3, [sp, #0]
 8003150:	0013      	movs	r3, r2
 8003152:	2200      	movs	r2, #0
 8003154:	2180      	movs	r1, #128	; 0x80
 8003156:	f000 fb9f 	bl	8003898 <UART_WaitOnFlagUntilTimeout>
 800315a:	1e03      	subs	r3, r0, #0
 800315c:	d001      	beq.n	8003162 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e038      	b.n	80031d4 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d10b      	bne.n	8003180 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	881b      	ldrh	r3, [r3, #0]
 800316c:	001a      	movs	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	05d2      	lsls	r2, r2, #23
 8003174:	0dd2      	lsrs	r2, r2, #23
 8003176:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	3302      	adds	r3, #2
 800317c:	61bb      	str	r3, [r7, #24]
 800317e:	e007      	b.n	8003190 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	781a      	ldrb	r2, [r3, #0]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	3301      	adds	r3, #1
 800318e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2252      	movs	r2, #82	; 0x52
 8003194:	5a9b      	ldrh	r3, [r3, r2]
 8003196:	b29b      	uxth	r3, r3
 8003198:	3b01      	subs	r3, #1
 800319a:	b299      	uxth	r1, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2252      	movs	r2, #82	; 0x52
 80031a0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2252      	movs	r2, #82	; 0x52
 80031a6:	5a9b      	ldrh	r3, [r3, r2]
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1cc      	bne.n	8003148 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	0013      	movs	r3, r2
 80031b8:	2200      	movs	r2, #0
 80031ba:	2140      	movs	r1, #64	; 0x40
 80031bc:	f000 fb6c 	bl	8003898 <UART_WaitOnFlagUntilTimeout>
 80031c0:	1e03      	subs	r3, r0, #0
 80031c2:	d001      	beq.n	80031c8 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e005      	b.n	80031d4 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2220      	movs	r2, #32
 80031cc:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80031ce:	2300      	movs	r3, #0
 80031d0:	e000      	b.n	80031d4 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80031d2:	2302      	movs	r3, #2
  }
}
 80031d4:	0018      	movs	r0, r3
 80031d6:	46bd      	mov	sp, r7
 80031d8:	b008      	add	sp, #32
 80031da:	bd80      	pop	{r7, pc}

080031dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031dc:	b5b0      	push	{r4, r5, r7, lr}
 80031de:	b08e      	sub	sp, #56	; 0x38
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80031e4:	231a      	movs	r3, #26
 80031e6:	2218      	movs	r2, #24
 80031e8:	4694      	mov	ip, r2
 80031ea:	44bc      	add	ip, r7
 80031ec:	4463      	add	r3, ip
 80031ee:	2200      	movs	r2, #0
 80031f0:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	431a      	orrs	r2, r3
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	695b      	ldr	r3, [r3, #20]
 8003200:	431a      	orrs	r2, r3
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	4313      	orrs	r3, r2
 8003208:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4abc      	ldr	r2, [pc, #752]	; (8003504 <UART_SetConfig+0x328>)
 8003212:	4013      	ands	r3, r2
 8003214:	0019      	movs	r1, r3
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800321c:	430a      	orrs	r2, r1
 800321e:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	4ab8      	ldr	r2, [pc, #736]	; (8003508 <UART_SetConfig+0x32c>)
 8003228:	4013      	ands	r3, r2
 800322a:	0019      	movs	r1, r3
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	68da      	ldr	r2, [r3, #12]
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4ab2      	ldr	r2, [pc, #712]	; (800350c <UART_SetConfig+0x330>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d004      	beq.n	8003252 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800324e:	4313      	orrs	r3, r2
 8003250:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	4aad      	ldr	r2, [pc, #692]	; (8003510 <UART_SetConfig+0x334>)
 800325a:	4013      	ands	r3, r2
 800325c:	0019      	movs	r1, r3
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003264:	430a      	orrs	r2, r1
 8003266:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4aa9      	ldr	r2, [pc, #676]	; (8003514 <UART_SetConfig+0x338>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d136      	bne.n	80032e0 <UART_SetConfig+0x104>
 8003272:	4ba9      	ldr	r3, [pc, #676]	; (8003518 <UART_SetConfig+0x33c>)
 8003274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003276:	220c      	movs	r2, #12
 8003278:	4013      	ands	r3, r2
 800327a:	2b0c      	cmp	r3, #12
 800327c:	d020      	beq.n	80032c0 <UART_SetConfig+0xe4>
 800327e:	d827      	bhi.n	80032d0 <UART_SetConfig+0xf4>
 8003280:	2b08      	cmp	r3, #8
 8003282:	d00d      	beq.n	80032a0 <UART_SetConfig+0xc4>
 8003284:	d824      	bhi.n	80032d0 <UART_SetConfig+0xf4>
 8003286:	2b00      	cmp	r3, #0
 8003288:	d002      	beq.n	8003290 <UART_SetConfig+0xb4>
 800328a:	2b04      	cmp	r3, #4
 800328c:	d010      	beq.n	80032b0 <UART_SetConfig+0xd4>
 800328e:	e01f      	b.n	80032d0 <UART_SetConfig+0xf4>
 8003290:	231b      	movs	r3, #27
 8003292:	2218      	movs	r2, #24
 8003294:	4694      	mov	ip, r2
 8003296:	44bc      	add	ip, r7
 8003298:	4463      	add	r3, ip
 800329a:	2200      	movs	r2, #0
 800329c:	701a      	strb	r2, [r3, #0]
 800329e:	e06f      	b.n	8003380 <UART_SetConfig+0x1a4>
 80032a0:	231b      	movs	r3, #27
 80032a2:	2218      	movs	r2, #24
 80032a4:	4694      	mov	ip, r2
 80032a6:	44bc      	add	ip, r7
 80032a8:	4463      	add	r3, ip
 80032aa:	2202      	movs	r2, #2
 80032ac:	701a      	strb	r2, [r3, #0]
 80032ae:	e067      	b.n	8003380 <UART_SetConfig+0x1a4>
 80032b0:	231b      	movs	r3, #27
 80032b2:	2218      	movs	r2, #24
 80032b4:	4694      	mov	ip, r2
 80032b6:	44bc      	add	ip, r7
 80032b8:	4463      	add	r3, ip
 80032ba:	2204      	movs	r2, #4
 80032bc:	701a      	strb	r2, [r3, #0]
 80032be:	e05f      	b.n	8003380 <UART_SetConfig+0x1a4>
 80032c0:	231b      	movs	r3, #27
 80032c2:	2218      	movs	r2, #24
 80032c4:	4694      	mov	ip, r2
 80032c6:	44bc      	add	ip, r7
 80032c8:	4463      	add	r3, ip
 80032ca:	2208      	movs	r2, #8
 80032cc:	701a      	strb	r2, [r3, #0]
 80032ce:	e057      	b.n	8003380 <UART_SetConfig+0x1a4>
 80032d0:	231b      	movs	r3, #27
 80032d2:	2218      	movs	r2, #24
 80032d4:	4694      	mov	ip, r2
 80032d6:	44bc      	add	ip, r7
 80032d8:	4463      	add	r3, ip
 80032da:	2210      	movs	r2, #16
 80032dc:	701a      	strb	r2, [r3, #0]
 80032de:	e04f      	b.n	8003380 <UART_SetConfig+0x1a4>
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a89      	ldr	r2, [pc, #548]	; (800350c <UART_SetConfig+0x330>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d143      	bne.n	8003372 <UART_SetConfig+0x196>
 80032ea:	4b8b      	ldr	r3, [pc, #556]	; (8003518 <UART_SetConfig+0x33c>)
 80032ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80032ee:	23c0      	movs	r3, #192	; 0xc0
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	4013      	ands	r3, r2
 80032f4:	22c0      	movs	r2, #192	; 0xc0
 80032f6:	0112      	lsls	r2, r2, #4
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d02a      	beq.n	8003352 <UART_SetConfig+0x176>
 80032fc:	22c0      	movs	r2, #192	; 0xc0
 80032fe:	0112      	lsls	r2, r2, #4
 8003300:	4293      	cmp	r3, r2
 8003302:	d82e      	bhi.n	8003362 <UART_SetConfig+0x186>
 8003304:	2280      	movs	r2, #128	; 0x80
 8003306:	0112      	lsls	r2, r2, #4
 8003308:	4293      	cmp	r3, r2
 800330a:	d012      	beq.n	8003332 <UART_SetConfig+0x156>
 800330c:	2280      	movs	r2, #128	; 0x80
 800330e:	0112      	lsls	r2, r2, #4
 8003310:	4293      	cmp	r3, r2
 8003312:	d826      	bhi.n	8003362 <UART_SetConfig+0x186>
 8003314:	2b00      	cmp	r3, #0
 8003316:	d004      	beq.n	8003322 <UART_SetConfig+0x146>
 8003318:	2280      	movs	r2, #128	; 0x80
 800331a:	00d2      	lsls	r2, r2, #3
 800331c:	4293      	cmp	r3, r2
 800331e:	d010      	beq.n	8003342 <UART_SetConfig+0x166>
 8003320:	e01f      	b.n	8003362 <UART_SetConfig+0x186>
 8003322:	231b      	movs	r3, #27
 8003324:	2218      	movs	r2, #24
 8003326:	4694      	mov	ip, r2
 8003328:	44bc      	add	ip, r7
 800332a:	4463      	add	r3, ip
 800332c:	2200      	movs	r2, #0
 800332e:	701a      	strb	r2, [r3, #0]
 8003330:	e026      	b.n	8003380 <UART_SetConfig+0x1a4>
 8003332:	231b      	movs	r3, #27
 8003334:	2218      	movs	r2, #24
 8003336:	4694      	mov	ip, r2
 8003338:	44bc      	add	ip, r7
 800333a:	4463      	add	r3, ip
 800333c:	2202      	movs	r2, #2
 800333e:	701a      	strb	r2, [r3, #0]
 8003340:	e01e      	b.n	8003380 <UART_SetConfig+0x1a4>
 8003342:	231b      	movs	r3, #27
 8003344:	2218      	movs	r2, #24
 8003346:	4694      	mov	ip, r2
 8003348:	44bc      	add	ip, r7
 800334a:	4463      	add	r3, ip
 800334c:	2204      	movs	r2, #4
 800334e:	701a      	strb	r2, [r3, #0]
 8003350:	e016      	b.n	8003380 <UART_SetConfig+0x1a4>
 8003352:	231b      	movs	r3, #27
 8003354:	2218      	movs	r2, #24
 8003356:	4694      	mov	ip, r2
 8003358:	44bc      	add	ip, r7
 800335a:	4463      	add	r3, ip
 800335c:	2208      	movs	r2, #8
 800335e:	701a      	strb	r2, [r3, #0]
 8003360:	e00e      	b.n	8003380 <UART_SetConfig+0x1a4>
 8003362:	231b      	movs	r3, #27
 8003364:	2218      	movs	r2, #24
 8003366:	4694      	mov	ip, r2
 8003368:	44bc      	add	ip, r7
 800336a:	4463      	add	r3, ip
 800336c:	2210      	movs	r2, #16
 800336e:	701a      	strb	r2, [r3, #0]
 8003370:	e006      	b.n	8003380 <UART_SetConfig+0x1a4>
 8003372:	231b      	movs	r3, #27
 8003374:	2218      	movs	r2, #24
 8003376:	4694      	mov	ip, r2
 8003378:	44bc      	add	ip, r7
 800337a:	4463      	add	r3, ip
 800337c:	2210      	movs	r2, #16
 800337e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a61      	ldr	r2, [pc, #388]	; (800350c <UART_SetConfig+0x330>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d000      	beq.n	800338c <UART_SetConfig+0x1b0>
 800338a:	e088      	b.n	800349e <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800338c:	231b      	movs	r3, #27
 800338e:	2218      	movs	r2, #24
 8003390:	4694      	mov	ip, r2
 8003392:	44bc      	add	ip, r7
 8003394:	4463      	add	r3, ip
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	2b08      	cmp	r3, #8
 800339a:	d01d      	beq.n	80033d8 <UART_SetConfig+0x1fc>
 800339c:	dc20      	bgt.n	80033e0 <UART_SetConfig+0x204>
 800339e:	2b04      	cmp	r3, #4
 80033a0:	d015      	beq.n	80033ce <UART_SetConfig+0x1f2>
 80033a2:	dc1d      	bgt.n	80033e0 <UART_SetConfig+0x204>
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d002      	beq.n	80033ae <UART_SetConfig+0x1d2>
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d005      	beq.n	80033b8 <UART_SetConfig+0x1dc>
 80033ac:	e018      	b.n	80033e0 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033ae:	f7ff fcc7 	bl	8002d40 <HAL_RCC_GetPCLK1Freq>
 80033b2:	0003      	movs	r3, r0
 80033b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80033b6:	e01d      	b.n	80033f4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80033b8:	4b57      	ldr	r3, [pc, #348]	; (8003518 <UART_SetConfig+0x33c>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2210      	movs	r2, #16
 80033be:	4013      	ands	r3, r2
 80033c0:	d002      	beq.n	80033c8 <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80033c2:	4b56      	ldr	r3, [pc, #344]	; (800351c <UART_SetConfig+0x340>)
 80033c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80033c6:	e015      	b.n	80033f4 <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 80033c8:	4b55      	ldr	r3, [pc, #340]	; (8003520 <UART_SetConfig+0x344>)
 80033ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80033cc:	e012      	b.n	80033f4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033ce:	f7ff fc07 	bl	8002be0 <HAL_RCC_GetSysClockFreq>
 80033d2:	0003      	movs	r3, r0
 80033d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80033d6:	e00d      	b.n	80033f4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033d8:	2380      	movs	r3, #128	; 0x80
 80033da:	021b      	lsls	r3, r3, #8
 80033dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80033de:	e009      	b.n	80033f4 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80033e4:	231a      	movs	r3, #26
 80033e6:	2218      	movs	r2, #24
 80033e8:	4694      	mov	ip, r2
 80033ea:	44bc      	add	ip, r7
 80033ec:	4463      	add	r3, ip
 80033ee:	2201      	movs	r2, #1
 80033f0:	701a      	strb	r2, [r3, #0]
        break;
 80033f2:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80033f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d100      	bne.n	80033fc <UART_SetConfig+0x220>
 80033fa:	e139      	b.n	8003670 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	0013      	movs	r3, r2
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	189b      	adds	r3, r3, r2
 8003406:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003408:	429a      	cmp	r2, r3
 800340a:	d305      	bcc.n	8003418 <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003412:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003414:	429a      	cmp	r2, r3
 8003416:	d907      	bls.n	8003428 <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 8003418:	231a      	movs	r3, #26
 800341a:	2218      	movs	r2, #24
 800341c:	4694      	mov	ip, r2
 800341e:	44bc      	add	ip, r7
 8003420:	4463      	add	r3, ip
 8003422:	2201      	movs	r2, #1
 8003424:	701a      	strb	r2, [r3, #0]
 8003426:	e123      	b.n	8003670 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800342a:	613b      	str	r3, [r7, #16]
 800342c:	2300      	movs	r3, #0
 800342e:	617b      	str	r3, [r7, #20]
 8003430:	6939      	ldr	r1, [r7, #16]
 8003432:	697a      	ldr	r2, [r7, #20]
 8003434:	000b      	movs	r3, r1
 8003436:	0e1b      	lsrs	r3, r3, #24
 8003438:	0010      	movs	r0, r2
 800343a:	0205      	lsls	r5, r0, #8
 800343c:	431d      	orrs	r5, r3
 800343e:	000b      	movs	r3, r1
 8003440:	021c      	lsls	r4, r3, #8
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	085b      	lsrs	r3, r3, #1
 8003448:	60bb      	str	r3, [r7, #8]
 800344a:	2300      	movs	r3, #0
 800344c:	60fb      	str	r3, [r7, #12]
 800344e:	68b8      	ldr	r0, [r7, #8]
 8003450:	68f9      	ldr	r1, [r7, #12]
 8003452:	1900      	adds	r0, r0, r4
 8003454:	4169      	adcs	r1, r5
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	603b      	str	r3, [r7, #0]
 800345c:	2300      	movs	r3, #0
 800345e:	607b      	str	r3, [r7, #4]
 8003460:	683a      	ldr	r2, [r7, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f7fc ffd0 	bl	8000408 <__aeabi_uldivmod>
 8003468:	0002      	movs	r2, r0
 800346a:	000b      	movs	r3, r1
 800346c:	0013      	movs	r3, r2
 800346e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003470:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003472:	23c0      	movs	r3, #192	; 0xc0
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	429a      	cmp	r2, r3
 8003478:	d309      	bcc.n	800348e <UART_SetConfig+0x2b2>
 800347a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800347c:	2380      	movs	r3, #128	; 0x80
 800347e:	035b      	lsls	r3, r3, #13
 8003480:	429a      	cmp	r2, r3
 8003482:	d204      	bcs.n	800348e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800348a:	60da      	str	r2, [r3, #12]
 800348c:	e0f0      	b.n	8003670 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800348e:	231a      	movs	r3, #26
 8003490:	2218      	movs	r2, #24
 8003492:	4694      	mov	ip, r2
 8003494:	44bc      	add	ip, r7
 8003496:	4463      	add	r3, ip
 8003498:	2201      	movs	r2, #1
 800349a:	701a      	strb	r2, [r3, #0]
 800349c:	e0e8      	b.n	8003670 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	69da      	ldr	r2, [r3, #28]
 80034a2:	2380      	movs	r3, #128	; 0x80
 80034a4:	021b      	lsls	r3, r3, #8
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d000      	beq.n	80034ac <UART_SetConfig+0x2d0>
 80034aa:	e087      	b.n	80035bc <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 80034ac:	231b      	movs	r3, #27
 80034ae:	2218      	movs	r2, #24
 80034b0:	4694      	mov	ip, r2
 80034b2:	44bc      	add	ip, r7
 80034b4:	4463      	add	r3, ip
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	2b08      	cmp	r3, #8
 80034ba:	d835      	bhi.n	8003528 <UART_SetConfig+0x34c>
 80034bc:	009a      	lsls	r2, r3, #2
 80034be:	4b19      	ldr	r3, [pc, #100]	; (8003524 <UART_SetConfig+0x348>)
 80034c0:	18d3      	adds	r3, r2, r3
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034c6:	f7ff fc3b 	bl	8002d40 <HAL_RCC_GetPCLK1Freq>
 80034ca:	0003      	movs	r3, r0
 80034cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80034ce:	e035      	b.n	800353c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034d0:	f7ff fc4c 	bl	8002d6c <HAL_RCC_GetPCLK2Freq>
 80034d4:	0003      	movs	r3, r0
 80034d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80034d8:	e030      	b.n	800353c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034da:	4b0f      	ldr	r3, [pc, #60]	; (8003518 <UART_SetConfig+0x33c>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2210      	movs	r2, #16
 80034e0:	4013      	ands	r3, r2
 80034e2:	d002      	beq.n	80034ea <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80034e4:	4b0d      	ldr	r3, [pc, #52]	; (800351c <UART_SetConfig+0x340>)
 80034e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80034e8:	e028      	b.n	800353c <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 80034ea:	4b0d      	ldr	r3, [pc, #52]	; (8003520 <UART_SetConfig+0x344>)
 80034ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80034ee:	e025      	b.n	800353c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034f0:	f7ff fb76 	bl	8002be0 <HAL_RCC_GetSysClockFreq>
 80034f4:	0003      	movs	r3, r0
 80034f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80034f8:	e020      	b.n	800353c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034fa:	2380      	movs	r3, #128	; 0x80
 80034fc:	021b      	lsls	r3, r3, #8
 80034fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003500:	e01c      	b.n	800353c <UART_SetConfig+0x360>
 8003502:	46c0      	nop			; (mov r8, r8)
 8003504:	efff69f3 	.word	0xefff69f3
 8003508:	ffffcfff 	.word	0xffffcfff
 800350c:	40004800 	.word	0x40004800
 8003510:	fffff4ff 	.word	0xfffff4ff
 8003514:	40004400 	.word	0x40004400
 8003518:	40021000 	.word	0x40021000
 800351c:	003d0900 	.word	0x003d0900
 8003520:	00f42400 	.word	0x00f42400
 8003524:	08004450 	.word	0x08004450
      default:
        pclk = 0U;
 8003528:	2300      	movs	r3, #0
 800352a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800352c:	231a      	movs	r3, #26
 800352e:	2218      	movs	r2, #24
 8003530:	4694      	mov	ip, r2
 8003532:	44bc      	add	ip, r7
 8003534:	4463      	add	r3, ip
 8003536:	2201      	movs	r2, #1
 8003538:	701a      	strb	r2, [r3, #0]
        break;
 800353a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800353c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800353e:	2b00      	cmp	r3, #0
 8003540:	d100      	bne.n	8003544 <UART_SetConfig+0x368>
 8003542:	e095      	b.n	8003670 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003546:	005a      	lsls	r2, r3, #1
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	085b      	lsrs	r3, r3, #1
 800354e:	18d2      	adds	r2, r2, r3
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	0019      	movs	r1, r3
 8003556:	0010      	movs	r0, r2
 8003558:	f7fc fde0 	bl	800011c <__udivsi3>
 800355c:	0003      	movs	r3, r0
 800355e:	b29b      	uxth	r3, r3
 8003560:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003564:	2b0f      	cmp	r3, #15
 8003566:	d921      	bls.n	80035ac <UART_SetConfig+0x3d0>
 8003568:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800356a:	2380      	movs	r3, #128	; 0x80
 800356c:	025b      	lsls	r3, r3, #9
 800356e:	429a      	cmp	r2, r3
 8003570:	d21c      	bcs.n	80035ac <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003574:	b29a      	uxth	r2, r3
 8003576:	200e      	movs	r0, #14
 8003578:	2418      	movs	r4, #24
 800357a:	193b      	adds	r3, r7, r4
 800357c:	181b      	adds	r3, r3, r0
 800357e:	210f      	movs	r1, #15
 8003580:	438a      	bics	r2, r1
 8003582:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003586:	085b      	lsrs	r3, r3, #1
 8003588:	b29b      	uxth	r3, r3
 800358a:	2207      	movs	r2, #7
 800358c:	4013      	ands	r3, r2
 800358e:	b299      	uxth	r1, r3
 8003590:	193b      	adds	r3, r7, r4
 8003592:	181b      	adds	r3, r3, r0
 8003594:	193a      	adds	r2, r7, r4
 8003596:	1812      	adds	r2, r2, r0
 8003598:	8812      	ldrh	r2, [r2, #0]
 800359a:	430a      	orrs	r2, r1
 800359c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	193a      	adds	r2, r7, r4
 80035a4:	1812      	adds	r2, r2, r0
 80035a6:	8812      	ldrh	r2, [r2, #0]
 80035a8:	60da      	str	r2, [r3, #12]
 80035aa:	e061      	b.n	8003670 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80035ac:	231a      	movs	r3, #26
 80035ae:	2218      	movs	r2, #24
 80035b0:	4694      	mov	ip, r2
 80035b2:	44bc      	add	ip, r7
 80035b4:	4463      	add	r3, ip
 80035b6:	2201      	movs	r2, #1
 80035b8:	701a      	strb	r2, [r3, #0]
 80035ba:	e059      	b.n	8003670 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035bc:	231b      	movs	r3, #27
 80035be:	2218      	movs	r2, #24
 80035c0:	4694      	mov	ip, r2
 80035c2:	44bc      	add	ip, r7
 80035c4:	4463      	add	r3, ip
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2b08      	cmp	r3, #8
 80035ca:	d822      	bhi.n	8003612 <UART_SetConfig+0x436>
 80035cc:	009a      	lsls	r2, r3, #2
 80035ce:	4b30      	ldr	r3, [pc, #192]	; (8003690 <UART_SetConfig+0x4b4>)
 80035d0:	18d3      	adds	r3, r2, r3
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035d6:	f7ff fbb3 	bl	8002d40 <HAL_RCC_GetPCLK1Freq>
 80035da:	0003      	movs	r3, r0
 80035dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80035de:	e022      	b.n	8003626 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035e0:	f7ff fbc4 	bl	8002d6c <HAL_RCC_GetPCLK2Freq>
 80035e4:	0003      	movs	r3, r0
 80035e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80035e8:	e01d      	b.n	8003626 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80035ea:	4b2a      	ldr	r3, [pc, #168]	; (8003694 <UART_SetConfig+0x4b8>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2210      	movs	r2, #16
 80035f0:	4013      	ands	r3, r2
 80035f2:	d002      	beq.n	80035fa <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80035f4:	4b28      	ldr	r3, [pc, #160]	; (8003698 <UART_SetConfig+0x4bc>)
 80035f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80035f8:	e015      	b.n	8003626 <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 80035fa:	4b28      	ldr	r3, [pc, #160]	; (800369c <UART_SetConfig+0x4c0>)
 80035fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80035fe:	e012      	b.n	8003626 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003600:	f7ff faee 	bl	8002be0 <HAL_RCC_GetSysClockFreq>
 8003604:	0003      	movs	r3, r0
 8003606:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003608:	e00d      	b.n	8003626 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800360a:	2380      	movs	r3, #128	; 0x80
 800360c:	021b      	lsls	r3, r3, #8
 800360e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003610:	e009      	b.n	8003626 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003612:	2300      	movs	r3, #0
 8003614:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003616:	231a      	movs	r3, #26
 8003618:	2218      	movs	r2, #24
 800361a:	4694      	mov	ip, r2
 800361c:	44bc      	add	ip, r7
 800361e:	4463      	add	r3, ip
 8003620:	2201      	movs	r2, #1
 8003622:	701a      	strb	r2, [r3, #0]
        break;
 8003624:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003628:	2b00      	cmp	r3, #0
 800362a:	d021      	beq.n	8003670 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	085a      	lsrs	r2, r3, #1
 8003632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003634:	18d2      	adds	r2, r2, r3
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	0019      	movs	r1, r3
 800363c:	0010      	movs	r0, r2
 800363e:	f7fc fd6d 	bl	800011c <__udivsi3>
 8003642:	0003      	movs	r3, r0
 8003644:	b29b      	uxth	r3, r3
 8003646:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800364a:	2b0f      	cmp	r3, #15
 800364c:	d909      	bls.n	8003662 <UART_SetConfig+0x486>
 800364e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003650:	2380      	movs	r3, #128	; 0x80
 8003652:	025b      	lsls	r3, r3, #9
 8003654:	429a      	cmp	r2, r3
 8003656:	d204      	bcs.n	8003662 <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800365e:	60da      	str	r2, [r3, #12]
 8003660:	e006      	b.n	8003670 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003662:	231a      	movs	r3, #26
 8003664:	2218      	movs	r2, #24
 8003666:	4694      	mov	ip, r2
 8003668:	44bc      	add	ip, r7
 800366a:	4463      	add	r3, ip
 800366c:	2201      	movs	r2, #1
 800366e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	2200      	movs	r2, #0
 8003674:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	2200      	movs	r2, #0
 800367a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800367c:	231a      	movs	r3, #26
 800367e:	2218      	movs	r2, #24
 8003680:	4694      	mov	ip, r2
 8003682:	44bc      	add	ip, r7
 8003684:	4463      	add	r3, ip
 8003686:	781b      	ldrb	r3, [r3, #0]
}
 8003688:	0018      	movs	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	b00e      	add	sp, #56	; 0x38
 800368e:	bdb0      	pop	{r4, r5, r7, pc}
 8003690:	08004474 	.word	0x08004474
 8003694:	40021000 	.word	0x40021000
 8003698:	003d0900 	.word	0x003d0900
 800369c:	00f42400 	.word	0x00f42400

080036a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ac:	2201      	movs	r2, #1
 80036ae:	4013      	ands	r3, r2
 80036b0:	d00b      	beq.n	80036ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	4a4a      	ldr	r2, [pc, #296]	; (80037e4 <UART_AdvFeatureConfig+0x144>)
 80036ba:	4013      	ands	r3, r2
 80036bc:	0019      	movs	r1, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ce:	2202      	movs	r2, #2
 80036d0:	4013      	ands	r3, r2
 80036d2:	d00b      	beq.n	80036ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	4a43      	ldr	r2, [pc, #268]	; (80037e8 <UART_AdvFeatureConfig+0x148>)
 80036dc:	4013      	ands	r3, r2
 80036de:	0019      	movs	r1, r3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f0:	2204      	movs	r2, #4
 80036f2:	4013      	ands	r3, r2
 80036f4:	d00b      	beq.n	800370e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	4a3b      	ldr	r2, [pc, #236]	; (80037ec <UART_AdvFeatureConfig+0x14c>)
 80036fe:	4013      	ands	r3, r2
 8003700:	0019      	movs	r1, r3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003712:	2208      	movs	r2, #8
 8003714:	4013      	ands	r3, r2
 8003716:	d00b      	beq.n	8003730 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	4a34      	ldr	r2, [pc, #208]	; (80037f0 <UART_AdvFeatureConfig+0x150>)
 8003720:	4013      	ands	r3, r2
 8003722:	0019      	movs	r1, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	430a      	orrs	r2, r1
 800372e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003734:	2210      	movs	r2, #16
 8003736:	4013      	ands	r3, r2
 8003738:	d00b      	beq.n	8003752 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	4a2c      	ldr	r2, [pc, #176]	; (80037f4 <UART_AdvFeatureConfig+0x154>)
 8003742:	4013      	ands	r3, r2
 8003744:	0019      	movs	r1, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	430a      	orrs	r2, r1
 8003750:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003756:	2220      	movs	r2, #32
 8003758:	4013      	ands	r3, r2
 800375a:	d00b      	beq.n	8003774 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	4a25      	ldr	r2, [pc, #148]	; (80037f8 <UART_AdvFeatureConfig+0x158>)
 8003764:	4013      	ands	r3, r2
 8003766:	0019      	movs	r1, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	430a      	orrs	r2, r1
 8003772:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003778:	2240      	movs	r2, #64	; 0x40
 800377a:	4013      	ands	r3, r2
 800377c:	d01d      	beq.n	80037ba <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	4a1d      	ldr	r2, [pc, #116]	; (80037fc <UART_AdvFeatureConfig+0x15c>)
 8003786:	4013      	ands	r3, r2
 8003788:	0019      	movs	r1, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	430a      	orrs	r2, r1
 8003794:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800379a:	2380      	movs	r3, #128	; 0x80
 800379c:	035b      	lsls	r3, r3, #13
 800379e:	429a      	cmp	r2, r3
 80037a0:	d10b      	bne.n	80037ba <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	4a15      	ldr	r2, [pc, #84]	; (8003800 <UART_AdvFeatureConfig+0x160>)
 80037aa:	4013      	ands	r3, r2
 80037ac:	0019      	movs	r1, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037be:	2280      	movs	r2, #128	; 0x80
 80037c0:	4013      	ands	r3, r2
 80037c2:	d00b      	beq.n	80037dc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	4a0e      	ldr	r2, [pc, #56]	; (8003804 <UART_AdvFeatureConfig+0x164>)
 80037cc:	4013      	ands	r3, r2
 80037ce:	0019      	movs	r1, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	430a      	orrs	r2, r1
 80037da:	605a      	str	r2, [r3, #4]
  }
}
 80037dc:	46c0      	nop			; (mov r8, r8)
 80037de:	46bd      	mov	sp, r7
 80037e0:	b002      	add	sp, #8
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	fffdffff 	.word	0xfffdffff
 80037e8:	fffeffff 	.word	0xfffeffff
 80037ec:	fffbffff 	.word	0xfffbffff
 80037f0:	ffff7fff 	.word	0xffff7fff
 80037f4:	ffffefff 	.word	0xffffefff
 80037f8:	ffffdfff 	.word	0xffffdfff
 80037fc:	ffefffff 	.word	0xffefffff
 8003800:	ff9fffff 	.word	0xff9fffff
 8003804:	fff7ffff 	.word	0xfff7ffff

08003808 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af02      	add	r7, sp, #8
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2280      	movs	r2, #128	; 0x80
 8003814:	2100      	movs	r1, #0
 8003816:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003818:	f7fd fd58 	bl	80012cc <HAL_GetTick>
 800381c:	0003      	movs	r3, r0
 800381e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2208      	movs	r2, #8
 8003828:	4013      	ands	r3, r2
 800382a:	2b08      	cmp	r3, #8
 800382c:	d10c      	bne.n	8003848 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2280      	movs	r2, #128	; 0x80
 8003832:	0391      	lsls	r1, r2, #14
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	4a17      	ldr	r2, [pc, #92]	; (8003894 <UART_CheckIdleState+0x8c>)
 8003838:	9200      	str	r2, [sp, #0]
 800383a:	2200      	movs	r2, #0
 800383c:	f000 f82c 	bl	8003898 <UART_WaitOnFlagUntilTimeout>
 8003840:	1e03      	subs	r3, r0, #0
 8003842:	d001      	beq.n	8003848 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e021      	b.n	800388c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2204      	movs	r2, #4
 8003850:	4013      	ands	r3, r2
 8003852:	2b04      	cmp	r3, #4
 8003854:	d10c      	bne.n	8003870 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2280      	movs	r2, #128	; 0x80
 800385a:	03d1      	lsls	r1, r2, #15
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	4a0d      	ldr	r2, [pc, #52]	; (8003894 <UART_CheckIdleState+0x8c>)
 8003860:	9200      	str	r2, [sp, #0]
 8003862:	2200      	movs	r2, #0
 8003864:	f000 f818 	bl	8003898 <UART_WaitOnFlagUntilTimeout>
 8003868:	1e03      	subs	r3, r0, #0
 800386a:	d001      	beq.n	8003870 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e00d      	b.n	800388c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2220      	movs	r2, #32
 8003874:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2220      	movs	r2, #32
 800387a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2274      	movs	r2, #116	; 0x74
 8003886:	2100      	movs	r1, #0
 8003888:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	0018      	movs	r0, r3
 800388e:	46bd      	mov	sp, r7
 8003890:	b004      	add	sp, #16
 8003892:	bd80      	pop	{r7, pc}
 8003894:	01ffffff 	.word	0x01ffffff

08003898 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b094      	sub	sp, #80	; 0x50
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	603b      	str	r3, [r7, #0]
 80038a4:	1dfb      	adds	r3, r7, #7
 80038a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038a8:	e0a3      	b.n	80039f2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80038ac:	3301      	adds	r3, #1
 80038ae:	d100      	bne.n	80038b2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80038b0:	e09f      	b.n	80039f2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038b2:	f7fd fd0b 	bl	80012cc <HAL_GetTick>
 80038b6:	0002      	movs	r2, r0
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80038be:	429a      	cmp	r2, r3
 80038c0:	d302      	bcc.n	80038c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80038c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d13d      	bne.n	8003944 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038c8:	f3ef 8310 	mrs	r3, PRIMASK
 80038cc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80038ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80038d0:	647b      	str	r3, [r7, #68]	; 0x44
 80038d2:	2301      	movs	r3, #1
 80038d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038d8:	f383 8810 	msr	PRIMASK, r3
}
 80038dc:	46c0      	nop			; (mov r8, r8)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	494c      	ldr	r1, [pc, #304]	; (8003a1c <UART_WaitOnFlagUntilTimeout+0x184>)
 80038ea:	400a      	ands	r2, r1
 80038ec:	601a      	str	r2, [r3, #0]
 80038ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038f0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038f4:	f383 8810 	msr	PRIMASK, r3
}
 80038f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038fa:	f3ef 8310 	mrs	r3, PRIMASK
 80038fe:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003902:	643b      	str	r3, [r7, #64]	; 0x40
 8003904:	2301      	movs	r3, #1
 8003906:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800390a:	f383 8810 	msr	PRIMASK, r3
}
 800390e:	46c0      	nop			; (mov r8, r8)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2101      	movs	r1, #1
 800391c:	438a      	bics	r2, r1
 800391e:	609a      	str	r2, [r3, #8]
 8003920:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003922:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003924:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003926:	f383 8810 	msr	PRIMASK, r3
}
 800392a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2220      	movs	r2, #32
 8003930:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2220      	movs	r2, #32
 8003936:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2274      	movs	r2, #116	; 0x74
 800393c:	2100      	movs	r1, #0
 800393e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003940:	2303      	movs	r3, #3
 8003942:	e067      	b.n	8003a14 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2204      	movs	r2, #4
 800394c:	4013      	ands	r3, r2
 800394e:	d050      	beq.n	80039f2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	69da      	ldr	r2, [r3, #28]
 8003956:	2380      	movs	r3, #128	; 0x80
 8003958:	011b      	lsls	r3, r3, #4
 800395a:	401a      	ands	r2, r3
 800395c:	2380      	movs	r3, #128	; 0x80
 800395e:	011b      	lsls	r3, r3, #4
 8003960:	429a      	cmp	r2, r3
 8003962:	d146      	bne.n	80039f2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2280      	movs	r2, #128	; 0x80
 800396a:	0112      	lsls	r2, r2, #4
 800396c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800396e:	f3ef 8310 	mrs	r3, PRIMASK
 8003972:	613b      	str	r3, [r7, #16]
  return(result);
 8003974:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003976:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003978:	2301      	movs	r3, #1
 800397a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	f383 8810 	msr	PRIMASK, r3
}
 8003982:	46c0      	nop			; (mov r8, r8)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4923      	ldr	r1, [pc, #140]	; (8003a1c <UART_WaitOnFlagUntilTimeout+0x184>)
 8003990:	400a      	ands	r2, r1
 8003992:	601a      	str	r2, [r3, #0]
 8003994:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003996:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	f383 8810 	msr	PRIMASK, r3
}
 800399e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039a0:	f3ef 8310 	mrs	r3, PRIMASK
 80039a4:	61fb      	str	r3, [r7, #28]
  return(result);
 80039a6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039a8:	64bb      	str	r3, [r7, #72]	; 0x48
 80039aa:	2301      	movs	r3, #1
 80039ac:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ae:	6a3b      	ldr	r3, [r7, #32]
 80039b0:	f383 8810 	msr	PRIMASK, r3
}
 80039b4:	46c0      	nop			; (mov r8, r8)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2101      	movs	r1, #1
 80039c2:	438a      	bics	r2, r1
 80039c4:	609a      	str	r2, [r3, #8]
 80039c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039c8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039cc:	f383 8810 	msr	PRIMASK, r3
}
 80039d0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2220      	movs	r2, #32
 80039d6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2220      	movs	r2, #32
 80039dc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2280      	movs	r2, #128	; 0x80
 80039e2:	2120      	movs	r1, #32
 80039e4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2274      	movs	r2, #116	; 0x74
 80039ea:	2100      	movs	r1, #0
 80039ec:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e010      	b.n	8003a14 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	69db      	ldr	r3, [r3, #28]
 80039f8:	68ba      	ldr	r2, [r7, #8]
 80039fa:	4013      	ands	r3, r2
 80039fc:	68ba      	ldr	r2, [r7, #8]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	425a      	negs	r2, r3
 8003a02:	4153      	adcs	r3, r2
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	001a      	movs	r2, r3
 8003a08:	1dfb      	adds	r3, r7, #7
 8003a0a:	781b      	ldrb	r3, [r3, #0]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d100      	bne.n	8003a12 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003a10:	e74b      	b.n	80038aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	0018      	movs	r0, r3
 8003a16:	46bd      	mov	sp, r7
 8003a18:	b014      	add	sp, #80	; 0x50
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	fffffe5f 	.word	0xfffffe5f

08003a20 <__errno>:
 8003a20:	4b01      	ldr	r3, [pc, #4]	; (8003a28 <__errno+0x8>)
 8003a22:	6818      	ldr	r0, [r3, #0]
 8003a24:	4770      	bx	lr
 8003a26:	46c0      	nop			; (mov r8, r8)
 8003a28:	20000020 	.word	0x20000020

08003a2c <__libc_init_array>:
 8003a2c:	b570      	push	{r4, r5, r6, lr}
 8003a2e:	2600      	movs	r6, #0
 8003a30:	4d0c      	ldr	r5, [pc, #48]	; (8003a64 <__libc_init_array+0x38>)
 8003a32:	4c0d      	ldr	r4, [pc, #52]	; (8003a68 <__libc_init_array+0x3c>)
 8003a34:	1b64      	subs	r4, r4, r5
 8003a36:	10a4      	asrs	r4, r4, #2
 8003a38:	42a6      	cmp	r6, r4
 8003a3a:	d109      	bne.n	8003a50 <__libc_init_array+0x24>
 8003a3c:	2600      	movs	r6, #0
 8003a3e:	f000 fc47 	bl	80042d0 <_init>
 8003a42:	4d0a      	ldr	r5, [pc, #40]	; (8003a6c <__libc_init_array+0x40>)
 8003a44:	4c0a      	ldr	r4, [pc, #40]	; (8003a70 <__libc_init_array+0x44>)
 8003a46:	1b64      	subs	r4, r4, r5
 8003a48:	10a4      	asrs	r4, r4, #2
 8003a4a:	42a6      	cmp	r6, r4
 8003a4c:	d105      	bne.n	8003a5a <__libc_init_array+0x2e>
 8003a4e:	bd70      	pop	{r4, r5, r6, pc}
 8003a50:	00b3      	lsls	r3, r6, #2
 8003a52:	58eb      	ldr	r3, [r5, r3]
 8003a54:	4798      	blx	r3
 8003a56:	3601      	adds	r6, #1
 8003a58:	e7ee      	b.n	8003a38 <__libc_init_array+0xc>
 8003a5a:	00b3      	lsls	r3, r6, #2
 8003a5c:	58eb      	ldr	r3, [r5, r3]
 8003a5e:	4798      	blx	r3
 8003a60:	3601      	adds	r6, #1
 8003a62:	e7f2      	b.n	8003a4a <__libc_init_array+0x1e>
 8003a64:	080044d4 	.word	0x080044d4
 8003a68:	080044d4 	.word	0x080044d4
 8003a6c:	080044d4 	.word	0x080044d4
 8003a70:	080044d8 	.word	0x080044d8

08003a74 <memset>:
 8003a74:	0003      	movs	r3, r0
 8003a76:	1882      	adds	r2, r0, r2
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d100      	bne.n	8003a7e <memset+0xa>
 8003a7c:	4770      	bx	lr
 8003a7e:	7019      	strb	r1, [r3, #0]
 8003a80:	3301      	adds	r3, #1
 8003a82:	e7f9      	b.n	8003a78 <memset+0x4>

08003a84 <siprintf>:
 8003a84:	b40e      	push	{r1, r2, r3}
 8003a86:	b500      	push	{lr}
 8003a88:	490b      	ldr	r1, [pc, #44]	; (8003ab8 <siprintf+0x34>)
 8003a8a:	b09c      	sub	sp, #112	; 0x70
 8003a8c:	ab1d      	add	r3, sp, #116	; 0x74
 8003a8e:	9002      	str	r0, [sp, #8]
 8003a90:	9006      	str	r0, [sp, #24]
 8003a92:	9107      	str	r1, [sp, #28]
 8003a94:	9104      	str	r1, [sp, #16]
 8003a96:	4809      	ldr	r0, [pc, #36]	; (8003abc <siprintf+0x38>)
 8003a98:	4909      	ldr	r1, [pc, #36]	; (8003ac0 <siprintf+0x3c>)
 8003a9a:	cb04      	ldmia	r3!, {r2}
 8003a9c:	9105      	str	r1, [sp, #20]
 8003a9e:	6800      	ldr	r0, [r0, #0]
 8003aa0:	a902      	add	r1, sp, #8
 8003aa2:	9301      	str	r3, [sp, #4]
 8003aa4:	f000 f870 	bl	8003b88 <_svfiprintf_r>
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	9a02      	ldr	r2, [sp, #8]
 8003aac:	7013      	strb	r3, [r2, #0]
 8003aae:	b01c      	add	sp, #112	; 0x70
 8003ab0:	bc08      	pop	{r3}
 8003ab2:	b003      	add	sp, #12
 8003ab4:	4718      	bx	r3
 8003ab6:	46c0      	nop			; (mov r8, r8)
 8003ab8:	7fffffff 	.word	0x7fffffff
 8003abc:	20000020 	.word	0x20000020
 8003ac0:	ffff0208 	.word	0xffff0208

08003ac4 <__ssputs_r>:
 8003ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ac6:	688e      	ldr	r6, [r1, #8]
 8003ac8:	b085      	sub	sp, #20
 8003aca:	0007      	movs	r7, r0
 8003acc:	000c      	movs	r4, r1
 8003ace:	9203      	str	r2, [sp, #12]
 8003ad0:	9301      	str	r3, [sp, #4]
 8003ad2:	429e      	cmp	r6, r3
 8003ad4:	d83c      	bhi.n	8003b50 <__ssputs_r+0x8c>
 8003ad6:	2390      	movs	r3, #144	; 0x90
 8003ad8:	898a      	ldrh	r2, [r1, #12]
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	421a      	tst	r2, r3
 8003ade:	d034      	beq.n	8003b4a <__ssputs_r+0x86>
 8003ae0:	2503      	movs	r5, #3
 8003ae2:	6909      	ldr	r1, [r1, #16]
 8003ae4:	6823      	ldr	r3, [r4, #0]
 8003ae6:	1a5b      	subs	r3, r3, r1
 8003ae8:	9302      	str	r3, [sp, #8]
 8003aea:	6963      	ldr	r3, [r4, #20]
 8003aec:	9802      	ldr	r0, [sp, #8]
 8003aee:	435d      	muls	r5, r3
 8003af0:	0feb      	lsrs	r3, r5, #31
 8003af2:	195d      	adds	r5, r3, r5
 8003af4:	9b01      	ldr	r3, [sp, #4]
 8003af6:	106d      	asrs	r5, r5, #1
 8003af8:	3301      	adds	r3, #1
 8003afa:	181b      	adds	r3, r3, r0
 8003afc:	42ab      	cmp	r3, r5
 8003afe:	d900      	bls.n	8003b02 <__ssputs_r+0x3e>
 8003b00:	001d      	movs	r5, r3
 8003b02:	0553      	lsls	r3, r2, #21
 8003b04:	d532      	bpl.n	8003b6c <__ssputs_r+0xa8>
 8003b06:	0029      	movs	r1, r5
 8003b08:	0038      	movs	r0, r7
 8003b0a:	f000 fb31 	bl	8004170 <_malloc_r>
 8003b0e:	1e06      	subs	r6, r0, #0
 8003b10:	d109      	bne.n	8003b26 <__ssputs_r+0x62>
 8003b12:	230c      	movs	r3, #12
 8003b14:	603b      	str	r3, [r7, #0]
 8003b16:	2340      	movs	r3, #64	; 0x40
 8003b18:	2001      	movs	r0, #1
 8003b1a:	89a2      	ldrh	r2, [r4, #12]
 8003b1c:	4240      	negs	r0, r0
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	81a3      	strh	r3, [r4, #12]
 8003b22:	b005      	add	sp, #20
 8003b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b26:	9a02      	ldr	r2, [sp, #8]
 8003b28:	6921      	ldr	r1, [r4, #16]
 8003b2a:	f000 faba 	bl	80040a2 <memcpy>
 8003b2e:	89a3      	ldrh	r3, [r4, #12]
 8003b30:	4a14      	ldr	r2, [pc, #80]	; (8003b84 <__ssputs_r+0xc0>)
 8003b32:	401a      	ands	r2, r3
 8003b34:	2380      	movs	r3, #128	; 0x80
 8003b36:	4313      	orrs	r3, r2
 8003b38:	81a3      	strh	r3, [r4, #12]
 8003b3a:	9b02      	ldr	r3, [sp, #8]
 8003b3c:	6126      	str	r6, [r4, #16]
 8003b3e:	18f6      	adds	r6, r6, r3
 8003b40:	6026      	str	r6, [r4, #0]
 8003b42:	6165      	str	r5, [r4, #20]
 8003b44:	9e01      	ldr	r6, [sp, #4]
 8003b46:	1aed      	subs	r5, r5, r3
 8003b48:	60a5      	str	r5, [r4, #8]
 8003b4a:	9b01      	ldr	r3, [sp, #4]
 8003b4c:	429e      	cmp	r6, r3
 8003b4e:	d900      	bls.n	8003b52 <__ssputs_r+0x8e>
 8003b50:	9e01      	ldr	r6, [sp, #4]
 8003b52:	0032      	movs	r2, r6
 8003b54:	9903      	ldr	r1, [sp, #12]
 8003b56:	6820      	ldr	r0, [r4, #0]
 8003b58:	f000 faac 	bl	80040b4 <memmove>
 8003b5c:	68a3      	ldr	r3, [r4, #8]
 8003b5e:	2000      	movs	r0, #0
 8003b60:	1b9b      	subs	r3, r3, r6
 8003b62:	60a3      	str	r3, [r4, #8]
 8003b64:	6823      	ldr	r3, [r4, #0]
 8003b66:	199e      	adds	r6, r3, r6
 8003b68:	6026      	str	r6, [r4, #0]
 8003b6a:	e7da      	b.n	8003b22 <__ssputs_r+0x5e>
 8003b6c:	002a      	movs	r2, r5
 8003b6e:	0038      	movs	r0, r7
 8003b70:	f000 fb5c 	bl	800422c <_realloc_r>
 8003b74:	1e06      	subs	r6, r0, #0
 8003b76:	d1e0      	bne.n	8003b3a <__ssputs_r+0x76>
 8003b78:	0038      	movs	r0, r7
 8003b7a:	6921      	ldr	r1, [r4, #16]
 8003b7c:	f000 faae 	bl	80040dc <_free_r>
 8003b80:	e7c7      	b.n	8003b12 <__ssputs_r+0x4e>
 8003b82:	46c0      	nop			; (mov r8, r8)
 8003b84:	fffffb7f 	.word	0xfffffb7f

08003b88 <_svfiprintf_r>:
 8003b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b8a:	b0a1      	sub	sp, #132	; 0x84
 8003b8c:	9003      	str	r0, [sp, #12]
 8003b8e:	001d      	movs	r5, r3
 8003b90:	898b      	ldrh	r3, [r1, #12]
 8003b92:	000f      	movs	r7, r1
 8003b94:	0016      	movs	r6, r2
 8003b96:	061b      	lsls	r3, r3, #24
 8003b98:	d511      	bpl.n	8003bbe <_svfiprintf_r+0x36>
 8003b9a:	690b      	ldr	r3, [r1, #16]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d10e      	bne.n	8003bbe <_svfiprintf_r+0x36>
 8003ba0:	2140      	movs	r1, #64	; 0x40
 8003ba2:	f000 fae5 	bl	8004170 <_malloc_r>
 8003ba6:	6038      	str	r0, [r7, #0]
 8003ba8:	6138      	str	r0, [r7, #16]
 8003baa:	2800      	cmp	r0, #0
 8003bac:	d105      	bne.n	8003bba <_svfiprintf_r+0x32>
 8003bae:	230c      	movs	r3, #12
 8003bb0:	9a03      	ldr	r2, [sp, #12]
 8003bb2:	3801      	subs	r0, #1
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	b021      	add	sp, #132	; 0x84
 8003bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bba:	2340      	movs	r3, #64	; 0x40
 8003bbc:	617b      	str	r3, [r7, #20]
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	ac08      	add	r4, sp, #32
 8003bc2:	6163      	str	r3, [r4, #20]
 8003bc4:	3320      	adds	r3, #32
 8003bc6:	7663      	strb	r3, [r4, #25]
 8003bc8:	3310      	adds	r3, #16
 8003bca:	76a3      	strb	r3, [r4, #26]
 8003bcc:	9507      	str	r5, [sp, #28]
 8003bce:	0035      	movs	r5, r6
 8003bd0:	782b      	ldrb	r3, [r5, #0]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <_svfiprintf_r+0x52>
 8003bd6:	2b25      	cmp	r3, #37	; 0x25
 8003bd8:	d147      	bne.n	8003c6a <_svfiprintf_r+0xe2>
 8003bda:	1bab      	subs	r3, r5, r6
 8003bdc:	9305      	str	r3, [sp, #20]
 8003bde:	42b5      	cmp	r5, r6
 8003be0:	d00c      	beq.n	8003bfc <_svfiprintf_r+0x74>
 8003be2:	0032      	movs	r2, r6
 8003be4:	0039      	movs	r1, r7
 8003be6:	9803      	ldr	r0, [sp, #12]
 8003be8:	f7ff ff6c 	bl	8003ac4 <__ssputs_r>
 8003bec:	1c43      	adds	r3, r0, #1
 8003bee:	d100      	bne.n	8003bf2 <_svfiprintf_r+0x6a>
 8003bf0:	e0ae      	b.n	8003d50 <_svfiprintf_r+0x1c8>
 8003bf2:	6962      	ldr	r2, [r4, #20]
 8003bf4:	9b05      	ldr	r3, [sp, #20]
 8003bf6:	4694      	mov	ip, r2
 8003bf8:	4463      	add	r3, ip
 8003bfa:	6163      	str	r3, [r4, #20]
 8003bfc:	782b      	ldrb	r3, [r5, #0]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d100      	bne.n	8003c04 <_svfiprintf_r+0x7c>
 8003c02:	e0a5      	b.n	8003d50 <_svfiprintf_r+0x1c8>
 8003c04:	2201      	movs	r2, #1
 8003c06:	2300      	movs	r3, #0
 8003c08:	4252      	negs	r2, r2
 8003c0a:	6062      	str	r2, [r4, #4]
 8003c0c:	a904      	add	r1, sp, #16
 8003c0e:	3254      	adds	r2, #84	; 0x54
 8003c10:	1852      	adds	r2, r2, r1
 8003c12:	1c6e      	adds	r6, r5, #1
 8003c14:	6023      	str	r3, [r4, #0]
 8003c16:	60e3      	str	r3, [r4, #12]
 8003c18:	60a3      	str	r3, [r4, #8]
 8003c1a:	7013      	strb	r3, [r2, #0]
 8003c1c:	65a3      	str	r3, [r4, #88]	; 0x58
 8003c1e:	2205      	movs	r2, #5
 8003c20:	7831      	ldrb	r1, [r6, #0]
 8003c22:	4854      	ldr	r0, [pc, #336]	; (8003d74 <_svfiprintf_r+0x1ec>)
 8003c24:	f000 fa32 	bl	800408c <memchr>
 8003c28:	1c75      	adds	r5, r6, #1
 8003c2a:	2800      	cmp	r0, #0
 8003c2c:	d11f      	bne.n	8003c6e <_svfiprintf_r+0xe6>
 8003c2e:	6822      	ldr	r2, [r4, #0]
 8003c30:	06d3      	lsls	r3, r2, #27
 8003c32:	d504      	bpl.n	8003c3e <_svfiprintf_r+0xb6>
 8003c34:	2353      	movs	r3, #83	; 0x53
 8003c36:	a904      	add	r1, sp, #16
 8003c38:	185b      	adds	r3, r3, r1
 8003c3a:	2120      	movs	r1, #32
 8003c3c:	7019      	strb	r1, [r3, #0]
 8003c3e:	0713      	lsls	r3, r2, #28
 8003c40:	d504      	bpl.n	8003c4c <_svfiprintf_r+0xc4>
 8003c42:	2353      	movs	r3, #83	; 0x53
 8003c44:	a904      	add	r1, sp, #16
 8003c46:	185b      	adds	r3, r3, r1
 8003c48:	212b      	movs	r1, #43	; 0x2b
 8003c4a:	7019      	strb	r1, [r3, #0]
 8003c4c:	7833      	ldrb	r3, [r6, #0]
 8003c4e:	2b2a      	cmp	r3, #42	; 0x2a
 8003c50:	d016      	beq.n	8003c80 <_svfiprintf_r+0xf8>
 8003c52:	0035      	movs	r5, r6
 8003c54:	2100      	movs	r1, #0
 8003c56:	200a      	movs	r0, #10
 8003c58:	68e3      	ldr	r3, [r4, #12]
 8003c5a:	782a      	ldrb	r2, [r5, #0]
 8003c5c:	1c6e      	adds	r6, r5, #1
 8003c5e:	3a30      	subs	r2, #48	; 0x30
 8003c60:	2a09      	cmp	r2, #9
 8003c62:	d94e      	bls.n	8003d02 <_svfiprintf_r+0x17a>
 8003c64:	2900      	cmp	r1, #0
 8003c66:	d111      	bne.n	8003c8c <_svfiprintf_r+0x104>
 8003c68:	e017      	b.n	8003c9a <_svfiprintf_r+0x112>
 8003c6a:	3501      	adds	r5, #1
 8003c6c:	e7b0      	b.n	8003bd0 <_svfiprintf_r+0x48>
 8003c6e:	4b41      	ldr	r3, [pc, #260]	; (8003d74 <_svfiprintf_r+0x1ec>)
 8003c70:	6822      	ldr	r2, [r4, #0]
 8003c72:	1ac0      	subs	r0, r0, r3
 8003c74:	2301      	movs	r3, #1
 8003c76:	4083      	lsls	r3, r0
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	002e      	movs	r6, r5
 8003c7c:	6023      	str	r3, [r4, #0]
 8003c7e:	e7ce      	b.n	8003c1e <_svfiprintf_r+0x96>
 8003c80:	9b07      	ldr	r3, [sp, #28]
 8003c82:	1d19      	adds	r1, r3, #4
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	9107      	str	r1, [sp, #28]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	db01      	blt.n	8003c90 <_svfiprintf_r+0x108>
 8003c8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8003c8e:	e004      	b.n	8003c9a <_svfiprintf_r+0x112>
 8003c90:	425b      	negs	r3, r3
 8003c92:	60e3      	str	r3, [r4, #12]
 8003c94:	2302      	movs	r3, #2
 8003c96:	4313      	orrs	r3, r2
 8003c98:	6023      	str	r3, [r4, #0]
 8003c9a:	782b      	ldrb	r3, [r5, #0]
 8003c9c:	2b2e      	cmp	r3, #46	; 0x2e
 8003c9e:	d10a      	bne.n	8003cb6 <_svfiprintf_r+0x12e>
 8003ca0:	786b      	ldrb	r3, [r5, #1]
 8003ca2:	2b2a      	cmp	r3, #42	; 0x2a
 8003ca4:	d135      	bne.n	8003d12 <_svfiprintf_r+0x18a>
 8003ca6:	9b07      	ldr	r3, [sp, #28]
 8003ca8:	3502      	adds	r5, #2
 8003caa:	1d1a      	adds	r2, r3, #4
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	9207      	str	r2, [sp, #28]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	db2b      	blt.n	8003d0c <_svfiprintf_r+0x184>
 8003cb4:	9309      	str	r3, [sp, #36]	; 0x24
 8003cb6:	4e30      	ldr	r6, [pc, #192]	; (8003d78 <_svfiprintf_r+0x1f0>)
 8003cb8:	2203      	movs	r2, #3
 8003cba:	0030      	movs	r0, r6
 8003cbc:	7829      	ldrb	r1, [r5, #0]
 8003cbe:	f000 f9e5 	bl	800408c <memchr>
 8003cc2:	2800      	cmp	r0, #0
 8003cc4:	d006      	beq.n	8003cd4 <_svfiprintf_r+0x14c>
 8003cc6:	2340      	movs	r3, #64	; 0x40
 8003cc8:	1b80      	subs	r0, r0, r6
 8003cca:	4083      	lsls	r3, r0
 8003ccc:	6822      	ldr	r2, [r4, #0]
 8003cce:	3501      	adds	r5, #1
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	6023      	str	r3, [r4, #0]
 8003cd4:	7829      	ldrb	r1, [r5, #0]
 8003cd6:	2206      	movs	r2, #6
 8003cd8:	4828      	ldr	r0, [pc, #160]	; (8003d7c <_svfiprintf_r+0x1f4>)
 8003cda:	1c6e      	adds	r6, r5, #1
 8003cdc:	7621      	strb	r1, [r4, #24]
 8003cde:	f000 f9d5 	bl	800408c <memchr>
 8003ce2:	2800      	cmp	r0, #0
 8003ce4:	d03c      	beq.n	8003d60 <_svfiprintf_r+0x1d8>
 8003ce6:	4b26      	ldr	r3, [pc, #152]	; (8003d80 <_svfiprintf_r+0x1f8>)
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d125      	bne.n	8003d38 <_svfiprintf_r+0x1b0>
 8003cec:	2207      	movs	r2, #7
 8003cee:	9b07      	ldr	r3, [sp, #28]
 8003cf0:	3307      	adds	r3, #7
 8003cf2:	4393      	bics	r3, r2
 8003cf4:	3308      	adds	r3, #8
 8003cf6:	9307      	str	r3, [sp, #28]
 8003cf8:	6963      	ldr	r3, [r4, #20]
 8003cfa:	9a04      	ldr	r2, [sp, #16]
 8003cfc:	189b      	adds	r3, r3, r2
 8003cfe:	6163      	str	r3, [r4, #20]
 8003d00:	e765      	b.n	8003bce <_svfiprintf_r+0x46>
 8003d02:	4343      	muls	r3, r0
 8003d04:	0035      	movs	r5, r6
 8003d06:	2101      	movs	r1, #1
 8003d08:	189b      	adds	r3, r3, r2
 8003d0a:	e7a6      	b.n	8003c5a <_svfiprintf_r+0xd2>
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	425b      	negs	r3, r3
 8003d10:	e7d0      	b.n	8003cb4 <_svfiprintf_r+0x12c>
 8003d12:	2300      	movs	r3, #0
 8003d14:	200a      	movs	r0, #10
 8003d16:	001a      	movs	r2, r3
 8003d18:	3501      	adds	r5, #1
 8003d1a:	6063      	str	r3, [r4, #4]
 8003d1c:	7829      	ldrb	r1, [r5, #0]
 8003d1e:	1c6e      	adds	r6, r5, #1
 8003d20:	3930      	subs	r1, #48	; 0x30
 8003d22:	2909      	cmp	r1, #9
 8003d24:	d903      	bls.n	8003d2e <_svfiprintf_r+0x1a6>
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d0c5      	beq.n	8003cb6 <_svfiprintf_r+0x12e>
 8003d2a:	9209      	str	r2, [sp, #36]	; 0x24
 8003d2c:	e7c3      	b.n	8003cb6 <_svfiprintf_r+0x12e>
 8003d2e:	4342      	muls	r2, r0
 8003d30:	0035      	movs	r5, r6
 8003d32:	2301      	movs	r3, #1
 8003d34:	1852      	adds	r2, r2, r1
 8003d36:	e7f1      	b.n	8003d1c <_svfiprintf_r+0x194>
 8003d38:	ab07      	add	r3, sp, #28
 8003d3a:	9300      	str	r3, [sp, #0]
 8003d3c:	003a      	movs	r2, r7
 8003d3e:	0021      	movs	r1, r4
 8003d40:	4b10      	ldr	r3, [pc, #64]	; (8003d84 <_svfiprintf_r+0x1fc>)
 8003d42:	9803      	ldr	r0, [sp, #12]
 8003d44:	e000      	b.n	8003d48 <_svfiprintf_r+0x1c0>
 8003d46:	bf00      	nop
 8003d48:	9004      	str	r0, [sp, #16]
 8003d4a:	9b04      	ldr	r3, [sp, #16]
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	d1d3      	bne.n	8003cf8 <_svfiprintf_r+0x170>
 8003d50:	89bb      	ldrh	r3, [r7, #12]
 8003d52:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003d54:	065b      	lsls	r3, r3, #25
 8003d56:	d400      	bmi.n	8003d5a <_svfiprintf_r+0x1d2>
 8003d58:	e72d      	b.n	8003bb6 <_svfiprintf_r+0x2e>
 8003d5a:	2001      	movs	r0, #1
 8003d5c:	4240      	negs	r0, r0
 8003d5e:	e72a      	b.n	8003bb6 <_svfiprintf_r+0x2e>
 8003d60:	ab07      	add	r3, sp, #28
 8003d62:	9300      	str	r3, [sp, #0]
 8003d64:	003a      	movs	r2, r7
 8003d66:	0021      	movs	r1, r4
 8003d68:	4b06      	ldr	r3, [pc, #24]	; (8003d84 <_svfiprintf_r+0x1fc>)
 8003d6a:	9803      	ldr	r0, [sp, #12]
 8003d6c:	f000 f87c 	bl	8003e68 <_printf_i>
 8003d70:	e7ea      	b.n	8003d48 <_svfiprintf_r+0x1c0>
 8003d72:	46c0      	nop			; (mov r8, r8)
 8003d74:	08004498 	.word	0x08004498
 8003d78:	0800449e 	.word	0x0800449e
 8003d7c:	080044a2 	.word	0x080044a2
 8003d80:	00000000 	.word	0x00000000
 8003d84:	08003ac5 	.word	0x08003ac5

08003d88 <_printf_common>:
 8003d88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d8a:	0015      	movs	r5, r2
 8003d8c:	9301      	str	r3, [sp, #4]
 8003d8e:	688a      	ldr	r2, [r1, #8]
 8003d90:	690b      	ldr	r3, [r1, #16]
 8003d92:	000c      	movs	r4, r1
 8003d94:	9000      	str	r0, [sp, #0]
 8003d96:	4293      	cmp	r3, r2
 8003d98:	da00      	bge.n	8003d9c <_printf_common+0x14>
 8003d9a:	0013      	movs	r3, r2
 8003d9c:	0022      	movs	r2, r4
 8003d9e:	602b      	str	r3, [r5, #0]
 8003da0:	3243      	adds	r2, #67	; 0x43
 8003da2:	7812      	ldrb	r2, [r2, #0]
 8003da4:	2a00      	cmp	r2, #0
 8003da6:	d001      	beq.n	8003dac <_printf_common+0x24>
 8003da8:	3301      	adds	r3, #1
 8003daa:	602b      	str	r3, [r5, #0]
 8003dac:	6823      	ldr	r3, [r4, #0]
 8003dae:	069b      	lsls	r3, r3, #26
 8003db0:	d502      	bpl.n	8003db8 <_printf_common+0x30>
 8003db2:	682b      	ldr	r3, [r5, #0]
 8003db4:	3302      	adds	r3, #2
 8003db6:	602b      	str	r3, [r5, #0]
 8003db8:	6822      	ldr	r2, [r4, #0]
 8003dba:	2306      	movs	r3, #6
 8003dbc:	0017      	movs	r7, r2
 8003dbe:	401f      	ands	r7, r3
 8003dc0:	421a      	tst	r2, r3
 8003dc2:	d027      	beq.n	8003e14 <_printf_common+0x8c>
 8003dc4:	0023      	movs	r3, r4
 8003dc6:	3343      	adds	r3, #67	; 0x43
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	1e5a      	subs	r2, r3, #1
 8003dcc:	4193      	sbcs	r3, r2
 8003dce:	6822      	ldr	r2, [r4, #0]
 8003dd0:	0692      	lsls	r2, r2, #26
 8003dd2:	d430      	bmi.n	8003e36 <_printf_common+0xae>
 8003dd4:	0022      	movs	r2, r4
 8003dd6:	9901      	ldr	r1, [sp, #4]
 8003dd8:	9800      	ldr	r0, [sp, #0]
 8003dda:	9e08      	ldr	r6, [sp, #32]
 8003ddc:	3243      	adds	r2, #67	; 0x43
 8003dde:	47b0      	blx	r6
 8003de0:	1c43      	adds	r3, r0, #1
 8003de2:	d025      	beq.n	8003e30 <_printf_common+0xa8>
 8003de4:	2306      	movs	r3, #6
 8003de6:	6820      	ldr	r0, [r4, #0]
 8003de8:	682a      	ldr	r2, [r5, #0]
 8003dea:	68e1      	ldr	r1, [r4, #12]
 8003dec:	2500      	movs	r5, #0
 8003dee:	4003      	ands	r3, r0
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d103      	bne.n	8003dfc <_printf_common+0x74>
 8003df4:	1a8d      	subs	r5, r1, r2
 8003df6:	43eb      	mvns	r3, r5
 8003df8:	17db      	asrs	r3, r3, #31
 8003dfa:	401d      	ands	r5, r3
 8003dfc:	68a3      	ldr	r3, [r4, #8]
 8003dfe:	6922      	ldr	r2, [r4, #16]
 8003e00:	4293      	cmp	r3, r2
 8003e02:	dd01      	ble.n	8003e08 <_printf_common+0x80>
 8003e04:	1a9b      	subs	r3, r3, r2
 8003e06:	18ed      	adds	r5, r5, r3
 8003e08:	2700      	movs	r7, #0
 8003e0a:	42bd      	cmp	r5, r7
 8003e0c:	d120      	bne.n	8003e50 <_printf_common+0xc8>
 8003e0e:	2000      	movs	r0, #0
 8003e10:	e010      	b.n	8003e34 <_printf_common+0xac>
 8003e12:	3701      	adds	r7, #1
 8003e14:	68e3      	ldr	r3, [r4, #12]
 8003e16:	682a      	ldr	r2, [r5, #0]
 8003e18:	1a9b      	subs	r3, r3, r2
 8003e1a:	42bb      	cmp	r3, r7
 8003e1c:	ddd2      	ble.n	8003dc4 <_printf_common+0x3c>
 8003e1e:	0022      	movs	r2, r4
 8003e20:	2301      	movs	r3, #1
 8003e22:	9901      	ldr	r1, [sp, #4]
 8003e24:	9800      	ldr	r0, [sp, #0]
 8003e26:	9e08      	ldr	r6, [sp, #32]
 8003e28:	3219      	adds	r2, #25
 8003e2a:	47b0      	blx	r6
 8003e2c:	1c43      	adds	r3, r0, #1
 8003e2e:	d1f0      	bne.n	8003e12 <_printf_common+0x8a>
 8003e30:	2001      	movs	r0, #1
 8003e32:	4240      	negs	r0, r0
 8003e34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003e36:	2030      	movs	r0, #48	; 0x30
 8003e38:	18e1      	adds	r1, r4, r3
 8003e3a:	3143      	adds	r1, #67	; 0x43
 8003e3c:	7008      	strb	r0, [r1, #0]
 8003e3e:	0021      	movs	r1, r4
 8003e40:	1c5a      	adds	r2, r3, #1
 8003e42:	3145      	adds	r1, #69	; 0x45
 8003e44:	7809      	ldrb	r1, [r1, #0]
 8003e46:	18a2      	adds	r2, r4, r2
 8003e48:	3243      	adds	r2, #67	; 0x43
 8003e4a:	3302      	adds	r3, #2
 8003e4c:	7011      	strb	r1, [r2, #0]
 8003e4e:	e7c1      	b.n	8003dd4 <_printf_common+0x4c>
 8003e50:	0022      	movs	r2, r4
 8003e52:	2301      	movs	r3, #1
 8003e54:	9901      	ldr	r1, [sp, #4]
 8003e56:	9800      	ldr	r0, [sp, #0]
 8003e58:	9e08      	ldr	r6, [sp, #32]
 8003e5a:	321a      	adds	r2, #26
 8003e5c:	47b0      	blx	r6
 8003e5e:	1c43      	adds	r3, r0, #1
 8003e60:	d0e6      	beq.n	8003e30 <_printf_common+0xa8>
 8003e62:	3701      	adds	r7, #1
 8003e64:	e7d1      	b.n	8003e0a <_printf_common+0x82>
	...

08003e68 <_printf_i>:
 8003e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e6a:	b08b      	sub	sp, #44	; 0x2c
 8003e6c:	9206      	str	r2, [sp, #24]
 8003e6e:	000a      	movs	r2, r1
 8003e70:	3243      	adds	r2, #67	; 0x43
 8003e72:	9307      	str	r3, [sp, #28]
 8003e74:	9005      	str	r0, [sp, #20]
 8003e76:	9204      	str	r2, [sp, #16]
 8003e78:	7e0a      	ldrb	r2, [r1, #24]
 8003e7a:	000c      	movs	r4, r1
 8003e7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003e7e:	2a78      	cmp	r2, #120	; 0x78
 8003e80:	d806      	bhi.n	8003e90 <_printf_i+0x28>
 8003e82:	2a62      	cmp	r2, #98	; 0x62
 8003e84:	d808      	bhi.n	8003e98 <_printf_i+0x30>
 8003e86:	2a00      	cmp	r2, #0
 8003e88:	d100      	bne.n	8003e8c <_printf_i+0x24>
 8003e8a:	e0c0      	b.n	800400e <_printf_i+0x1a6>
 8003e8c:	2a58      	cmp	r2, #88	; 0x58
 8003e8e:	d052      	beq.n	8003f36 <_printf_i+0xce>
 8003e90:	0026      	movs	r6, r4
 8003e92:	3642      	adds	r6, #66	; 0x42
 8003e94:	7032      	strb	r2, [r6, #0]
 8003e96:	e022      	b.n	8003ede <_printf_i+0x76>
 8003e98:	0010      	movs	r0, r2
 8003e9a:	3863      	subs	r0, #99	; 0x63
 8003e9c:	2815      	cmp	r0, #21
 8003e9e:	d8f7      	bhi.n	8003e90 <_printf_i+0x28>
 8003ea0:	f7fc f932 	bl	8000108 <__gnu_thumb1_case_shi>
 8003ea4:	001f0016 	.word	0x001f0016
 8003ea8:	fff6fff6 	.word	0xfff6fff6
 8003eac:	fff6fff6 	.word	0xfff6fff6
 8003eb0:	fff6001f 	.word	0xfff6001f
 8003eb4:	fff6fff6 	.word	0xfff6fff6
 8003eb8:	00a8fff6 	.word	0x00a8fff6
 8003ebc:	009a0036 	.word	0x009a0036
 8003ec0:	fff6fff6 	.word	0xfff6fff6
 8003ec4:	fff600b9 	.word	0xfff600b9
 8003ec8:	fff60036 	.word	0xfff60036
 8003ecc:	009efff6 	.word	0x009efff6
 8003ed0:	0026      	movs	r6, r4
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	3642      	adds	r6, #66	; 0x42
 8003ed6:	1d11      	adds	r1, r2, #4
 8003ed8:	6019      	str	r1, [r3, #0]
 8003eda:	6813      	ldr	r3, [r2, #0]
 8003edc:	7033      	strb	r3, [r6, #0]
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e0a7      	b.n	8004032 <_printf_i+0x1ca>
 8003ee2:	6808      	ldr	r0, [r1, #0]
 8003ee4:	6819      	ldr	r1, [r3, #0]
 8003ee6:	1d0a      	adds	r2, r1, #4
 8003ee8:	0605      	lsls	r5, r0, #24
 8003eea:	d50b      	bpl.n	8003f04 <_printf_i+0x9c>
 8003eec:	680d      	ldr	r5, [r1, #0]
 8003eee:	601a      	str	r2, [r3, #0]
 8003ef0:	2d00      	cmp	r5, #0
 8003ef2:	da03      	bge.n	8003efc <_printf_i+0x94>
 8003ef4:	232d      	movs	r3, #45	; 0x2d
 8003ef6:	9a04      	ldr	r2, [sp, #16]
 8003ef8:	426d      	negs	r5, r5
 8003efa:	7013      	strb	r3, [r2, #0]
 8003efc:	4b61      	ldr	r3, [pc, #388]	; (8004084 <_printf_i+0x21c>)
 8003efe:	270a      	movs	r7, #10
 8003f00:	9303      	str	r3, [sp, #12]
 8003f02:	e032      	b.n	8003f6a <_printf_i+0x102>
 8003f04:	680d      	ldr	r5, [r1, #0]
 8003f06:	601a      	str	r2, [r3, #0]
 8003f08:	0641      	lsls	r1, r0, #25
 8003f0a:	d5f1      	bpl.n	8003ef0 <_printf_i+0x88>
 8003f0c:	b22d      	sxth	r5, r5
 8003f0e:	e7ef      	b.n	8003ef0 <_printf_i+0x88>
 8003f10:	680d      	ldr	r5, [r1, #0]
 8003f12:	6819      	ldr	r1, [r3, #0]
 8003f14:	1d08      	adds	r0, r1, #4
 8003f16:	6018      	str	r0, [r3, #0]
 8003f18:	062e      	lsls	r6, r5, #24
 8003f1a:	d501      	bpl.n	8003f20 <_printf_i+0xb8>
 8003f1c:	680d      	ldr	r5, [r1, #0]
 8003f1e:	e003      	b.n	8003f28 <_printf_i+0xc0>
 8003f20:	066d      	lsls	r5, r5, #25
 8003f22:	d5fb      	bpl.n	8003f1c <_printf_i+0xb4>
 8003f24:	680d      	ldr	r5, [r1, #0]
 8003f26:	b2ad      	uxth	r5, r5
 8003f28:	4b56      	ldr	r3, [pc, #344]	; (8004084 <_printf_i+0x21c>)
 8003f2a:	270a      	movs	r7, #10
 8003f2c:	9303      	str	r3, [sp, #12]
 8003f2e:	2a6f      	cmp	r2, #111	; 0x6f
 8003f30:	d117      	bne.n	8003f62 <_printf_i+0xfa>
 8003f32:	2708      	movs	r7, #8
 8003f34:	e015      	b.n	8003f62 <_printf_i+0xfa>
 8003f36:	3145      	adds	r1, #69	; 0x45
 8003f38:	700a      	strb	r2, [r1, #0]
 8003f3a:	4a52      	ldr	r2, [pc, #328]	; (8004084 <_printf_i+0x21c>)
 8003f3c:	9203      	str	r2, [sp, #12]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	6821      	ldr	r1, [r4, #0]
 8003f42:	ca20      	ldmia	r2!, {r5}
 8003f44:	601a      	str	r2, [r3, #0]
 8003f46:	0608      	lsls	r0, r1, #24
 8003f48:	d550      	bpl.n	8003fec <_printf_i+0x184>
 8003f4a:	07cb      	lsls	r3, r1, #31
 8003f4c:	d502      	bpl.n	8003f54 <_printf_i+0xec>
 8003f4e:	2320      	movs	r3, #32
 8003f50:	4319      	orrs	r1, r3
 8003f52:	6021      	str	r1, [r4, #0]
 8003f54:	2710      	movs	r7, #16
 8003f56:	2d00      	cmp	r5, #0
 8003f58:	d103      	bne.n	8003f62 <_printf_i+0xfa>
 8003f5a:	2320      	movs	r3, #32
 8003f5c:	6822      	ldr	r2, [r4, #0]
 8003f5e:	439a      	bics	r2, r3
 8003f60:	6022      	str	r2, [r4, #0]
 8003f62:	0023      	movs	r3, r4
 8003f64:	2200      	movs	r2, #0
 8003f66:	3343      	adds	r3, #67	; 0x43
 8003f68:	701a      	strb	r2, [r3, #0]
 8003f6a:	6863      	ldr	r3, [r4, #4]
 8003f6c:	60a3      	str	r3, [r4, #8]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	db03      	blt.n	8003f7a <_printf_i+0x112>
 8003f72:	2204      	movs	r2, #4
 8003f74:	6821      	ldr	r1, [r4, #0]
 8003f76:	4391      	bics	r1, r2
 8003f78:	6021      	str	r1, [r4, #0]
 8003f7a:	2d00      	cmp	r5, #0
 8003f7c:	d102      	bne.n	8003f84 <_printf_i+0x11c>
 8003f7e:	9e04      	ldr	r6, [sp, #16]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d00c      	beq.n	8003f9e <_printf_i+0x136>
 8003f84:	9e04      	ldr	r6, [sp, #16]
 8003f86:	0028      	movs	r0, r5
 8003f88:	0039      	movs	r1, r7
 8003f8a:	f7fc f94d 	bl	8000228 <__aeabi_uidivmod>
 8003f8e:	9b03      	ldr	r3, [sp, #12]
 8003f90:	3e01      	subs	r6, #1
 8003f92:	5c5b      	ldrb	r3, [r3, r1]
 8003f94:	7033      	strb	r3, [r6, #0]
 8003f96:	002b      	movs	r3, r5
 8003f98:	0005      	movs	r5, r0
 8003f9a:	429f      	cmp	r7, r3
 8003f9c:	d9f3      	bls.n	8003f86 <_printf_i+0x11e>
 8003f9e:	2f08      	cmp	r7, #8
 8003fa0:	d109      	bne.n	8003fb6 <_printf_i+0x14e>
 8003fa2:	6823      	ldr	r3, [r4, #0]
 8003fa4:	07db      	lsls	r3, r3, #31
 8003fa6:	d506      	bpl.n	8003fb6 <_printf_i+0x14e>
 8003fa8:	6863      	ldr	r3, [r4, #4]
 8003faa:	6922      	ldr	r2, [r4, #16]
 8003fac:	4293      	cmp	r3, r2
 8003fae:	dc02      	bgt.n	8003fb6 <_printf_i+0x14e>
 8003fb0:	2330      	movs	r3, #48	; 0x30
 8003fb2:	3e01      	subs	r6, #1
 8003fb4:	7033      	strb	r3, [r6, #0]
 8003fb6:	9b04      	ldr	r3, [sp, #16]
 8003fb8:	1b9b      	subs	r3, r3, r6
 8003fba:	6123      	str	r3, [r4, #16]
 8003fbc:	9b07      	ldr	r3, [sp, #28]
 8003fbe:	0021      	movs	r1, r4
 8003fc0:	9300      	str	r3, [sp, #0]
 8003fc2:	9805      	ldr	r0, [sp, #20]
 8003fc4:	9b06      	ldr	r3, [sp, #24]
 8003fc6:	aa09      	add	r2, sp, #36	; 0x24
 8003fc8:	f7ff fede 	bl	8003d88 <_printf_common>
 8003fcc:	1c43      	adds	r3, r0, #1
 8003fce:	d135      	bne.n	800403c <_printf_i+0x1d4>
 8003fd0:	2001      	movs	r0, #1
 8003fd2:	4240      	negs	r0, r0
 8003fd4:	b00b      	add	sp, #44	; 0x2c
 8003fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fd8:	2220      	movs	r2, #32
 8003fda:	6809      	ldr	r1, [r1, #0]
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	6022      	str	r2, [r4, #0]
 8003fe0:	0022      	movs	r2, r4
 8003fe2:	2178      	movs	r1, #120	; 0x78
 8003fe4:	3245      	adds	r2, #69	; 0x45
 8003fe6:	7011      	strb	r1, [r2, #0]
 8003fe8:	4a27      	ldr	r2, [pc, #156]	; (8004088 <_printf_i+0x220>)
 8003fea:	e7a7      	b.n	8003f3c <_printf_i+0xd4>
 8003fec:	0648      	lsls	r0, r1, #25
 8003fee:	d5ac      	bpl.n	8003f4a <_printf_i+0xe2>
 8003ff0:	b2ad      	uxth	r5, r5
 8003ff2:	e7aa      	b.n	8003f4a <_printf_i+0xe2>
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	680d      	ldr	r5, [r1, #0]
 8003ff8:	1d10      	adds	r0, r2, #4
 8003ffa:	6949      	ldr	r1, [r1, #20]
 8003ffc:	6018      	str	r0, [r3, #0]
 8003ffe:	6813      	ldr	r3, [r2, #0]
 8004000:	062e      	lsls	r6, r5, #24
 8004002:	d501      	bpl.n	8004008 <_printf_i+0x1a0>
 8004004:	6019      	str	r1, [r3, #0]
 8004006:	e002      	b.n	800400e <_printf_i+0x1a6>
 8004008:	066d      	lsls	r5, r5, #25
 800400a:	d5fb      	bpl.n	8004004 <_printf_i+0x19c>
 800400c:	8019      	strh	r1, [r3, #0]
 800400e:	2300      	movs	r3, #0
 8004010:	9e04      	ldr	r6, [sp, #16]
 8004012:	6123      	str	r3, [r4, #16]
 8004014:	e7d2      	b.n	8003fbc <_printf_i+0x154>
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	1d11      	adds	r1, r2, #4
 800401a:	6019      	str	r1, [r3, #0]
 800401c:	6816      	ldr	r6, [r2, #0]
 800401e:	2100      	movs	r1, #0
 8004020:	0030      	movs	r0, r6
 8004022:	6862      	ldr	r2, [r4, #4]
 8004024:	f000 f832 	bl	800408c <memchr>
 8004028:	2800      	cmp	r0, #0
 800402a:	d001      	beq.n	8004030 <_printf_i+0x1c8>
 800402c:	1b80      	subs	r0, r0, r6
 800402e:	6060      	str	r0, [r4, #4]
 8004030:	6863      	ldr	r3, [r4, #4]
 8004032:	6123      	str	r3, [r4, #16]
 8004034:	2300      	movs	r3, #0
 8004036:	9a04      	ldr	r2, [sp, #16]
 8004038:	7013      	strb	r3, [r2, #0]
 800403a:	e7bf      	b.n	8003fbc <_printf_i+0x154>
 800403c:	6923      	ldr	r3, [r4, #16]
 800403e:	0032      	movs	r2, r6
 8004040:	9906      	ldr	r1, [sp, #24]
 8004042:	9805      	ldr	r0, [sp, #20]
 8004044:	9d07      	ldr	r5, [sp, #28]
 8004046:	47a8      	blx	r5
 8004048:	1c43      	adds	r3, r0, #1
 800404a:	d0c1      	beq.n	8003fd0 <_printf_i+0x168>
 800404c:	6823      	ldr	r3, [r4, #0]
 800404e:	079b      	lsls	r3, r3, #30
 8004050:	d415      	bmi.n	800407e <_printf_i+0x216>
 8004052:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004054:	68e0      	ldr	r0, [r4, #12]
 8004056:	4298      	cmp	r0, r3
 8004058:	dabc      	bge.n	8003fd4 <_printf_i+0x16c>
 800405a:	0018      	movs	r0, r3
 800405c:	e7ba      	b.n	8003fd4 <_printf_i+0x16c>
 800405e:	0022      	movs	r2, r4
 8004060:	2301      	movs	r3, #1
 8004062:	9906      	ldr	r1, [sp, #24]
 8004064:	9805      	ldr	r0, [sp, #20]
 8004066:	9e07      	ldr	r6, [sp, #28]
 8004068:	3219      	adds	r2, #25
 800406a:	47b0      	blx	r6
 800406c:	1c43      	adds	r3, r0, #1
 800406e:	d0af      	beq.n	8003fd0 <_printf_i+0x168>
 8004070:	3501      	adds	r5, #1
 8004072:	68e3      	ldr	r3, [r4, #12]
 8004074:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004076:	1a9b      	subs	r3, r3, r2
 8004078:	42ab      	cmp	r3, r5
 800407a:	dcf0      	bgt.n	800405e <_printf_i+0x1f6>
 800407c:	e7e9      	b.n	8004052 <_printf_i+0x1ea>
 800407e:	2500      	movs	r5, #0
 8004080:	e7f7      	b.n	8004072 <_printf_i+0x20a>
 8004082:	46c0      	nop			; (mov r8, r8)
 8004084:	080044a9 	.word	0x080044a9
 8004088:	080044ba 	.word	0x080044ba

0800408c <memchr>:
 800408c:	b2c9      	uxtb	r1, r1
 800408e:	1882      	adds	r2, r0, r2
 8004090:	4290      	cmp	r0, r2
 8004092:	d101      	bne.n	8004098 <memchr+0xc>
 8004094:	2000      	movs	r0, #0
 8004096:	4770      	bx	lr
 8004098:	7803      	ldrb	r3, [r0, #0]
 800409a:	428b      	cmp	r3, r1
 800409c:	d0fb      	beq.n	8004096 <memchr+0xa>
 800409e:	3001      	adds	r0, #1
 80040a0:	e7f6      	b.n	8004090 <memchr+0x4>

080040a2 <memcpy>:
 80040a2:	2300      	movs	r3, #0
 80040a4:	b510      	push	{r4, lr}
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d100      	bne.n	80040ac <memcpy+0xa>
 80040aa:	bd10      	pop	{r4, pc}
 80040ac:	5ccc      	ldrb	r4, [r1, r3]
 80040ae:	54c4      	strb	r4, [r0, r3]
 80040b0:	3301      	adds	r3, #1
 80040b2:	e7f8      	b.n	80040a6 <memcpy+0x4>

080040b4 <memmove>:
 80040b4:	b510      	push	{r4, lr}
 80040b6:	4288      	cmp	r0, r1
 80040b8:	d902      	bls.n	80040c0 <memmove+0xc>
 80040ba:	188b      	adds	r3, r1, r2
 80040bc:	4298      	cmp	r0, r3
 80040be:	d303      	bcc.n	80040c8 <memmove+0x14>
 80040c0:	2300      	movs	r3, #0
 80040c2:	e007      	b.n	80040d4 <memmove+0x20>
 80040c4:	5c8b      	ldrb	r3, [r1, r2]
 80040c6:	5483      	strb	r3, [r0, r2]
 80040c8:	3a01      	subs	r2, #1
 80040ca:	d2fb      	bcs.n	80040c4 <memmove+0x10>
 80040cc:	bd10      	pop	{r4, pc}
 80040ce:	5ccc      	ldrb	r4, [r1, r3]
 80040d0:	54c4      	strb	r4, [r0, r3]
 80040d2:	3301      	adds	r3, #1
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d1fa      	bne.n	80040ce <memmove+0x1a>
 80040d8:	e7f8      	b.n	80040cc <memmove+0x18>
	...

080040dc <_free_r>:
 80040dc:	b570      	push	{r4, r5, r6, lr}
 80040de:	0005      	movs	r5, r0
 80040e0:	2900      	cmp	r1, #0
 80040e2:	d010      	beq.n	8004106 <_free_r+0x2a>
 80040e4:	1f0c      	subs	r4, r1, #4
 80040e6:	6823      	ldr	r3, [r4, #0]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	da00      	bge.n	80040ee <_free_r+0x12>
 80040ec:	18e4      	adds	r4, r4, r3
 80040ee:	0028      	movs	r0, r5
 80040f0:	f000 f8d4 	bl	800429c <__malloc_lock>
 80040f4:	4a1d      	ldr	r2, [pc, #116]	; (800416c <_free_r+0x90>)
 80040f6:	6813      	ldr	r3, [r2, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d105      	bne.n	8004108 <_free_r+0x2c>
 80040fc:	6063      	str	r3, [r4, #4]
 80040fe:	6014      	str	r4, [r2, #0]
 8004100:	0028      	movs	r0, r5
 8004102:	f000 f8d3 	bl	80042ac <__malloc_unlock>
 8004106:	bd70      	pop	{r4, r5, r6, pc}
 8004108:	42a3      	cmp	r3, r4
 800410a:	d908      	bls.n	800411e <_free_r+0x42>
 800410c:	6821      	ldr	r1, [r4, #0]
 800410e:	1860      	adds	r0, r4, r1
 8004110:	4283      	cmp	r3, r0
 8004112:	d1f3      	bne.n	80040fc <_free_r+0x20>
 8004114:	6818      	ldr	r0, [r3, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	1841      	adds	r1, r0, r1
 800411a:	6021      	str	r1, [r4, #0]
 800411c:	e7ee      	b.n	80040fc <_free_r+0x20>
 800411e:	001a      	movs	r2, r3
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d001      	beq.n	800412a <_free_r+0x4e>
 8004126:	42a3      	cmp	r3, r4
 8004128:	d9f9      	bls.n	800411e <_free_r+0x42>
 800412a:	6811      	ldr	r1, [r2, #0]
 800412c:	1850      	adds	r0, r2, r1
 800412e:	42a0      	cmp	r0, r4
 8004130:	d10b      	bne.n	800414a <_free_r+0x6e>
 8004132:	6820      	ldr	r0, [r4, #0]
 8004134:	1809      	adds	r1, r1, r0
 8004136:	1850      	adds	r0, r2, r1
 8004138:	6011      	str	r1, [r2, #0]
 800413a:	4283      	cmp	r3, r0
 800413c:	d1e0      	bne.n	8004100 <_free_r+0x24>
 800413e:	6818      	ldr	r0, [r3, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	1841      	adds	r1, r0, r1
 8004144:	6011      	str	r1, [r2, #0]
 8004146:	6053      	str	r3, [r2, #4]
 8004148:	e7da      	b.n	8004100 <_free_r+0x24>
 800414a:	42a0      	cmp	r0, r4
 800414c:	d902      	bls.n	8004154 <_free_r+0x78>
 800414e:	230c      	movs	r3, #12
 8004150:	602b      	str	r3, [r5, #0]
 8004152:	e7d5      	b.n	8004100 <_free_r+0x24>
 8004154:	6821      	ldr	r1, [r4, #0]
 8004156:	1860      	adds	r0, r4, r1
 8004158:	4283      	cmp	r3, r0
 800415a:	d103      	bne.n	8004164 <_free_r+0x88>
 800415c:	6818      	ldr	r0, [r3, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	1841      	adds	r1, r0, r1
 8004162:	6021      	str	r1, [r4, #0]
 8004164:	6063      	str	r3, [r4, #4]
 8004166:	6054      	str	r4, [r2, #4]
 8004168:	e7ca      	b.n	8004100 <_free_r+0x24>
 800416a:	46c0      	nop			; (mov r8, r8)
 800416c:	200000c4 	.word	0x200000c4

08004170 <_malloc_r>:
 8004170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004172:	2303      	movs	r3, #3
 8004174:	1ccd      	adds	r5, r1, #3
 8004176:	439d      	bics	r5, r3
 8004178:	3508      	adds	r5, #8
 800417a:	0006      	movs	r6, r0
 800417c:	2d0c      	cmp	r5, #12
 800417e:	d21f      	bcs.n	80041c0 <_malloc_r+0x50>
 8004180:	250c      	movs	r5, #12
 8004182:	42a9      	cmp	r1, r5
 8004184:	d81e      	bhi.n	80041c4 <_malloc_r+0x54>
 8004186:	0030      	movs	r0, r6
 8004188:	f000 f888 	bl	800429c <__malloc_lock>
 800418c:	4925      	ldr	r1, [pc, #148]	; (8004224 <_malloc_r+0xb4>)
 800418e:	680a      	ldr	r2, [r1, #0]
 8004190:	0014      	movs	r4, r2
 8004192:	2c00      	cmp	r4, #0
 8004194:	d11a      	bne.n	80041cc <_malloc_r+0x5c>
 8004196:	4f24      	ldr	r7, [pc, #144]	; (8004228 <_malloc_r+0xb8>)
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d104      	bne.n	80041a8 <_malloc_r+0x38>
 800419e:	0021      	movs	r1, r4
 80041a0:	0030      	movs	r0, r6
 80041a2:	f000 f869 	bl	8004278 <_sbrk_r>
 80041a6:	6038      	str	r0, [r7, #0]
 80041a8:	0029      	movs	r1, r5
 80041aa:	0030      	movs	r0, r6
 80041ac:	f000 f864 	bl	8004278 <_sbrk_r>
 80041b0:	1c43      	adds	r3, r0, #1
 80041b2:	d12b      	bne.n	800420c <_malloc_r+0x9c>
 80041b4:	230c      	movs	r3, #12
 80041b6:	0030      	movs	r0, r6
 80041b8:	6033      	str	r3, [r6, #0]
 80041ba:	f000 f877 	bl	80042ac <__malloc_unlock>
 80041be:	e003      	b.n	80041c8 <_malloc_r+0x58>
 80041c0:	2d00      	cmp	r5, #0
 80041c2:	dade      	bge.n	8004182 <_malloc_r+0x12>
 80041c4:	230c      	movs	r3, #12
 80041c6:	6033      	str	r3, [r6, #0]
 80041c8:	2000      	movs	r0, #0
 80041ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041cc:	6823      	ldr	r3, [r4, #0]
 80041ce:	1b5b      	subs	r3, r3, r5
 80041d0:	d419      	bmi.n	8004206 <_malloc_r+0x96>
 80041d2:	2b0b      	cmp	r3, #11
 80041d4:	d903      	bls.n	80041de <_malloc_r+0x6e>
 80041d6:	6023      	str	r3, [r4, #0]
 80041d8:	18e4      	adds	r4, r4, r3
 80041da:	6025      	str	r5, [r4, #0]
 80041dc:	e003      	b.n	80041e6 <_malloc_r+0x76>
 80041de:	6863      	ldr	r3, [r4, #4]
 80041e0:	42a2      	cmp	r2, r4
 80041e2:	d10e      	bne.n	8004202 <_malloc_r+0x92>
 80041e4:	600b      	str	r3, [r1, #0]
 80041e6:	0030      	movs	r0, r6
 80041e8:	f000 f860 	bl	80042ac <__malloc_unlock>
 80041ec:	0020      	movs	r0, r4
 80041ee:	2207      	movs	r2, #7
 80041f0:	300b      	adds	r0, #11
 80041f2:	1d23      	adds	r3, r4, #4
 80041f4:	4390      	bics	r0, r2
 80041f6:	1ac2      	subs	r2, r0, r3
 80041f8:	4298      	cmp	r0, r3
 80041fa:	d0e6      	beq.n	80041ca <_malloc_r+0x5a>
 80041fc:	1a1b      	subs	r3, r3, r0
 80041fe:	50a3      	str	r3, [r4, r2]
 8004200:	e7e3      	b.n	80041ca <_malloc_r+0x5a>
 8004202:	6053      	str	r3, [r2, #4]
 8004204:	e7ef      	b.n	80041e6 <_malloc_r+0x76>
 8004206:	0022      	movs	r2, r4
 8004208:	6864      	ldr	r4, [r4, #4]
 800420a:	e7c2      	b.n	8004192 <_malloc_r+0x22>
 800420c:	2303      	movs	r3, #3
 800420e:	1cc4      	adds	r4, r0, #3
 8004210:	439c      	bics	r4, r3
 8004212:	42a0      	cmp	r0, r4
 8004214:	d0e1      	beq.n	80041da <_malloc_r+0x6a>
 8004216:	1a21      	subs	r1, r4, r0
 8004218:	0030      	movs	r0, r6
 800421a:	f000 f82d 	bl	8004278 <_sbrk_r>
 800421e:	1c43      	adds	r3, r0, #1
 8004220:	d1db      	bne.n	80041da <_malloc_r+0x6a>
 8004222:	e7c7      	b.n	80041b4 <_malloc_r+0x44>
 8004224:	200000c4 	.word	0x200000c4
 8004228:	200000c8 	.word	0x200000c8

0800422c <_realloc_r>:
 800422c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800422e:	0007      	movs	r7, r0
 8004230:	000d      	movs	r5, r1
 8004232:	0016      	movs	r6, r2
 8004234:	2900      	cmp	r1, #0
 8004236:	d105      	bne.n	8004244 <_realloc_r+0x18>
 8004238:	0011      	movs	r1, r2
 800423a:	f7ff ff99 	bl	8004170 <_malloc_r>
 800423e:	0004      	movs	r4, r0
 8004240:	0020      	movs	r0, r4
 8004242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004244:	2a00      	cmp	r2, #0
 8004246:	d103      	bne.n	8004250 <_realloc_r+0x24>
 8004248:	f7ff ff48 	bl	80040dc <_free_r>
 800424c:	0034      	movs	r4, r6
 800424e:	e7f7      	b.n	8004240 <_realloc_r+0x14>
 8004250:	f000 f834 	bl	80042bc <_malloc_usable_size_r>
 8004254:	002c      	movs	r4, r5
 8004256:	42b0      	cmp	r0, r6
 8004258:	d2f2      	bcs.n	8004240 <_realloc_r+0x14>
 800425a:	0031      	movs	r1, r6
 800425c:	0038      	movs	r0, r7
 800425e:	f7ff ff87 	bl	8004170 <_malloc_r>
 8004262:	1e04      	subs	r4, r0, #0
 8004264:	d0ec      	beq.n	8004240 <_realloc_r+0x14>
 8004266:	0029      	movs	r1, r5
 8004268:	0032      	movs	r2, r6
 800426a:	f7ff ff1a 	bl	80040a2 <memcpy>
 800426e:	0029      	movs	r1, r5
 8004270:	0038      	movs	r0, r7
 8004272:	f7ff ff33 	bl	80040dc <_free_r>
 8004276:	e7e3      	b.n	8004240 <_realloc_r+0x14>

08004278 <_sbrk_r>:
 8004278:	2300      	movs	r3, #0
 800427a:	b570      	push	{r4, r5, r6, lr}
 800427c:	4d06      	ldr	r5, [pc, #24]	; (8004298 <_sbrk_r+0x20>)
 800427e:	0004      	movs	r4, r0
 8004280:	0008      	movs	r0, r1
 8004282:	602b      	str	r3, [r5, #0]
 8004284:	f7fc fea4 	bl	8000fd0 <_sbrk>
 8004288:	1c43      	adds	r3, r0, #1
 800428a:	d103      	bne.n	8004294 <_sbrk_r+0x1c>
 800428c:	682b      	ldr	r3, [r5, #0]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d000      	beq.n	8004294 <_sbrk_r+0x1c>
 8004292:	6023      	str	r3, [r4, #0]
 8004294:	bd70      	pop	{r4, r5, r6, pc}
 8004296:	46c0      	nop			; (mov r8, r8)
 8004298:	20000264 	.word	0x20000264

0800429c <__malloc_lock>:
 800429c:	b510      	push	{r4, lr}
 800429e:	4802      	ldr	r0, [pc, #8]	; (80042a8 <__malloc_lock+0xc>)
 80042a0:	f000 f814 	bl	80042cc <__retarget_lock_acquire_recursive>
 80042a4:	bd10      	pop	{r4, pc}
 80042a6:	46c0      	nop			; (mov r8, r8)
 80042a8:	2000026c 	.word	0x2000026c

080042ac <__malloc_unlock>:
 80042ac:	b510      	push	{r4, lr}
 80042ae:	4802      	ldr	r0, [pc, #8]	; (80042b8 <__malloc_unlock+0xc>)
 80042b0:	f000 f80d 	bl	80042ce <__retarget_lock_release_recursive>
 80042b4:	bd10      	pop	{r4, pc}
 80042b6:	46c0      	nop			; (mov r8, r8)
 80042b8:	2000026c 	.word	0x2000026c

080042bc <_malloc_usable_size_r>:
 80042bc:	1f0b      	subs	r3, r1, #4
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	1f18      	subs	r0, r3, #4
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	da01      	bge.n	80042ca <_malloc_usable_size_r+0xe>
 80042c6:	580b      	ldr	r3, [r1, r0]
 80042c8:	18c0      	adds	r0, r0, r3
 80042ca:	4770      	bx	lr

080042cc <__retarget_lock_acquire_recursive>:
 80042cc:	4770      	bx	lr

080042ce <__retarget_lock_release_recursive>:
 80042ce:	4770      	bx	lr

080042d0 <_init>:
 80042d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042d2:	46c0      	nop			; (mov r8, r8)
 80042d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042d6:	bc08      	pop	{r3}
 80042d8:	469e      	mov	lr, r3
 80042da:	4770      	bx	lr

080042dc <_fini>:
 80042dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042de:	46c0      	nop			; (mov r8, r8)
 80042e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042e2:	bc08      	pop	{r3}
 80042e4:	469e      	mov	lr, r3
 80042e6:	4770      	bx	lr
