
---------- Begin Simulation Statistics ----------
final_tick                               114459049000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 271123                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661096                       # Number of bytes of host memory used
host_op_rate                                   296695                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   368.84                       # Real time elapsed on the host
host_tick_rate                              310325105                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114459                       # Number of seconds simulated
sim_ticks                                114459049000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431867                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.144590                       # CPI: cycles per instruction
system.cpu.discardedOps                        729538                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3671627                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.873675                       # IPC: instructions per cycle
system.cpu.numCycles                        114459049                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954855     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646356     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534684     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431867                       # Class of committed instruction
system.cpu.tickCycles                       110787422                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83535                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          549                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       121298                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            553                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20634732                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16527247                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153917                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8837497                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8746865                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.974461                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050605                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300037                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133963                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1206                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35652422                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35652422                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35655736                       # number of overall hits
system.cpu.dcache.overall_hits::total        35655736                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        84838                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84838                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        84885                       # number of overall misses
system.cpu.dcache.overall_misses::total         84885                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7078781000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7078781000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7078781000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7078781000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737260                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737260                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740621                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002374                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002374                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002375                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002375                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83438.801009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83438.801009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83392.601755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83392.601755                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        52187                       # number of writebacks
system.cpu.dcache.writebacks::total             52187                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24236                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60643                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5529696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5529696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5532034000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5532034000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001696                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001696                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001697                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001697                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91246.097489                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91246.097489                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91222.960606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91222.960606                       # average overall mshr miss latency
system.cpu.dcache.replacements                  60131                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21453134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21453134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29499                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29499                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1408334000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1408334000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47741.753958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47741.753958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7712                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7712                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21787                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21787                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1145399000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1145399000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52572.589159                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52572.589159                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55339                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55339                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5670447000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5670447000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102467.464175                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102467.464175                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16524                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16524                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38815                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38815                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4384297000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4384297000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112953.677702                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112953.677702                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3314                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3314                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           47                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           47                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2338000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2338000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012199                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012199                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 57024.390244                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 57024.390244                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.308951                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35894543                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            591.899197                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.308951                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998650                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998650                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         143735783                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        143735783                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49921741                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208388                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039470                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28666520                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28666520                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28666520                       # number of overall hits
system.cpu.icache.overall_hits::total        28666520                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          519                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            519                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          519                       # number of overall misses
system.cpu.icache.overall_misses::total           519                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53089000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53089000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53089000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53089000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28667039                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28667039                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28667039                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28667039                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102290.944123                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102290.944123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102290.944123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102290.944123                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.icache.writebacks::total                 5                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          519                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          519                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          519                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          519                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52051000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52051000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52051000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52051000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100290.944123                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100290.944123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100290.944123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100290.944123                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28666520                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28666520                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          519                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           519                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53089000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53089000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28667039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28667039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102290.944123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102290.944123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52051000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52051000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100290.944123                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100290.944123                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           512.997299                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28667039                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               519                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          55235.142582                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   512.997299                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.500974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.500974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          514                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          514                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.501953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         114668675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        114668675                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 114459049000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431867                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15014                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15020                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data               15014                       # number of overall hits
system.l2.overall_hits::total                   15020                       # number of overall hits
system.l2.demand_misses::.cpu.inst                513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45629                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46142                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               513                       # number of overall misses
system.l2.overall_misses::.cpu.data             45629                       # number of overall misses
system.l2.overall_misses::total                 46142                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50355000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5034783000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5085138000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50355000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5034783000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5085138000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              519                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61162                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             519                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61162                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.752420                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.754423                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.752420                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.754423                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98157.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110341.734423                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110206.276278                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98157.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110341.734423                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110206.276278                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37327                       # number of writebacks
system.l2.writebacks::total                     37327                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46136                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46136                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40035000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4121895000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4161930000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40035000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4121895000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4161930000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.752337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.754325                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.752337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.754325                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78193.359375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90344.884271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90210.031212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78193.359375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90344.884271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90210.031212                       # average overall mshr miss latency
system.l2.replacements                          37947                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        52187                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52187                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        52187                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52187                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            4                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                4                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            4                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            4                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4267789000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4267789000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109960.553437                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109960.553437                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3491549000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3491549000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89960.553437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89960.553437                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50355000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50355000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98157.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98157.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40035000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40035000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78193.359375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78193.359375                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    766994000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    766994000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.312305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.312305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112511.955406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112511.955406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    630346000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    630346000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.312076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.312076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92534.644745                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92534.644745                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8012.897150                       # Cycle average of tags in use
system.l2.tags.total_refs                      121269                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46139                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.628340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.609402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        24.744957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7987.542791                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978137                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2542                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5397                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1016379                       # Number of tag accesses
system.l2.tags.data_accesses                  1016379                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000763986500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2090                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2090                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              158429                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35268                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46136                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37327                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46136                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37327                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     29                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46136                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37327                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.059809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.974201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.458502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2089     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2090                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.851675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.836864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.710322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              235     11.24%     11.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1695     81.10%     92.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              160      7.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2090                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2952704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2388928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     25.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  114458688000                       # Total gap between requests
system.mem_ctrls.avgGap                    1371370.40                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2918080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2387840                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 286285.796416148834                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25494532.983582627028                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 20861959.109934594482                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          512                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45624                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37327                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13758000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1777848750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2561668664750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26871.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38967.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  68627767.16                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2919936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2952704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2388928                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2388928                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          512                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45624                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46136                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37327                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37327                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       286286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25510748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         25797034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       286286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       286286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     20871465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        20871465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     20871465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       286286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25510748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        46668499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46107                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37310                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2327                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               927100500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             230535000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1791606750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20107.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38857.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21215                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25237                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            46.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.64                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        36964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   144.427659                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.167825                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   159.970857                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21054     56.96%     56.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10311     27.89%     84.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2268      6.14%     90.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1479      4.00%     94.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          863      2.33%     97.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          319      0.86%     98.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          197      0.53%     98.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          132      0.36%     99.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          341      0.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        36964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2950848                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2387840                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               25.780819                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               20.861959                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       131890080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        70097445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      163877280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      96966720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9035208000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25195161090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22735297440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   57428498055                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   501.738382                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  58860204000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3822000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51776845000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       132040020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        70180935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      165326700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      97791480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9035208000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25659919710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22343921760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   57504388605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.401419                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  57839144250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3822000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52797904750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7324                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37327                       # Transaction distribution
system.membus.trans_dist::CleanEvict               72                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7324                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       129671                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 129671                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5341632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5341632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46136                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46136    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46136                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           232843000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          248341000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             22347                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        89514                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8564                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38815                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38815                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           519                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21828                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1043                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       181417                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                182460                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7221120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7254656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           37947                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2388928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005842                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.076738                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98534     99.42%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    571      0.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99109                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 114459049000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          225682000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1557999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         181933995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
