#ifndef SSPModule_H
#define SSPModule_H

#include "RootHeader.h"
//#include "SSP_Histograms.h"
#include "SSP_SumHist.h"
//#include "SSP_WaveCapture.h"
//#include "SSP_Config.h"
#include "SSP_Status.h"
//#include "SSP_Scalers.h"
//#include "SSP_Fiber.h"
//#include "SSP_Testing.h"
#include "SSP_SerialScope.h"
#include "ModuleFrame.h"

class SSPModule	: public ModuleFrame
{
public:
	SSPModule(const TGWindow *p, CrateMsgClient *pClient, unsigned int baseAddr) : ModuleFrame(p, pClient, baseAddr)
	{
		SetupRegisters();

		TGCompositeFrame *tFrame;
		AddFrame(pSSPTabs = new TGTab(this), new TGLayoutHints(kLHintsBottom | kLHintsRight | kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("Config");		tFrame->AddFrame(pSSPConfig = new SSP_Config(tFrame, pVMEClient, BaseAddr), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("Histograms");	tFrame->AddFrame(pSSPHistograms = new SSP_Histograms(tFrame, pVMEClient, BaseAddr), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));

		tFrame = pSSPTabs->AddTab("SumHist");		tFrame->AddFrame(new SSP_SumHist(tFrame, this), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
		tFrame = pSSPTabs->AddTab("Status");		tFrame->AddFrame(new SSP_Status(tFrame, this), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
		tFrame = pSSPTabs->AddTab("Fiber 0");		tFrame->AddFrame(new SSP_SerialScope(tFrame, this, 0), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
		tFrame = pSSPTabs->AddTab("Fiber 1");		tFrame->AddFrame(new SSP_SerialScope(tFrame, this, 1), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
		tFrame = pSSPTabs->AddTab("Fiber 2");		tFrame->AddFrame(new SSP_SerialScope(tFrame, this, 2), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
		tFrame = pSSPTabs->AddTab("Fiber 3");		tFrame->AddFrame(new SSP_SerialScope(tFrame, this, 3), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
		tFrame = pSSPTabs->AddTab("Fiber 4");		tFrame->AddFrame(new SSP_SerialScope(tFrame, this, 4), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
		tFrame = pSSPTabs->AddTab("Fiber 5");		tFrame->AddFrame(new SSP_SerialScope(tFrame, this, 5), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
		tFrame = pSSPTabs->AddTab("Fiber 6");		tFrame->AddFrame(new SSP_SerialScope(tFrame, this, 6), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
		tFrame = pSSPTabs->AddTab("Fiber 7");		tFrame->AddFrame(new SSP_SerialScope(tFrame, this, 7), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("SWA VXS 1");		tFrame->AddFrame(new SSP_SerialScope(tFrame, this, 9), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("WaveCapture");	tFrame->AddFrame(new SSP_WaveCapture(tFrame, this), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("Scalers");		tFrame->AddFrame(new SSP_Scalers(tFrame, this), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("SWA VXS 0");	tFrame->AddFrame(new SSP_Fiber(tFrame, this, GTX_VXS, 8), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("SWA VXS 1");	tFrame->AddFrame(new SSP_Fiber(tFrame, this, GTX_VXS, 9), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("Fiber 0");		tFrame->AddFrame(new SSP_Fiber(tFrame, this, GTX_FIB, 0), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("Fiber 1");		tFrame->AddFrame(new SSP_Fiber(tFrame, this, GTX_FIB, 1), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("Fiber 2");		tFrame->AddFrame(new SSP_Fiber(tFrame, this, GTX_FIB, 2), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("Fiber 3");		tFrame->AddFrame(new SSP_Fiber(tFrame, this, GTX_FIB, 3), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("Fiber 4");		tFrame->AddFrame(new SSP_Fiber(tFrame, this, GTX_FIB, 4), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("Fiber 5");		tFrame->AddFrame(new SSP_Fiber(tFrame, this, GTX_FIB, 5), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("Fiber 6");		tFrame->AddFrame(new SSP_Fiber(tFrame, this, GTX_FIB, 6), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("Fiber 7");		tFrame->AddFrame(new SSP_Fiber(tFrame, this, GTX_FIB, 7), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));
//		tFrame = pSSPTabs->AddTab("Testing");		tFrame->AddFrame(new SSP_Testing(tFrame, this), new TGLayoutHints(kLHintsExpandX | kLHintsExpandY));

		strSlotIdentifier.Form("%d", (BaseAddr>>19) & 0x1F);
	}

	void SetupRegisters()
	{
#define SSP_SDIOMUX_NAME_MAP		{\
											28,\
											{"0","1","SYNC","TRIG1","TRIG2","FPIN0","FPIN1","FPIN2","FPIN3","FPIN4","P2IN0","P2IN1","P2IN2","P2IN3","P2IN4","P2IN5","P2IN6","P2IN7","PULSER","BUSY","TRIGBIT0","TRIGBIT1","TRIGBIT2","TRIGBIT3","TRIGBIT4","TRIGBIT5","TRIGBIT6","TRIGBIT7"},\
											{0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27}\
										}

		static RegMemDesc regs[] = {
			{"Config", 0},
				{"Spi", 0},
					{"WrData",				REGMEM_DESC_FLAGS_HEX,		{0x0008, 0, 8, 32}},
					{"RdData",				REGMEM_DESC_FLAGS_HEX,		{0x000C, 0, 8, 32}},
					{"NCSSet",				REGMEM_DESC_FLAGS_UINT,		{0x0008, 8, 1, 32}},
					{"NCSClear",			REGMEM_DESC_FLAGS_UINT,		{0x0008, 9, 1, 32}},
					{"Start",				REGMEM_DESC_FLAGS_UINT,		{0x0008, 10, 1, 32}},
					{"Done",					REGMEM_DESC_FLAGS_UINT,		{0x000C, 11, 1, 32}},
				{NULL, 0},
				{"BoardId",				REGMEM_DESC_FLAGS_HEX,		{0x0000, 0, 32, 32}},
				{"FirmwareRev",		REGMEM_DESC_FLAGS_HEX,		{0x0004, 0, 32, 32}},
			{NULL, 0},
			{"Clk", 0},
				{"Drp", 0},
					{"Addr",				REGMEM_DESC_FLAGS_HEX,		{0x0100, 16, 5, 32}},
					{"WrEn",				REGMEM_DESC_FLAGS_UINT,		{0x0100, 21, 1, 32}},
					{"Den",				REGMEM_DESC_FLAGS_UINT,		{0x0100, 22, 1, 32}},
					{"WrData",			REGMEM_DESC_FLAGS_HEX,		{0x0100, 0, 16, 32}},
					{"RdData",			REGMEM_DESC_FLAGS_HEX,		{0x0104, 0, 16, 32}},
					{"RdDataValid",	REGMEM_DESC_FLAGS_UINT,		{0x0104, 16, 1, 32}},
				{NULL, 0},
				{"ClkSerdes",			REGMEM_DESC_FLAGS_STRING,	{0x0100, 24, 2, 32}, {4,{"DISABLED","VXS","P2","LOCAL"},{0,1,2,3}}},
				{"ClkLogic",			REGMEM_DESC_FLAGS_STRING,	{0x0100, 26, 2, 32}, {4,{"DISABLED","VXS","P2","LOCAL"},{0,1,2,3}}},
				{"ClkPllReset",		REGMEM_DESC_FLAGS_UINT,		{0x0100, 31, 1, 32}},
				{"ClkPllLocked",		REGMEM_DESC_FLAGS_UINT,		{0x0104, 17, 1, 32}},
			{NULL, 0},
			{"Sd", 0},
				{"I/O Muxing", 0},
					{"FpOut0",					REGMEM_DESC_FLAGS_STRING,	{0x0200, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"FpOut1",					REGMEM_DESC_FLAGS_STRING,	{0x0204, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"FpOut2",					REGMEM_DESC_FLAGS_STRING,	{0x0208, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"FpOut3",					REGMEM_DESC_FLAGS_STRING,	{0x020C, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"FpOut4",					REGMEM_DESC_FLAGS_STRING,	{0x0210, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"Gpio0",					REGMEM_DESC_FLAGS_STRING,	{0x0214, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"Gpio1",					REGMEM_DESC_FLAGS_STRING,	{0x0218, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"P2Out0",					REGMEM_DESC_FLAGS_STRING,	{0x021C, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"P2Out1",					REGMEM_DESC_FLAGS_STRING,	{0x0220, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"P2Out2",					REGMEM_DESC_FLAGS_STRING,	{0x0224, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"P2Out3",					REGMEM_DESC_FLAGS_STRING,	{0x0228, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"P2Out4",					REGMEM_DESC_FLAGS_STRING,	{0x022C, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"P2Out5",					REGMEM_DESC_FLAGS_STRING,	{0x0230, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"P2Out6",					REGMEM_DESC_FLAGS_STRING,	{0x0234, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"P2Out7",					REGMEM_DESC_FLAGS_STRING,	{0x0238, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"Trig",						REGMEM_DESC_FLAGS_STRING,	{0x023C, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
					{"Sync",						REGMEM_DESC_FLAGS_STRING,	{0x0240, 0, 5, 32},	SSP_SDIOMUX_NAME_MAP},
				{NULL, 0},
				{"Pulser", 0},
					{"Period",					REGMEM_DESC_FLAGS_UINT,		{0x0280, 0, 32, 32}},
					{"LowCycles",				REGMEM_DESC_FLAGS_UINT,		{0x0284, 0, 32, 32}},
					{"NPulses",					REGMEM_DESC_FLAGS_UINT,		{0x0288, 0, 32, 32}},
					{"Start",					REGMEM_DESC_FLAGS_UINT,		{0x028C, 0, 0, 32}},
					{"Done",						REGMEM_DESC_FLAGS_UINT,		{0x0290, 0, 1, 32}},
				{NULL, 0},
				{"Scalers", 0},
					{"Disable",					REGMEM_DESC_FLAGS_UINT,		{0x0300, 0, 1, 32}},
					{"SysClk50",				REGMEM_DESC_FLAGS_UINT,		{0x0304, 0, 32, 32}},
					{"GClk250",					REGMEM_DESC_FLAGS_UINT,		{0x0308, 0, 32, 32}},
					{"Sync",						REGMEM_DESC_FLAGS_UINT,		{0x030C, 0, 32, 32}},
					{"Trig1",					REGMEM_DESC_FLAGS_UINT,		{0x0310, 0, 32, 32}},
					{"Trig2",					REGMEM_DESC_FLAGS_UINT,		{0x0314, 0, 32, 32}},
					{"Gpio0",					REGMEM_DESC_FLAGS_UINT,		{0x0318, 0, 32, 32}},
					{"Gpio1",					REGMEM_DESC_FLAGS_UINT,		{0x031C, 0, 32, 32}},
					{"FpIn0",					REGMEM_DESC_FLAGS_UINT,		{0x0320, 0, 32, 32}},
					{"FpIn1",					REGMEM_DESC_FLAGS_UINT,		{0x0324, 0, 32, 32}},
					{"FpIn2",					REGMEM_DESC_FLAGS_UINT,		{0x0328, 0, 32, 32}},
					{"FpIn3",					REGMEM_DESC_FLAGS_UINT,		{0x032C, 0, 32, 32}},
					{"FpIn4",					REGMEM_DESC_FLAGS_UINT,		{0x0330, 0, 32, 32}},
					{"FpOut0",					REGMEM_DESC_FLAGS_UINT,		{0x0334, 0, 32, 32}},
					{"FpOut1",					REGMEM_DESC_FLAGS_UINT,		{0x0338, 0, 32, 32}},
					{"FpOut2",					REGMEM_DESC_FLAGS_UINT,		{0x033C, 0, 32, 32}},
					{"FpOut3",					REGMEM_DESC_FLAGS_UINT,		{0x0340, 0, 32, 32}},
					{"FpOut4",					REGMEM_DESC_FLAGS_UINT,		{0x0344, 0, 32, 32}},
					{"Busy",						REGMEM_DESC_FLAGS_UINT,		{0x0348, 0, 32, 32}},
					{"BusyCycles",				REGMEM_DESC_FLAGS_UINT,		{0x034C, 0, 32, 32}},
					{"P2In0",					REGMEM_DESC_FLAGS_UINT,		{0x0350, 0, 32, 32}},
					{"P2In1",					REGMEM_DESC_FLAGS_UINT,		{0x0354, 0, 32, 32}},
					{"P2In2",					REGMEM_DESC_FLAGS_UINT,		{0x0358, 0, 32, 32}},
					{"P2In3",					REGMEM_DESC_FLAGS_UINT,		{0x035C, 0, 32, 32}},
					{"P2In4",					REGMEM_DESC_FLAGS_UINT,		{0x0360, 0, 32, 32}},
					{"P2In5",					REGMEM_DESC_FLAGS_UINT,		{0x0364, 0, 32, 32}},
					{"P2In6",					REGMEM_DESC_FLAGS_UINT,		{0x0368, 0, 32, 32}},
					{"P2In7",					REGMEM_DESC_FLAGS_UINT,		{0x036C, 0, 32, 32}},
					{"P2Out0",					REGMEM_DESC_FLAGS_UINT,		{0x0370, 0, 32, 32}},
					{"P2Out1",					REGMEM_DESC_FLAGS_UINT,		{0x0374, 0, 32, 32}},
					{"P2Out2",					REGMEM_DESC_FLAGS_UINT,		{0x0378, 0, 32, 32}},
					{"P2Out3",					REGMEM_DESC_FLAGS_UINT,		{0x037C, 0, 32, 32}},
					{"P2Out4",					REGMEM_DESC_FLAGS_UINT,		{0x0380, 0, 32, 32}},
					{"P2Out5",					REGMEM_DESC_FLAGS_UINT,		{0x0384, 0, 32, 32}},
					{"P2Out6",					REGMEM_DESC_FLAGS_UINT,		{0x0388, 0, 32, 32}},
					{"P2Out7",					REGMEM_DESC_FLAGS_UINT,		{0x038C, 0, 32, 32}},
				{NULL, 0},
			{NULL, 0},
			{"Trigger", 0},
				{"SumHistogram", 0},
					{"Threshold",			REGMEM_DESC_FLAGS_UINT,		{0x0414, 0, 32, 32}},
					{"WindowNSB",			REGMEM_DESC_FLAGS_UINT,		{0x0418, 0, 8, 32}},
					{"WindowNSA",			REGMEM_DESC_FLAGS_UINT,		{0x0418, 16, 8, 32}},
				{NULL, 0},
				{"Fiber", 0},
					{"F1Enable",			REGMEM_DESC_FLAGS_UINT,		{0x0400, 0, 1, 32}},
					{"F2Enable",			REGMEM_DESC_FLAGS_UINT,		{0x0400, 1, 1, 32}},
					{"F3Enable",			REGMEM_DESC_FLAGS_UINT,		{0x0400, 2, 1, 32}},
					{"F4Enable",			REGMEM_DESC_FLAGS_UINT,		{0x0400, 3, 1, 32}},
					{"F5Enable",			REGMEM_DESC_FLAGS_UINT,		{0x0400, 4, 1, 32}},
					{"F6Enable",			REGMEM_DESC_FLAGS_UINT,		{0x0400, 5, 1, 32}},
					{"F7Enable",			REGMEM_DESC_FLAGS_UINT,		{0x0400, 6, 1, 32}},
					{"F8Enable",			REGMEM_DESC_FLAGS_UINT,		{0x0400, 7, 1, 32}},
				{NULL, 0},
				{"GtpSource",			REGMEM_DESC_FLAGS_STRING,	{0x0400, 8, 8, 32},	{9,{"F1","F2","F3","F4","F5","F6","F7","F8","SUM"},{0,1,2,3,4,5,6,7,8}}},
			{NULL, 0},
			{"SerDes", 0},
				{"F1", 0},
					{"Drp", 0},
						{"WrEn",					REGMEM_DESC_FLAGS_UINT,		{0x100C, 24, 1, 32}},
						{"DenTile0",			REGMEM_DESC_FLAGS_UINT,		{0x100C, 25, 1, 32}},
						{"DenTile1",			REGMEM_DESC_FLAGS_UINT,		{0x100C, 26, 1, 32}},
						{"Addr",					REGMEM_DESC_FLAGS_HEX,		{0x100C, 16, 7, 32}},
						{"WrData",				REGMEM_DESC_FLAGS_HEX,		{0x100C, 0, 16, 32}},
						{"RdData",				REGMEM_DESC_FLAGS_UINT,		{0x1014, 0, 16, 32}},
						{"RdDataValid",		REGMEM_DESC_FLAGS_UINT,		{0x1014, 16, 1, 32}},
					{NULL, 0},
					{"Settings", 0},
						{"Loopback",			REGMEM_DESC_FLAGS_STRING,	{0x1000, 2, 3, 32},	{5,{"DISABLED","NEARPCS","NEARPMA","FARPMA","FARPCS"},{0,1,2,4,6}}},
						{"RxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1000, 5, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"TxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1000, 7, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"RxEqMix0",			REGMEM_DESC_FLAGS_STRING,	{0x1004, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp0",			REGMEM_DESC_FLAGS_STRING,	{0x1004, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff0",			REGMEM_DESC_FLAGS_UINT,		{0x1004, 6, 3, 32}},
						{"TxDiffCtrl0",		REGMEM_DESC_FLAGS_STRING,	{0x1004, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix1",			REGMEM_DESC_FLAGS_STRING,	{0x1004, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp1",			REGMEM_DESC_FLAGS_STRING,	{0x1004, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff1",			REGMEM_DESC_FLAGS_UINT,		{0x1004, 22, 3, 32}},
						{"TxDiffCtrl1",		REGMEM_DESC_FLAGS_STRING,	{0x1004, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix2",			REGMEM_DESC_FLAGS_STRING,	{0x1008, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp2",			REGMEM_DESC_FLAGS_STRING,	{0x1008, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff2",			REGMEM_DESC_FLAGS_UINT,		{0x1008, 6, 3, 32}},
						{"TxDiffCtrl2",		REGMEM_DESC_FLAGS_STRING,	{0x1008, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix3",			REGMEM_DESC_FLAGS_STRING,	{0x1008, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp3",			REGMEM_DESC_FLAGS_STRING,	{0x1008, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff3",			REGMEM_DESC_FLAGS_UINT,		{0x1008, 22, 3, 32}},
						{"TxDiffCtrl3",		REGMEM_DESC_FLAGS_STRING,	{0x1008, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
					{NULL, 0},
					{"CrateId",				REGMEM_DESC_FLAGS_UINT,		{0x1020, 0, 16, 32}},
					{"PowerDown",			REGMEM_DESC_FLAGS_UINT,		{0x1000, 0, 1, 32}},
					{"GTReset",				REGMEM_DESC_FLAGS_UINT,		{0x1000, 1, 1, 32}},
					{"LinkReset",			REGMEM_DESC_FLAGS_UINT,		{0x1000, 9, 1, 32}},
					{"BitErrCntRst",		REGMEM_DESC_FLAGS_UINT,		{0x1000, 10, 1, 32}},
					{"BitErrCntEn",		REGMEM_DESC_FLAGS_UINT,		{0x1000, 11, 1, 32}},
					{"BitErrCnt0",			REGMEM_DESC_FLAGS_UINT,		{0x1018, 0, 16, 32}},
					{"BitErrCnt1",			REGMEM_DESC_FLAGS_UINT,		{0x1018, 16, 16, 32}},
					{"BitErrCnt2",			REGMEM_DESC_FLAGS_UINT,		{0x101C, 0, 16, 32}},
					{"BitErrCnt3",			REGMEM_DESC_FLAGS_UINT,		{0x101C, 16, 16, 32}},
					{"HardErr0",			REGMEM_DESC_FLAGS_UINT,		{0x1010, 0, 1, 32}},
					{"HardErr1",			REGMEM_DESC_FLAGS_UINT,		{0x1010, 1, 1, 32}},
					{"HardErr2",			REGMEM_DESC_FLAGS_UINT,		{0x1010, 2, 1, 32}},
					{"HardErr3",			REGMEM_DESC_FLAGS_UINT,		{0x1010, 3, 1, 32}},
					{"LaneUp0",				REGMEM_DESC_FLAGS_UINT,		{0x1010, 4, 1, 32}},
					{"LaneUp1",				REGMEM_DESC_FLAGS_UINT,		{0x1010, 5, 1, 32}},
					{"LaneUp2",				REGMEM_DESC_FLAGS_UINT,		{0x1010, 6, 1, 32}},
					{"LaneUp3",				REGMEM_DESC_FLAGS_UINT,		{0x1010, 7, 1, 32}},
					{"RxPolarity0",		REGMEM_DESC_FLAGS_UINT,		{0x1010, 8, 1, 32}},
					{"RxPolarity1",		REGMEM_DESC_FLAGS_UINT,		{0x1010, 9, 1, 32}},
					{"RxPolarity2",		REGMEM_DESC_FLAGS_UINT,		{0x1010, 10, 1, 32}},
					{"RxPolarity3",		REGMEM_DESC_FLAGS_UINT,		{0x1010, 11, 1, 32}},
					{"ChannelUp",			REGMEM_DESC_FLAGS_UINT,		{0x1010, 12, 1, 32}},
					{"TxLock",				REGMEM_DESC_FLAGS_UINT,		{0x1010, 13, 1, 32}},
					{"RxSrcRdyN",			REGMEM_DESC_FLAGS_UINT,		{0x1010, 14, 1, 32}},
				{NULL, 0},
				{"F2", 0},
					{"Drp", 0},
						{"WrEn",					REGMEM_DESC_FLAGS_UINT,		{0x110C, 24, 1, 32}},
						{"DenTile0",			REGMEM_DESC_FLAGS_UINT,		{0x110C, 25, 1, 32}},
						{"DenTile1",			REGMEM_DESC_FLAGS_UINT,		{0x110C, 26, 1, 32}},
						{"Addr",					REGMEM_DESC_FLAGS_HEX,		{0x110C, 16, 7, 32}},
						{"WrData",				REGMEM_DESC_FLAGS_HEX,		{0x110C, 0, 16, 32}},
						{"RdData",				REGMEM_DESC_FLAGS_UINT,		{0x1114, 0, 16, 32}},
						{"RdDataValid",		REGMEM_DESC_FLAGS_UINT,		{0x1114, 16, 1, 32}},
					{NULL, 0},
					{"Settings", 0},
						{"Loopback",			REGMEM_DESC_FLAGS_STRING,	{0x1100, 2, 3, 32},	{5,{"DISABLED","NEARPCS","NEARPMA","FARPMA","FARPCS"},{0,1,2,4,6}}},
						{"RxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1100, 5, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"TxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1100, 7, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"RxEqMix0",			REGMEM_DESC_FLAGS_STRING,	{0x1104, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp0",			REGMEM_DESC_FLAGS_STRING,	{0x1104, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff0",			REGMEM_DESC_FLAGS_UINT,		{0x1104, 6, 3, 32}},
						{"TxDiffCtrl0",		REGMEM_DESC_FLAGS_STRING,	{0x1104, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix1",			REGMEM_DESC_FLAGS_STRING,	{0x1104, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp1",			REGMEM_DESC_FLAGS_STRING,	{0x1104, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff1",			REGMEM_DESC_FLAGS_UINT,		{0x1104, 22, 3, 32}},
						{"TxDiffCtrl1",		REGMEM_DESC_FLAGS_STRING,	{0x1104, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix2",			REGMEM_DESC_FLAGS_STRING,	{0x1108, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp2",			REGMEM_DESC_FLAGS_STRING,	{0x1108, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff2",			REGMEM_DESC_FLAGS_UINT,		{0x1108, 6, 3, 32}},
						{"TxDiffCtrl2",		REGMEM_DESC_FLAGS_STRING,	{0x1108, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix3",			REGMEM_DESC_FLAGS_STRING,	{0x1108, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp3",			REGMEM_DESC_FLAGS_STRING,	{0x1108, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff3",			REGMEM_DESC_FLAGS_UINT,		{0x1108, 22, 3, 32}},
						{"TxDiffCtrl3",		REGMEM_DESC_FLAGS_STRING,	{0x1108, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
					{NULL, 0},
					{"PowerDown",			REGMEM_DESC_FLAGS_UINT,		{0x1100, 0, 1, 32}},
					{"GTReset",				REGMEM_DESC_FLAGS_UINT,		{0x1100, 1, 1, 32}},
					{"LinkReset",			REGMEM_DESC_FLAGS_UINT,		{0x1100, 9, 1, 32}},
					{"BitErrCntRst",		REGMEM_DESC_FLAGS_UINT,		{0x1100, 10, 1, 32}},
					{"BitErrCntEn",		REGMEM_DESC_FLAGS_UINT,		{0x1100, 11, 1, 32}},
					{"BitErrCnt0",			REGMEM_DESC_FLAGS_UINT,		{0x1118, 0, 16, 32}},
					{"BitErrCnt1",			REGMEM_DESC_FLAGS_UINT,		{0x1118, 16, 16, 32}},
					{"BitErrCnt2",			REGMEM_DESC_FLAGS_UINT,		{0x111C, 0, 16, 32}},
					{"BitErrCnt3",			REGMEM_DESC_FLAGS_UINT,		{0x111C, 16, 16, 32}},
					{"HardErr0",			REGMEM_DESC_FLAGS_UINT,		{0x1110, 0, 1, 32}},
					{"HardErr1",			REGMEM_DESC_FLAGS_UINT,		{0x1110, 1, 1, 32}},
					{"HardErr2",			REGMEM_DESC_FLAGS_UINT,		{0x1110, 2, 1, 32}},
					{"HardErr3",			REGMEM_DESC_FLAGS_UINT,		{0x1110, 3, 1, 32}},
					{"LaneUp0",				REGMEM_DESC_FLAGS_UINT,		{0x1110, 4, 1, 32}},
					{"LaneUp1",				REGMEM_DESC_FLAGS_UINT,		{0x1110, 5, 1, 32}},
					{"LaneUp2",				REGMEM_DESC_FLAGS_UINT,		{0x1110, 6, 1, 32}},
					{"LaneUp3",				REGMEM_DESC_FLAGS_UINT,		{0x1110, 7, 1, 32}},
					{"RxPolarity0",		REGMEM_DESC_FLAGS_UINT,		{0x1110, 8, 1, 32}},
					{"RxPolarity1",		REGMEM_DESC_FLAGS_UINT,		{0x1110, 9, 1, 32}},
					{"RxPolarity2",		REGMEM_DESC_FLAGS_UINT,		{0x1110, 10, 1, 32}},
					{"RxPolarity3",		REGMEM_DESC_FLAGS_UINT,		{0x1110, 11, 1, 32}},
					{"ChannelUp",			REGMEM_DESC_FLAGS_UINT,		{0x1110, 12, 1, 32}},
					{"TxLock",				REGMEM_DESC_FLAGS_UINT,		{0x1110, 13, 1, 32}},
					{"RxSrcRdyN",			REGMEM_DESC_FLAGS_UINT,		{0x1110, 14, 1, 32}},
				{NULL, 0},
				{"F3", 0},
					{"Drp", 0},
						{"WrEn",					REGMEM_DESC_FLAGS_UINT,		{0x120C, 24, 1, 32}},
						{"DenTile0",			REGMEM_DESC_FLAGS_UINT,		{0x120C, 25, 1, 32}},
						{"DenTile1",			REGMEM_DESC_FLAGS_UINT,		{0x120C, 26, 1, 32}},
						{"Addr",					REGMEM_DESC_FLAGS_HEX,		{0x120C, 16, 7, 32}},
						{"WrData",				REGMEM_DESC_FLAGS_HEX,		{0x120C, 0, 16, 32}},
						{"RdData",				REGMEM_DESC_FLAGS_UINT,		{0x1214, 0, 16, 32}},
						{"RdDataValid",		REGMEM_DESC_FLAGS_UINT,		{0x1214, 16, 1, 32}},
					{NULL, 0},
					{"Settings", 0},
						{"Loopback",			REGMEM_DESC_FLAGS_STRING,	{0x1200, 2, 3, 32},	{5,{"DISABLED","NEARPCS","NEARPMA","FARPMA","FARPCS"},{0,1,2,4,6}}},
						{"RxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1200, 5, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"TxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1200, 7, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"RxEqMix0",			REGMEM_DESC_FLAGS_STRING,	{0x1204, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp0",			REGMEM_DESC_FLAGS_STRING,	{0x1204, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff0",			REGMEM_DESC_FLAGS_UINT,		{0x1204, 6, 3, 32}},
						{"TxDiffCtrl0",		REGMEM_DESC_FLAGS_STRING,	{0x1204, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix1",			REGMEM_DESC_FLAGS_STRING,	{0x1204, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp1",			REGMEM_DESC_FLAGS_STRING,	{0x1204, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff1",			REGMEM_DESC_FLAGS_UINT,		{0x1204, 22, 3, 32}},
						{"TxDiffCtrl1",		REGMEM_DESC_FLAGS_STRING,	{0x1204, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix2",			REGMEM_DESC_FLAGS_STRING,	{0x1208, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp2",			REGMEM_DESC_FLAGS_STRING,	{0x1208, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff2",			REGMEM_DESC_FLAGS_UINT,		{0x1208, 6, 3, 32}},
						{"TxDiffCtrl2",		REGMEM_DESC_FLAGS_STRING,	{0x1208, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix3",			REGMEM_DESC_FLAGS_STRING,	{0x1208, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp3",			REGMEM_DESC_FLAGS_STRING,	{0x1208, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff3",			REGMEM_DESC_FLAGS_UINT,		{0x1208, 22, 3, 32}},
						{"TxDiffCtrl3",		REGMEM_DESC_FLAGS_STRING,	{0x1208, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
					{NULL, 0},
					{"PowerDown",			REGMEM_DESC_FLAGS_UINT,		{0x1200, 0, 1, 32}},
					{"GTReset",				REGMEM_DESC_FLAGS_UINT,		{0x1200, 1, 1, 32}},
					{"LinkReset",			REGMEM_DESC_FLAGS_UINT,		{0x1200, 9, 1, 32}},
					{"BitErrCntRst",		REGMEM_DESC_FLAGS_UINT,		{0x1200, 10, 1, 32}},
					{"BitErrCntEn",		REGMEM_DESC_FLAGS_UINT,		{0x1200, 11, 1, 32}},
					{"BitErrCnt0",			REGMEM_DESC_FLAGS_UINT,		{0x1218, 0, 16, 32}},
					{"BitErrCnt1",			REGMEM_DESC_FLAGS_UINT,		{0x1218, 16, 16, 32}},
					{"BitErrCnt2",			REGMEM_DESC_FLAGS_UINT,		{0x121C, 0, 16, 32}},
					{"BitErrCnt3",			REGMEM_DESC_FLAGS_UINT,		{0x121C, 16, 16, 32}},
					{"HardErr0",			REGMEM_DESC_FLAGS_UINT,		{0x1210, 0, 1, 32}},
					{"HardErr1",			REGMEM_DESC_FLAGS_UINT,		{0x1210, 1, 1, 32}},
					{"HardErr2",			REGMEM_DESC_FLAGS_UINT,		{0x1210, 2, 1, 32}},
					{"HardErr3",			REGMEM_DESC_FLAGS_UINT,		{0x1210, 3, 1, 32}},
					{"LaneUp0",				REGMEM_DESC_FLAGS_UINT,		{0x1210, 4, 1, 32}},
					{"LaneUp1",				REGMEM_DESC_FLAGS_UINT,		{0x1210, 5, 1, 32}},
					{"LaneUp2",				REGMEM_DESC_FLAGS_UINT,		{0x1210, 6, 1, 32}},
					{"LaneUp3",				REGMEM_DESC_FLAGS_UINT,		{0x1210, 7, 1, 32}},
					{"RxPolarity0",		REGMEM_DESC_FLAGS_UINT,		{0x1210, 8, 1, 32}},
					{"RxPolarity1",		REGMEM_DESC_FLAGS_UINT,		{0x1210, 9, 1, 32}},
					{"RxPolarity2",		REGMEM_DESC_FLAGS_UINT,		{0x1210, 10, 1, 32}},
					{"RxPolarity3",		REGMEM_DESC_FLAGS_UINT,		{0x1210, 11, 1, 32}},
					{"ChannelUp",			REGMEM_DESC_FLAGS_UINT,		{0x1210, 12, 1, 32}},
					{"TxLock",				REGMEM_DESC_FLAGS_UINT,		{0x1210, 13, 1, 32}},
					{"RxSrcRdyN",			REGMEM_DESC_FLAGS_UINT,		{0x1210, 14, 1, 32}},
				{NULL, 0},
				{"F4", 0},
					{"Drp", 0},
						{"WrEn",					REGMEM_DESC_FLAGS_UINT,		{0x130C, 24, 1, 32}},
						{"DenTile0",			REGMEM_DESC_FLAGS_UINT,		{0x130C, 25, 1, 32}},
						{"DenTile1",			REGMEM_DESC_FLAGS_UINT,		{0x130C, 26, 1, 32}},
						{"Addr",					REGMEM_DESC_FLAGS_HEX,		{0x130C, 16, 7, 32}},
						{"WrData",				REGMEM_DESC_FLAGS_HEX,		{0x130C, 0, 16, 32}},
						{"RdData",				REGMEM_DESC_FLAGS_UINT,		{0x1314, 0, 16, 32}},
						{"RdDataValid",		REGMEM_DESC_FLAGS_UINT,		{0x1314, 16, 1, 32}},
					{NULL, 0},
					{"Settings", 0},
						{"Loopback",			REGMEM_DESC_FLAGS_STRING,	{0x1300, 2, 3, 32},	{5,{"DISABLED","NEARPCS","NEARPMA","FARPMA","FARPCS"},{0,1,2,4,6}}},
						{"RxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1300, 5, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"TxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1300, 7, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"RxEqMix0",			REGMEM_DESC_FLAGS_STRING,	{0x1304, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp0",			REGMEM_DESC_FLAGS_STRING,	{0x1304, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff0",			REGMEM_DESC_FLAGS_UINT,		{0x1304, 6, 3, 32}},
						{"TxDiffCtrl0",		REGMEM_DESC_FLAGS_STRING,	{0x1304, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix1",			REGMEM_DESC_FLAGS_STRING,	{0x1304, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp1",			REGMEM_DESC_FLAGS_STRING,	{0x1304, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff1",			REGMEM_DESC_FLAGS_UINT,		{0x1304, 22, 3, 32}},
						{"TxDiffCtrl1",		REGMEM_DESC_FLAGS_STRING,	{0x1304, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix2",			REGMEM_DESC_FLAGS_STRING,	{0x1308, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp2",			REGMEM_DESC_FLAGS_STRING,	{0x1308, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff2",			REGMEM_DESC_FLAGS_UINT,		{0x1308, 6, 3, 32}},
						{"TxDiffCtrl2",		REGMEM_DESC_FLAGS_STRING,	{0x1308, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix3",			REGMEM_DESC_FLAGS_STRING,	{0x1308, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp3",			REGMEM_DESC_FLAGS_STRING,	{0x1308, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff3",			REGMEM_DESC_FLAGS_UINT,		{0x1308, 22, 3, 32}},
						{"TxDiffCtrl3",		REGMEM_DESC_FLAGS_STRING,	{0x1308, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
					{NULL, 0},
					{"PowerDown",			REGMEM_DESC_FLAGS_UINT,		{0x1300, 0, 1, 32}},
					{"GTReset",				REGMEM_DESC_FLAGS_UINT,		{0x1300, 1, 1, 32}},
					{"LinkReset",			REGMEM_DESC_FLAGS_UINT,		{0x1300, 9, 1, 32}},
					{"BitErrCntRst",		REGMEM_DESC_FLAGS_UINT,		{0x1300, 10, 1, 32}},
					{"BitErrCntEn",		REGMEM_DESC_FLAGS_UINT,		{0x1300, 11, 1, 32}},
					{"BitErrCnt0",			REGMEM_DESC_FLAGS_UINT,		{0x1318, 0, 16, 32}},
					{"BitErrCnt1",			REGMEM_DESC_FLAGS_UINT,		{0x1318, 16, 16, 32}},
					{"BitErrCnt2",			REGMEM_DESC_FLAGS_UINT,		{0x131C, 0, 16, 32}},
					{"BitErrCnt3",			REGMEM_DESC_FLAGS_UINT,		{0x131C, 16, 16, 32}},
					{"HardErr0",			REGMEM_DESC_FLAGS_UINT,		{0x1310, 0, 1, 32}},
					{"HardErr1",			REGMEM_DESC_FLAGS_UINT,		{0x1310, 1, 1, 32}},
					{"HardErr2",			REGMEM_DESC_FLAGS_UINT,		{0x1310, 2, 1, 32}},
					{"HardErr3",			REGMEM_DESC_FLAGS_UINT,		{0x1310, 3, 1, 32}},
					{"LaneUp0",				REGMEM_DESC_FLAGS_UINT,		{0x1310, 4, 1, 32}},
					{"LaneUp1",				REGMEM_DESC_FLAGS_UINT,		{0x1310, 5, 1, 32}},
					{"LaneUp2",				REGMEM_DESC_FLAGS_UINT,		{0x1310, 6, 1, 32}},
					{"LaneUp3",				REGMEM_DESC_FLAGS_UINT,		{0x1310, 7, 1, 32}},
					{"RxPolarity0",		REGMEM_DESC_FLAGS_UINT,		{0x1310, 8, 1, 32}},
					{"RxPolarity1",		REGMEM_DESC_FLAGS_UINT,		{0x1310, 9, 1, 32}},
					{"RxPolarity2",		REGMEM_DESC_FLAGS_UINT,		{0x1310, 10, 1, 32}},
					{"RxPolarity3",		REGMEM_DESC_FLAGS_UINT,		{0x1310, 11, 1, 32}},
					{"ChannelUp",			REGMEM_DESC_FLAGS_UINT,		{0x1310, 12, 1, 32}},
					{"TxLock",				REGMEM_DESC_FLAGS_UINT,		{0x1310, 13, 1, 32}},
					{"RxSrcRdyN",			REGMEM_DESC_FLAGS_UINT,		{0x1310, 14, 1, 32}},
				{NULL, 0},
				{"F5", 0},
					{"Drp", 0},
						{"WrEn",					REGMEM_DESC_FLAGS_UINT,		{0x140C, 24, 1, 32}},
						{"DenTile0",			REGMEM_DESC_FLAGS_UINT,		{0x140C, 25, 1, 32}},
						{"DenTile1",			REGMEM_DESC_FLAGS_UINT,		{0x140C, 26, 1, 32}},
						{"Addr",					REGMEM_DESC_FLAGS_HEX,		{0x140C, 16, 7, 32}},
						{"WrData",				REGMEM_DESC_FLAGS_HEX,		{0x140C, 0, 16, 32}},
						{"RdData",				REGMEM_DESC_FLAGS_UINT,		{0x1414, 0, 16, 32}},
						{"RdDataValid",		REGMEM_DESC_FLAGS_UINT,		{0x1414, 16, 1, 32}},
					{NULL, 0},
					{"Settings", 0},
						{"Loopback",			REGMEM_DESC_FLAGS_STRING,	{0x1400, 2, 3, 32},	{5,{"DISABLED","NEARPCS","NEARPMA","FARPMA","FARPCS"},{0,1,2,4,6}}},
						{"RxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1400, 5, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"TxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1400, 7, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"RxEqMix0",			REGMEM_DESC_FLAGS_STRING,	{0x1404, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp0",			REGMEM_DESC_FLAGS_STRING,	{0x1404, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff0",			REGMEM_DESC_FLAGS_UINT,		{0x1404, 6, 3, 32}},
						{"TxDiffCtrl0",		REGMEM_DESC_FLAGS_STRING,	{0x1404, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix1",			REGMEM_DESC_FLAGS_STRING,	{0x1404, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp1",			REGMEM_DESC_FLAGS_STRING,	{0x1404, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff1",			REGMEM_DESC_FLAGS_UINT,		{0x1404, 22, 3, 32}},
						{"TxDiffCtrl1",		REGMEM_DESC_FLAGS_STRING,	{0x1404, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix2",			REGMEM_DESC_FLAGS_STRING,	{0x1408, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp2",			REGMEM_DESC_FLAGS_STRING,	{0x1408, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff2",			REGMEM_DESC_FLAGS_UINT,		{0x1408, 6, 3, 32}},
						{"TxDiffCtrl2",		REGMEM_DESC_FLAGS_STRING,	{0x1408, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix3",			REGMEM_DESC_FLAGS_STRING,	{0x1408, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp3",			REGMEM_DESC_FLAGS_STRING,	{0x1408, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff3",			REGMEM_DESC_FLAGS_UINT,		{0x1408, 22, 3, 32}},
						{"TxDiffCtrl3",		REGMEM_DESC_FLAGS_STRING,	{0x1408, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
					{NULL, 0},
					{"PowerDown",			REGMEM_DESC_FLAGS_UINT,		{0x1400, 0, 1, 32}},
					{"GTReset",				REGMEM_DESC_FLAGS_UINT,		{0x1400, 1, 1, 32}},
					{"LinkReset",			REGMEM_DESC_FLAGS_UINT,		{0x1400, 9, 1, 32}},
					{"BitErrCntRst",		REGMEM_DESC_FLAGS_UINT,		{0x1400, 10, 1, 32}},
					{"BitErrCntEn",		REGMEM_DESC_FLAGS_UINT,		{0x1400, 11, 1, 32}},
					{"BitErrCnt0",			REGMEM_DESC_FLAGS_UINT,		{0x1418, 0, 16, 32}},
					{"BitErrCnt1",			REGMEM_DESC_FLAGS_UINT,		{0x1418, 16, 16, 32}},
					{"BitErrCnt2",			REGMEM_DESC_FLAGS_UINT,		{0x141C, 0, 16, 32}},
					{"BitErrCnt3",			REGMEM_DESC_FLAGS_UINT,		{0x141C, 16, 16, 32}},
					{"HardErr0",			REGMEM_DESC_FLAGS_UINT,		{0x1410, 0, 1, 32}},
					{"HardErr1",			REGMEM_DESC_FLAGS_UINT,		{0x1410, 1, 1, 32}},
					{"HardErr2",			REGMEM_DESC_FLAGS_UINT,		{0x1410, 2, 1, 32}},
					{"HardErr3",			REGMEM_DESC_FLAGS_UINT,		{0x1410, 3, 1, 32}},
					{"LaneUp0",				REGMEM_DESC_FLAGS_UINT,		{0x1410, 4, 1, 32}},
					{"LaneUp1",				REGMEM_DESC_FLAGS_UINT,		{0x1410, 5, 1, 32}},
					{"LaneUp2",				REGMEM_DESC_FLAGS_UINT,		{0x1410, 6, 1, 32}},
					{"LaneUp3",				REGMEM_DESC_FLAGS_UINT,		{0x1410, 7, 1, 32}},
					{"RxPolarity0",		REGMEM_DESC_FLAGS_UINT,		{0x1410, 8, 1, 32}},
					{"RxPolarity1",		REGMEM_DESC_FLAGS_UINT,		{0x1410, 9, 1, 32}},
					{"RxPolarity2",		REGMEM_DESC_FLAGS_UINT,		{0x1410, 10, 1, 32}},
					{"RxPolarity3",		REGMEM_DESC_FLAGS_UINT,		{0x1410, 11, 1, 32}},
					{"ChannelUp",			REGMEM_DESC_FLAGS_UINT,		{0x1410, 12, 1, 32}},
					{"TxLock",				REGMEM_DESC_FLAGS_UINT,		{0x1410, 13, 1, 32}},
					{"RxSrcRdyN",			REGMEM_DESC_FLAGS_UINT,		{0x1410, 14, 1, 32}},
				{NULL, 0},
				{"F6", 0},
					{"Drp", 0},
						{"WrEn",					REGMEM_DESC_FLAGS_UINT,		{0x150C, 24, 1, 32}},
						{"DenTile0",			REGMEM_DESC_FLAGS_UINT,		{0x150C, 25, 1, 32}},
						{"DenTile1",			REGMEM_DESC_FLAGS_UINT,		{0x150C, 26, 1, 32}},
						{"Addr",					REGMEM_DESC_FLAGS_HEX,		{0x150C, 16, 7, 32}},
						{"WrData",				REGMEM_DESC_FLAGS_HEX,		{0x150C, 0, 16, 32}},
						{"RdData",				REGMEM_DESC_FLAGS_UINT,		{0x1514, 0, 16, 32}},
						{"RdDataValid",		REGMEM_DESC_FLAGS_UINT,		{0x1514, 16, 1, 32}},
					{NULL, 0},
					{"Settings", 0},
						{"Loopback",			REGMEM_DESC_FLAGS_STRING,	{0x1500, 2, 3, 32},	{5,{"DISABLED","NEARPCS","NEARPMA","FARPMA","FARPCS"},{0,1,2,4,6}}},
						{"RxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1500, 5, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"TxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1500, 7, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"RxEqMix0",			REGMEM_DESC_FLAGS_STRING,	{0x1504, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp0",			REGMEM_DESC_FLAGS_STRING,	{0x1504, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff0",			REGMEM_DESC_FLAGS_UINT,		{0x1504, 6, 3, 32}},
						{"TxDiffCtrl0",		REGMEM_DESC_FLAGS_STRING,	{0x1504, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix1",			REGMEM_DESC_FLAGS_STRING,	{0x1504, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp1",			REGMEM_DESC_FLAGS_STRING,	{0x1504, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff1",			REGMEM_DESC_FLAGS_UINT,		{0x1504, 22, 3, 32}},
						{"TxDiffCtrl1",		REGMEM_DESC_FLAGS_STRING,	{0x1504, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix2",			REGMEM_DESC_FLAGS_STRING,	{0x1508, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp2",			REGMEM_DESC_FLAGS_STRING,	{0x1508, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff2",			REGMEM_DESC_FLAGS_UINT,		{0x1508, 6, 3, 32}},
						{"TxDiffCtrl2",		REGMEM_DESC_FLAGS_STRING,	{0x1508, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix3",			REGMEM_DESC_FLAGS_STRING,	{0x1508, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp3",			REGMEM_DESC_FLAGS_STRING,	{0x1508, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff3",			REGMEM_DESC_FLAGS_UINT,		{0x1508, 22, 3, 32}},
						{"TxDiffCtrl3",		REGMEM_DESC_FLAGS_STRING,	{0x1508, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
					{NULL, 0},
					{"PowerDown",			REGMEM_DESC_FLAGS_UINT,		{0x1500, 0, 1, 32}},
					{"GTReset",				REGMEM_DESC_FLAGS_UINT,		{0x1500, 1, 1, 32}},
					{"LinkReset",			REGMEM_DESC_FLAGS_UINT,		{0x1500, 9, 1, 32}},
					{"BitErrCntRst",		REGMEM_DESC_FLAGS_UINT,		{0x1500, 10, 1, 32}},
					{"BitErrCntEn",		REGMEM_DESC_FLAGS_UINT,		{0x1500, 11, 1, 32}},
					{"BitErrCnt0",			REGMEM_DESC_FLAGS_UINT,		{0x1518, 0, 16, 32}},
					{"BitErrCnt1",			REGMEM_DESC_FLAGS_UINT,		{0x1518, 16, 16, 32}},
					{"BitErrCnt2",			REGMEM_DESC_FLAGS_UINT,		{0x151C, 0, 16, 32}},
					{"BitErrCnt3",			REGMEM_DESC_FLAGS_UINT,		{0x151C, 16, 16, 32}},
					{"HardErr0",			REGMEM_DESC_FLAGS_UINT,		{0x1510, 0, 1, 32}},
					{"HardErr1",			REGMEM_DESC_FLAGS_UINT,		{0x1510, 1, 1, 32}},
					{"HardErr2",			REGMEM_DESC_FLAGS_UINT,		{0x1510, 2, 1, 32}},
					{"HardErr3",			REGMEM_DESC_FLAGS_UINT,		{0x1510, 3, 1, 32}},
					{"LaneUp0",				REGMEM_DESC_FLAGS_UINT,		{0x1510, 4, 1, 32}},
					{"LaneUp1",				REGMEM_DESC_FLAGS_UINT,		{0x1510, 5, 1, 32}},
					{"LaneUp2",				REGMEM_DESC_FLAGS_UINT,		{0x1510, 6, 1, 32}},
					{"LaneUp3",				REGMEM_DESC_FLAGS_UINT,		{0x1510, 7, 1, 32}},
					{"RxPolarity0",		REGMEM_DESC_FLAGS_UINT,		{0x1510, 8, 1, 32}},
					{"RxPolarity1",		REGMEM_DESC_FLAGS_UINT,		{0x1510, 9, 1, 32}},
					{"RxPolarity2",		REGMEM_DESC_FLAGS_UINT,		{0x1510, 10, 1, 32}},
					{"RxPolarity3",		REGMEM_DESC_FLAGS_UINT,		{0x1510, 11, 1, 32}},
					{"ChannelUp",			REGMEM_DESC_FLAGS_UINT,		{0x1510, 12, 1, 32}},
					{"TxLock",				REGMEM_DESC_FLAGS_UINT,		{0x1510, 13, 1, 32}},
					{"RxSrcRdyN",			REGMEM_DESC_FLAGS_UINT,		{0x1510, 14, 1, 32}},
				{NULL, 0},
				{"F7", 0},
					{"Drp", 0},
						{"WrEn",					REGMEM_DESC_FLAGS_UINT,		{0x160C, 24, 1, 32}},
						{"DenTile0",			REGMEM_DESC_FLAGS_UINT,		{0x160C, 25, 1, 32}},
						{"DenTile1",			REGMEM_DESC_FLAGS_UINT,		{0x160C, 26, 1, 32}},
						{"Addr",					REGMEM_DESC_FLAGS_HEX,		{0x160C, 16, 7, 32}},
						{"WrData",				REGMEM_DESC_FLAGS_HEX,		{0x160C, 0, 16, 32}},
						{"RdData",				REGMEM_DESC_FLAGS_UINT,		{0x1614, 0, 16, 32}},
						{"RdDataValid",		REGMEM_DESC_FLAGS_UINT,		{0x1614, 16, 1, 32}},
					{NULL, 0},
					{"Settings", 0},
						{"Loopback",			REGMEM_DESC_FLAGS_STRING,	{0x1600, 2, 3, 32},	{5,{"DISABLED","NEARPCS","NEARPMA","FARPMA","FARPCS"},{0,1,2,4,6}}},
						{"RxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1600, 5, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"TxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1600, 7, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"RxEqMix0",			REGMEM_DESC_FLAGS_STRING,	{0x1604, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp0",			REGMEM_DESC_FLAGS_STRING,	{0x1604, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff0",			REGMEM_DESC_FLAGS_UINT,		{0x1604, 6, 3, 32}},
						{"TxDiffCtrl0",		REGMEM_DESC_FLAGS_STRING,	{0x1604, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix1",			REGMEM_DESC_FLAGS_STRING,	{0x1604, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp1",			REGMEM_DESC_FLAGS_STRING,	{0x1604, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff1",			REGMEM_DESC_FLAGS_UINT,		{0x1604, 22, 3, 32}},
						{"TxDiffCtrl1",		REGMEM_DESC_FLAGS_STRING,	{0x1604, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix2",			REGMEM_DESC_FLAGS_STRING,	{0x1608, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp2",			REGMEM_DESC_FLAGS_STRING,	{0x1608, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff2",			REGMEM_DESC_FLAGS_UINT,		{0x1608, 6, 3, 32}},
						{"TxDiffCtrl2",		REGMEM_DESC_FLAGS_STRING,	{0x1608, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix3",			REGMEM_DESC_FLAGS_STRING,	{0x1608, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp3",			REGMEM_DESC_FLAGS_STRING,	{0x1608, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff3",			REGMEM_DESC_FLAGS_UINT,		{0x1608, 22, 3, 32}},
						{"TxDiffCtrl3",		REGMEM_DESC_FLAGS_STRING,	{0x1608, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
					{NULL, 0},
					{"PowerDown",			REGMEM_DESC_FLAGS_UINT,		{0x1600, 0, 1, 32}},
					{"GTReset",				REGMEM_DESC_FLAGS_UINT,		{0x1600, 1, 1, 32}},
					{"LinkReset",			REGMEM_DESC_FLAGS_UINT,		{0x1600, 9, 1, 32}},
					{"BitErrCntRst",		REGMEM_DESC_FLAGS_UINT,		{0x1600, 10, 1, 32}},
					{"BitErrCntEn",		REGMEM_DESC_FLAGS_UINT,		{0x1600, 11, 1, 32}},
					{"BitErrCnt0",			REGMEM_DESC_FLAGS_UINT,		{0x1618, 0, 16, 32}},
					{"BitErrCnt1",			REGMEM_DESC_FLAGS_UINT,		{0x1618, 16, 16, 32}},
					{"BitErrCnt2",			REGMEM_DESC_FLAGS_UINT,		{0x161C, 0, 16, 32}},
					{"BitErrCnt3",			REGMEM_DESC_FLAGS_UINT,		{0x161C, 16, 16, 32}},
					{"HardErr0",			REGMEM_DESC_FLAGS_UINT,		{0x1610, 0, 1, 32}},
					{"HardErr1",			REGMEM_DESC_FLAGS_UINT,		{0x1610, 1, 1, 32}},
					{"HardErr2",			REGMEM_DESC_FLAGS_UINT,		{0x1610, 2, 1, 32}},
					{"HardErr3",			REGMEM_DESC_FLAGS_UINT,		{0x1610, 3, 1, 32}},
					{"LaneUp0",				REGMEM_DESC_FLAGS_UINT,		{0x1610, 4, 1, 32}},
					{"LaneUp1",				REGMEM_DESC_FLAGS_UINT,		{0x1610, 5, 1, 32}},
					{"LaneUp2",				REGMEM_DESC_FLAGS_UINT,		{0x1610, 6, 1, 32}},
					{"LaneUp3",				REGMEM_DESC_FLAGS_UINT,		{0x1610, 7, 1, 32}},
					{"RxPolarity0",		REGMEM_DESC_FLAGS_UINT,		{0x1610, 8, 1, 32}},
					{"RxPolarity1",		REGMEM_DESC_FLAGS_UINT,		{0x1610, 9, 1, 32}},
					{"RxPolarity2",		REGMEM_DESC_FLAGS_UINT,		{0x1610, 10, 1, 32}},
					{"RxPolarity3",		REGMEM_DESC_FLAGS_UINT,		{0x1610, 11, 1, 32}},
					{"ChannelUp",			REGMEM_DESC_FLAGS_UINT,		{0x1610, 12, 1, 32}},
					{"TxLock",				REGMEM_DESC_FLAGS_UINT,		{0x1610, 13, 1, 32}},
					{"RxSrcRdyN",			REGMEM_DESC_FLAGS_UINT,		{0x1610, 14, 1, 32}},
				{NULL, 0},
				{"F8", 0},
					{"Drp", 0},
						{"WrEn",					REGMEM_DESC_FLAGS_UINT,		{0x170C, 24, 1, 32}},
						{"DenTile0",			REGMEM_DESC_FLAGS_UINT,		{0x170C, 25, 1, 32}},
						{"DenTile1",			REGMEM_DESC_FLAGS_UINT,		{0x170C, 26, 1, 32}},
						{"Addr",					REGMEM_DESC_FLAGS_HEX,		{0x170C, 16, 7, 32}},
						{"WrData",				REGMEM_DESC_FLAGS_HEX,		{0x170C, 0, 16, 32}},
						{"RdData",				REGMEM_DESC_FLAGS_UINT,		{0x1714, 0, 16, 32}},
						{"RdDataValid",		REGMEM_DESC_FLAGS_UINT,		{0x1714, 16, 1, 32}},
					{NULL, 0},
					{"Settings", 0},
						{"Loopback",			REGMEM_DESC_FLAGS_STRING,	{0x1700, 2, 3, 32},	{5,{"DISABLED","NEARPCS","NEARPMA","FARPMA","FARPCS"},{0,1,2,4,6}}},
						{"RxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1700, 5, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"TxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1700, 7, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"RxEqMix0",			REGMEM_DESC_FLAGS_STRING,	{0x1704, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp0",			REGMEM_DESC_FLAGS_STRING,	{0x1704, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff0",			REGMEM_DESC_FLAGS_UINT,		{0x1704, 6, 3, 32}},
						{"TxDiffCtrl0",		REGMEM_DESC_FLAGS_STRING,	{0x1704, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix1",			REGMEM_DESC_FLAGS_STRING,	{0x1704, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp1",			REGMEM_DESC_FLAGS_STRING,	{0x1704, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff1",			REGMEM_DESC_FLAGS_UINT,		{0x1704, 22, 3, 32}},
						{"TxDiffCtrl1",		REGMEM_DESC_FLAGS_STRING,	{0x1704, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix2",			REGMEM_DESC_FLAGS_STRING,	{0x1708, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp2",			REGMEM_DESC_FLAGS_STRING,	{0x1708, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff2",			REGMEM_DESC_FLAGS_UINT,		{0x1708, 6, 3, 32}},
						{"TxDiffCtrl2",		REGMEM_DESC_FLAGS_STRING,	{0x1708, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix3",			REGMEM_DESC_FLAGS_STRING,	{0x1708, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp3",			REGMEM_DESC_FLAGS_STRING,	{0x1708, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff3",			REGMEM_DESC_FLAGS_UINT,		{0x1708, 22, 3, 32}},
						{"TxDiffCtrl3",		REGMEM_DESC_FLAGS_STRING,	{0x1708, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
					{NULL, 0},
					{"PowerDown",			REGMEM_DESC_FLAGS_UINT,		{0x1700, 0, 1, 32}},
					{"GTReset",				REGMEM_DESC_FLAGS_UINT,		{0x1700, 1, 1, 32}},
					{"LinkReset",			REGMEM_DESC_FLAGS_UINT,		{0x1700, 9, 1, 32}},
					{"BitErrCntRst",		REGMEM_DESC_FLAGS_UINT,		{0x1700, 10, 1, 32}},
					{"BitErrCntEn",		REGMEM_DESC_FLAGS_UINT,		{0x1700, 11, 1, 32}},
					{"BitErrCnt0",			REGMEM_DESC_FLAGS_UINT,		{0x1718, 0, 16, 32}},
					{"BitErrCnt1",			REGMEM_DESC_FLAGS_UINT,		{0x1718, 16, 16, 32}},
					{"BitErrCnt2",			REGMEM_DESC_FLAGS_UINT,		{0x171C, 0, 16, 32}},
					{"BitErrCnt3",			REGMEM_DESC_FLAGS_UINT,		{0x171C, 16, 16, 32}},
					{"HardErr0",			REGMEM_DESC_FLAGS_UINT,		{0x1710, 0, 1, 32}},
					{"HardErr1",			REGMEM_DESC_FLAGS_UINT,		{0x1710, 1, 1, 32}},
					{"HardErr2",			REGMEM_DESC_FLAGS_UINT,		{0x1710, 2, 1, 32}},
					{"HardErr3",			REGMEM_DESC_FLAGS_UINT,		{0x1710, 3, 1, 32}},
					{"LaneUp0",				REGMEM_DESC_FLAGS_UINT,		{0x1710, 4, 1, 32}},
					{"LaneUp1",				REGMEM_DESC_FLAGS_UINT,		{0x1710, 5, 1, 32}},
					{"LaneUp2",				REGMEM_DESC_FLAGS_UINT,		{0x1710, 6, 1, 32}},
					{"LaneUp3",				REGMEM_DESC_FLAGS_UINT,		{0x1710, 7, 1, 32}},
					{"RxPolarity0",		REGMEM_DESC_FLAGS_UINT,		{0x1710, 8, 1, 32}},
					{"RxPolarity1",		REGMEM_DESC_FLAGS_UINT,		{0x1710, 9, 1, 32}},
					{"RxPolarity2",		REGMEM_DESC_FLAGS_UINT,		{0x1710, 10, 1, 32}},
					{"RxPolarity3",		REGMEM_DESC_FLAGS_UINT,		{0x1710, 11, 1, 32}},
					{"ChannelUp",			REGMEM_DESC_FLAGS_UINT,		{0x1710, 12, 1, 32}},
					{"TxLock",				REGMEM_DESC_FLAGS_UINT,		{0x1710, 13, 1, 32}},
					{"RxSrcRdyN",			REGMEM_DESC_FLAGS_UINT,		{0x1710, 14, 1, 32}},
				{NULL, 0},
				{"(SWA:lanes0-1)", 0},
					{"Drp", 0},
						{"WrEn",					REGMEM_DESC_FLAGS_UINT,		{0x180C, 24, 1, 32}},
						{"DenTile0",			REGMEM_DESC_FLAGS_UINT,		{0x180C, 25, 1, 32}},
						{"Addr",					REGMEM_DESC_FLAGS_HEX,		{0x180C, 16, 7, 32}},
						{"WrData",				REGMEM_DESC_FLAGS_HEX,		{0x180C, 0, 16, 32}},
						{"RdData",				REGMEM_DESC_FLAGS_UINT,		{0x1814, 0, 16, 32}},
						{"RdDataValid",		REGMEM_DESC_FLAGS_UINT,		{0x1814, 16, 1, 32}},
					{NULL, 0},
					{"Settings", 0},
						{"Loopback",			REGMEM_DESC_FLAGS_STRING,	{0x1800, 2, 3, 32},	{5,{"DISABLED","NEARPCS","NEARPMA","FARPMA","FARPCS"},{0,1,2,4,6}}},
						{"RxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1800, 5, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"TxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1800, 7, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"RxEqMix0",			REGMEM_DESC_FLAGS_STRING,	{0x1804, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp0",			REGMEM_DESC_FLAGS_STRING,	{0x1804, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff0",			REGMEM_DESC_FLAGS_UINT,		{0x1804, 6, 3, 32}},
						{"TxDiffCtrl0",		REGMEM_DESC_FLAGS_STRING,	{0x1804, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix1",			REGMEM_DESC_FLAGS_STRING,	{0x1804, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp1",			REGMEM_DESC_FLAGS_STRING,	{0x1804, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff1",			REGMEM_DESC_FLAGS_UINT,		{0x1804, 22, 3, 32}},
						{"TxDiffCtrl1",		REGMEM_DESC_FLAGS_STRING,	{0x1804, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
					{NULL, 0},
					{"PowerDown",			REGMEM_DESC_FLAGS_UINT,		{0x1800, 0, 1, 32}},
					{"GTReset",				REGMEM_DESC_FLAGS_UINT,		{0x1800, 1, 1, 32}},
					{"LinkReset",			REGMEM_DESC_FLAGS_UINT,		{0x1800, 9, 1, 32}},
					{"BitErrCntRst",		REGMEM_DESC_FLAGS_UINT,		{0x1800, 10, 1, 32}},
					{"BitErrCntEn",		REGMEM_DESC_FLAGS_UINT,		{0x1800, 11, 1, 32}},
					{"BitErrCnt0",			REGMEM_DESC_FLAGS_UINT,		{0x1818, 0, 16, 32}},
					{"BitErrCnt1",			REGMEM_DESC_FLAGS_UINT,		{0x1818, 16, 16, 32}},
					{"HardErr0",			REGMEM_DESC_FLAGS_UINT,		{0x1810, 0, 1, 32}},
					{"HardErr1",			REGMEM_DESC_FLAGS_UINT,		{0x1810, 1, 1, 32}},
					{"LaneUp0",				REGMEM_DESC_FLAGS_UINT,		{0x1810, 4, 1, 32}},
					{"LaneUp1",				REGMEM_DESC_FLAGS_UINT,		{0x1810, 5, 1, 32}},
					{"RxPolarity0",		REGMEM_DESC_FLAGS_UINT,		{0x1810, 8, 1, 32}},
					{"RxPolarity1",		REGMEM_DESC_FLAGS_UINT,		{0x1810, 9, 1, 32}},
					{"ChannelUp",			REGMEM_DESC_FLAGS_UINT,		{0x1810, 12, 1, 32}},
					{"TxLock",				REGMEM_DESC_FLAGS_UINT,		{0x1810, 13, 1, 32}},
					{"RxSrcRdyN",			REGMEM_DESC_FLAGS_UINT,		{0x1810, 14, 1, 32}},
				{NULL, 0},
				{"GTP(SWA:lanes2-3)", 0},
					{"Drp", 0},
						{"WrEn",					REGMEM_DESC_FLAGS_UINT,		{0x190C, 24, 1, 32}},
						{"DenTile0",			REGMEM_DESC_FLAGS_UINT,		{0x190C, 25, 1, 32}},
						{"Addr",					REGMEM_DESC_FLAGS_HEX,		{0x190C, 16, 7, 32}},
						{"WrData",				REGMEM_DESC_FLAGS_HEX,		{0x190C, 0, 16, 32}},
						{"RdData",				REGMEM_DESC_FLAGS_UINT,		{0x1914, 0, 16, 32}},
						{"RdDataValid",		REGMEM_DESC_FLAGS_UINT,		{0x1914, 16, 1, 32}},
					{NULL, 0},
					{"Settings", 0},
						{"Loopback",			REGMEM_DESC_FLAGS_STRING,	{0x1900, 2, 3, 32},	{5,{"DISABLED","NEARPCS","NEARPMA","FARPMA","FARPCS"},{0,1,2,4,6}}},
						{"RxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1900, 5, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"TxEnPrbs",			REGMEM_DESC_FLAGS_STRING,	{0x1900, 7, 2, 32},	{4,{"DISABLED","PRBS7","PRBS23","PRBS31"},{0,1,2,3}}},
						{"RxEqMix0",			REGMEM_DESC_FLAGS_STRING,	{0x1904, 0, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp0",			REGMEM_DESC_FLAGS_STRING,	{0x1904, 2, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff0",			REGMEM_DESC_FLAGS_UINT,		{0x1904, 6, 3, 32}},
						{"TxDiffCtrl0",		REGMEM_DESC_FLAGS_STRING,	{0x1904, 9, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
						{"RxEqMix1",			REGMEM_DESC_FLAGS_STRING,	{0x1904, 16, 2, 32},	{4,{"LARGE","SMALL","MEDIUM","BYPASS"},{0,1,2,3}}},
						{"TxPreEmp1",			REGMEM_DESC_FLAGS_STRING,	{0x1904, 18, 4, 32},	{8,{"0%","8%","17%","25%","33%","42%","50%","58%"},{0,1,2,3,4,5,6,7}}},
						{"TxBufDiff1",			REGMEM_DESC_FLAGS_UINT,		{0x1904, 22, 3, 32}},
						{"TxDiffCtrl1",		REGMEM_DESC_FLAGS_STRING,	{0x1904, 25, 3, 32},	{8,{"500mV","700mV","800mV","900mV","1000mV","1100mV","1200mV","1300mV"},{0,1,2,3,4,5,6,7}}},
					{NULL, 0},
					{"PowerDown",			REGMEM_DESC_FLAGS_UINT,		{0x1900, 0, 1, 32}},
					{"GTReset",				REGMEM_DESC_FLAGS_UINT,		{0x1900, 1, 1, 32}},
					{"LinkReset",			REGMEM_DESC_FLAGS_UINT,		{0x1900, 9, 1, 32}},
					{"BitErrCntRst",		REGMEM_DESC_FLAGS_UINT,		{0x1900, 10, 1, 32}},
					{"BitErrCntEn",		REGMEM_DESC_FLAGS_UINT,		{0x1900, 11, 1, 32}},
					{"BitErrCnt0",			REGMEM_DESC_FLAGS_UINT,		{0x1918, 0, 16, 32}},
					{"BitErrCnt1",			REGMEM_DESC_FLAGS_UINT,		{0x1918, 16, 16, 32}},
					{"HardErr0",			REGMEM_DESC_FLAGS_UINT,		{0x1910, 0, 1, 32}},
					{"HardErr1",			REGMEM_DESC_FLAGS_UINT,		{0x1910, 1, 1, 32}},
					{"LaneUp0",				REGMEM_DESC_FLAGS_UINT,		{0x1910, 4, 1, 32}},
					{"LaneUp1",				REGMEM_DESC_FLAGS_UINT,		{0x1910, 5, 1, 32}},
					{"RxPolarity0",		REGMEM_DESC_FLAGS_UINT,		{0x1910, 8, 1, 32}},
					{"RxPolarity1",		REGMEM_DESC_FLAGS_UINT,		{0x1910, 9, 1, 32}},
					{"ChannelUp",			REGMEM_DESC_FLAGS_UINT,		{0x1910, 12, 1, 32}},
					{"TxLock",				REGMEM_DESC_FLAGS_UINT,		{0x1910, 13, 1, 32}},
					{"RxSrcRdyN",			REGMEM_DESC_FLAGS_UINT,		{0x1910, 14, 1, 32}},
				{NULL, 0},
			{NULL, 0},
		};

		pRegEditor->AddSet(regs, sizeof(regs)/sizeof(regs[0]));
	}

	const char *GetModuleName() { return "SSP"; }
	const char *GetModuleFullName() { return "Sub System Processor"; }
	const char *GetSlotIdentifier() { return strSlotIdentifier.Data(); }

private:
	TString			strSlotIdentifier;
	TGTab				*pSSPTabs;
};

#endif
