{
  "Top": "fir",
  "RtlTop": "fir",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2-i"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "x": {
      "index": "0",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "32",
        "interfaceRef": "x_V",
        "portRef": "TDATA"
      }
    },
    "coeff": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_int",
        "arraySizes": ["4"]
      }
    },
    "y": {
      "index": "2",
      "type": {
        "dataType": "ap_int",
        "dataWidth": "32",
        "interfaceRef": "y_V",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3",
    "IsCombLogic": "0",
    "II": "4",
    "Latency": "3",
    "Uncertainty": "0.375"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fir",
    "Version": "1.0",
    "DisplayName": "Fir",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/fir.cpp"],
    "Vhdl": [
      "impl\/vhdl\/exec_1.vhd",
      "impl\/vhdl\/fir_mul_32s_32s_3bkb.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/fir.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/exec_1.v",
      "impl\/verilog\/fir_mul_32s_32s_3bkb.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/fir.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/gbellocchi\/workspace_pulp\/genacc\/genacc\/acc_lib\/fir_mdc\/hls\/genacc\/proj_fir\/solution1\/.autopilot\/db\/fir.design.xml",
    "DebugDir": "\/home\/gbellocchi\/workspace_pulp\/genacc\/genacc\/acc_lib\/fir_mdc\/hls\/genacc\/proj_fir\/solution1\/.debug",
    "ProtoInst": ["\/home\/gbellocchi\/workspace_pulp\/genacc\/genacc\/acc_lib\/fir_mdc\/hls\/genacc\/proj_fir\/solution1\/.debug\/fir.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "x_V y_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "coeff_0_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "coeff_0_V",
      "bundle_role": "default"
    },
    "coeff_1_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "coeff_1_V",
      "bundle_role": "default"
    },
    "coeff_2_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "coeff_2_V",
      "bundle_role": "default"
    },
    "coeff_3_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "coeff_3_V",
      "bundle_role": "default"
    },
    "x_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "x_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "y_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "y_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "x_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "x_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "x_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "coeff_0_V": {
      "dir": "in",
      "width": "32"
    },
    "coeff_1_V": {
      "dir": "in",
      "width": "32"
    },
    "coeff_2_V": {
      "dir": "in",
      "width": "32"
    },
    "coeff_3_V": {
      "dir": "in",
      "width": "32"
    },
    "y_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "y_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "y_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fir",
      "Instances": [{
          "ModuleName": "exec_1",
          "InstanceName": "grp_exec_1_fu_105"
        }]
    },
    "Info": {
      "exec_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fir": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "exec_1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "2.291"
        },
        "Area": {
          "DSP48E": "3",
          "FF": "327",
          "LUT": "73",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "fir": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "4",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "2.291"
        },
        "Area": {
          "DSP48E": "12",
          "FF": "1307",
          "LUT": "370",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "fir",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-11-09 10:54:12 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2.1"
  }
}
