#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jul 20 01:55:17 2025
# Process ID: 133039
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2432.402 ; gain = 115.992 ; free physical = 462281 ; free virtual = 548157
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 133064
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2882.820 ; gain = 426.512 ; free physical = 460748 ; free virtual = 546876
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in3000/reduction-in3000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 4784.203 ; gain = 2327.895 ; free physical = 459160 ; free virtual = 545353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 4784.203 ; gain = 2327.895 ; free physical = 449528 ; free virtual = 535729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 4804.129 ; gain = 2347.820 ; free physical = 449075 ; free virtual = 535296
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 4889.129 ; gain = 2432.820 ; free physical = 444378 ; free virtual = 534066
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               16 Bit    Registers := 3756  
	               12 Bit    Registers := 636   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 5535  
	   2 Input   15 Bit        Muxes := 3076  
	   2 Input   12 Bit        Muxes := 5521  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 1080  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59780_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i25_i_i_i_i_reg_161530_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59828_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_156020_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i_i_i_i_i_reg_160880_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i_i_i981_i_i_i_i_reg_156670_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i65_i_reg_161580_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59120_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_reg_158270_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i_i_i4529_i_i_reg_158440_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i259_i259_i_i_i_reg_158070_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i1413_i_i_i_reg_157570_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i259_i259_i_i_i_reg_158070_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i_i_i_reg_157630_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i259_i259_i_i_i_reg_158070_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_reg_156460_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i259_i259_i_i_i_reg_158070_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_156450_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i259_i259_i_i_i_reg_158070_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i_i_i_i_reg_156700_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i259_i259_i_i_i_reg_158070_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_i_reg_160890_reg[15]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i_i_i_reg_161170_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i227_i227_i_i_i_reg_161170_reg[15] )
INFO: [Synth 8-3886] merging instance 'reg_59552_reg[15]' (FDE) to 'reg_59276_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_59276_reg[15]' (FDE) to 'reg_59204_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i65_i_i_i_i_reg_157060_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i259_i259_i_i_i_reg_158070_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i259_i259_i_i_i_reg_158070_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i295_i_i_i_reg_158060_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i295_i_i_i_reg_158060_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i979_i_i_i_reg_157760_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i_i4437_i_i_reg_158470_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i979_i979_i_i_i_reg_157760_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i979_i979_i_i_i_reg_157760_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i_i_i_i_i_reg_156190_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_59204_reg[15]' (FDE) to 'reg_59156_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59156_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i_i_i_i_i_i_reg_156190_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i107_i107_i_i1381_i_i_i_reg_157600_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59396_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i_i_i_i_reg_160840_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i_i1899_i1899_i_i_reg_160700_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_156440_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59792_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i782_i_i_reg_161290_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i_i1249_i_i_i_reg_161000_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i862_i_i_reg_161280_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i_i1249_i_i_i_reg_161000_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_20_copy_fu_30128_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_21_copy_fu_30124_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_22_copy_fu_30120_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_23_copy_fu_30116_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_24_copy_fu_30112_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_25_copy_fu_30108_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_26_copy_fu_30104_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_27_copy_fu_30100_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_28_copy_fu_30096_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_29_copy_fu_30092_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_156010_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i_i_i_reg_156140_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i_i_i_i_reg_156130_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i_i947_i947_i_i_i_reg_160530_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i_i1249_i_i_i_reg_161000_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i_i3935_i_i_reg_158690_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_157940_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_157930_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i1135_i_i_i_reg_157700_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i1133_i1133_i_i_i_reg_157690_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i1249_i_i_i_reg_161000_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i_i_i_reg_160990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i_i_i_reg_160990_reg[15]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_i_reg_160920_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i667_i_i_i_i_reg_156810_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_156800_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i_i_i_reg_160920_reg[15]' (FDE) to 'agg_tmp_i_i_i1259_i_i3813_i_i_reg_160620_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i_i_i_i_reg_156550_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i_i_i_i_reg_156540_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59132_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i_i3813_i_i_reg_160620_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i_i_i_i_reg_156340_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i_i3689_i_i_reg_158800_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i1133_i_i3687_i_i_reg_158790_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i_i3723_i_i_reg_158780_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i1167_i_i3721_i_i_reg_158770_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59624_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i_i_i_reg_156090_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_59858_reg[15]' (FDE) to 'reg_59878_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_i_i_reg_156050_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_155990_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59804_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59878_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_156080_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_reg_158820_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_1_reg_158655_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_1_reg_158655_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_1_reg_158665_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_1_reg_158665_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_1_reg_158655_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_1_reg_158655_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_1_reg_158665_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_1_reg_158665_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_1_reg_158655_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_1_reg_158655_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_1_reg_158665_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_1_reg_158665_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_1_reg_158655_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_1_reg_158655_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_1_reg_158665_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_1_reg_158665_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_1_reg_158655_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_1_reg_158665_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_1_reg_158665_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_1_reg_158655_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_1_reg_158655_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_1_reg_158665_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_1_reg_158665_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i187_i_i_i4015_i_i_reg_158660_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i4013_i_i_reg_158650_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_1_reg_158645_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_1_reg_158645_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_1_reg_158645_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[5]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_1_reg_158645_reg[5]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_1_reg_158645_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[6]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_1_reg_158645_reg[6]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_1_reg_158645_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_1_reg_158645_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_1_reg_158645_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_1_reg_158645_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_1_reg_158635_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_1_reg_158645_reg[9]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_1_reg_158645_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_reg_158640_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i4047_i_i_reg_158630_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i_i4123_i_i_reg_158610_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i_i4121_i_i_reg_158600_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i4175_i_i_reg_158590_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i_i_i4283_i_i_reg_158540_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i_i4281_i_i_reg_158530_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i981_i981_i_i_i_reg_157770_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_59444_reg[15]' (FDE) to 'reg_59216_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i_i_i4455_i_i_reg_160600_reg[15]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_161235_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i1261_i1261_i_i_i_reg_160520_reg[15]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_161235_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i1259_i1259_i_i_i_reg_160510_reg[15]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_161235_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_156200_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_59216_reg[15]' (FDE) to 'reg_59420_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i_i4403_i_i_reg_158490_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i_i4401_i_i_reg_158480_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_1_reg_157745_reg[2]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_1_reg_157745_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_1_reg_157745_reg[3]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_1_reg_157745_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_1_reg_157745_reg[4]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_1_reg_157745_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_1_reg_157745_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_1_reg_157745_reg[7]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_1_reg_157745_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_1_reg_157745_reg[8]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_1_reg_157745_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_1_reg_157745_reg[10]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i1013_i1013_i_i_i_reg_157740_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i_i_i_reg_157780_reg[15]' (FDE) to 'agg_tmp3_i33_i33_i_i187_i_i821_i_i_i_i_reg_156740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_161235_reg[4]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_161235_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_161235_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_161235_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_161235_reg[6]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_161235_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_161245_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_161245_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_161235_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_161235_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59420_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i1261_i1261_i1261_i_i_reg_160730_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i_i_i_i_i_reg_156480_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i_i_i706_i_i_reg_161300_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i1013_i_i3567_i_i_reg_158840_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59228_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59168_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i345_i345_i345_i_i_reg_160320_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i627_i627_i627_i_i_reg_160760_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i67_i_i_i_i_i_reg_156520_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i261_i261_i261_i_i_i_reg_158080_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59744_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i499_i_i_i4327_i_i_reg_158510_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59300_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i699_i699_i699_i_i_reg_160140_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i2515_i_i_i_reg_157090_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i_i1695_i1695_i_i_1_reg_159655_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_reg_157240_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59288_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i_i_i2517_i_i_i_reg_157100_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_160100_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59096_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59888_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i311_i311_i311_i_i_i_reg_160550_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59180_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i_i_i_i_i_i_reg_156160_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i_i_i_i_i_reg_160810_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59938_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59336_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_156100_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59084_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59684_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i_i74_i_i_reg_161410_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i_i501_i501_i_i3055_i_i_reg_159070_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i_i_i2517_i2517_i_i_reg_159290_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59898_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i542_i_i_i_reg_161440_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i_i1055_i_i_i_i_reg_156640_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59348_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i625_i625_i_i_i_reg_160540_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_59672_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i_i2047_i_i_i_reg_157300_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:03:08 . Memory (MB): peak = 4905.141 ; gain = 2448.832 ; free physical = 439358 ; free virtual = 531356
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:13 ; elapsed = 00:04:17 . Memory (MB): peak = 4905.141 ; gain = 2448.832 ; free physical = 412093 ; free virtual = 504249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_1_reg_157525_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i_i_i_i609_i_i_i4437_i_i_1_reg_158475_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i31_i_i105_i_i419_i_i1693_i_i_i_1_reg_157455_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i31_i31_i_i_i499_i_i1773_i1773_i_i_1_reg_159615_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i_i_i_i_i1243_i_i_i_i_1_reg_156555_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i_i_i_i293_i_i927_i927_i_i_i_1_reg_157785_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/reg_59426_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i_i65_i65_i_i_i1013_i_i3567_i_i_1_reg_158845_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i31_i31_i31_i_i345_i345_i_i2899_i_i_1_reg_159135_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_i_i2289_i2289_i_i_1_reg_159405_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_1_reg_157245_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i_i_i_i_i614_i_i_i_1_reg_161425_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_1_reg_159205_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i_i_i_i613_i613_i_i_i_1_reg_161105_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/reg_59522_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp_i_i_i139_i139_i139_i139_i_i2693_i_i_1_reg_159225_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i73_i73_i_i387_i_i388_i_i_1_reg_161365_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0/agg_tmp3_i_i_i141_i_i455_i455_i455_i_i_i_1_reg_157995_reg[4] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:31 ; elapsed = 00:04:35 . Memory (MB): peak = 4913.145 ; gain = 2456.836 ; free physical = 440370 ; free virtual = 532545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:26 ; elapsed = 00:05:30 . Memory (MB): peak = 4913.145 ; gain = 2456.836 ; free physical = 434107 ; free virtual = 526414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:27 ; elapsed = 00:05:32 . Memory (MB): peak = 4913.145 ; gain = 2456.836 ; free physical = 434671 ; free virtual = 526978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:40 ; elapsed = 00:05:44 . Memory (MB): peak = 4913.145 ; gain = 2456.836 ; free physical = 439463 ; free virtual = 531769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:41 ; elapsed = 00:05:45 . Memory (MB): peak = 4913.145 ; gain = 2456.836 ; free physical = 439465 ; free virtual = 531772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:27 ; elapsed = 00:06:32 . Memory (MB): peak = 4913.145 ; gain = 2456.836 ; free physical = 433983 ; free virtual = 526290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:28 ; elapsed = 00:06:33 . Memory (MB): peak = 4913.145 ; gain = 2456.836 ; free physical = 433961 ; free virtual = 526268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3076|
|3     |LUT1   |   455|
|4     |LUT2   | 25582|
|5     |LUT3   |  3383|
|6     |LUT4   | 27990|
|7     |LUT5   | 13675|
|8     |LUT6   | 92100|
|9     |MUXF7  |   704|
|10    |FDRE   | 64364|
|11    |FDSE   |    91|
|12    |IBUF   | 48004|
|13    |OBUF   |   513|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 279938|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    450|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |     55|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_57                                       |     45|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |     54|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_56                                       |     45|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |     55|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_55                                       |     45|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |     55|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_54                                       |     45|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |     54|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_53                                       |     45|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w16_d2_S_4                                                 |     54|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_52                                       |     45|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w16_d2_S_5                                                 |     56|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_51                                       |     45|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w16_d2_S_6                                                 |     57|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_50                                       |     45|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w16_d2_S_7                                                 |     55|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_49                                       |     45|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w16_d2_S_8                                                 |     54|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_48                                       |     45|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |     56|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_47                                       |     45|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w16_d2_S_10                                                |     54|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_46                                       |     45|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w16_d2_S_11                                                |     55|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_45                                       |     45|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w16_d2_S_12                                                |     58|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_44                                       |     45|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w16_d2_S_13                                                |     54|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_43                                       |     45|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w16_d2_S_14                                                |     54|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_42                                       |     45|
|35    |  sparse_arr_feat_reduce_out_25_U                                    |hls_dummy_fifo_w16_d2_S_15                                                |     55|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_41                                       |     45|
|37    |  sparse_arr_feat_reduce_out_26_U                                    |hls_dummy_fifo_w16_d2_S_16                                                |     55|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_40                                       |     45|
|39    |  sparse_arr_feat_reduce_out_27_U                                    |hls_dummy_fifo_w16_d2_S_17                                                |     55|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_39                                       |     45|
|41    |  sparse_arr_feat_reduce_out_28_U                                    |hls_dummy_fifo_w16_d2_S_18                                                |     54|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_38                                       |     45|
|43    |  sparse_arr_feat_reduce_out_29_U                                    |hls_dummy_fifo_w16_d2_S_19                                                |     54|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_37                                       |     45|
|45    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_20                                                |     54|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_36                                       |     45|
|47    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_21                                                |     54|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_35                                       |     45|
|49    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_22                                                |     54|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_34                                       |     45|
|51    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_23                                                |     66|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_33                                       |     45|
|53    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_24                                                |     55|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_32                                       |     45|
|55    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_25                                                |     54|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_31                                       |     45|
|57    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_26                                                |     54|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_30                                       |     45|
|59    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_27                                                |     55|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_29                                       |     45|
|61    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_28                                                |     57|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     45|
|63    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4 | 229283|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:29 ; elapsed = 00:06:33 . Memory (MB): peak = 4913.145 ; gain = 2456.836 ; free physical = 439187 ; free virtual = 531494
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:32 ; elapsed = 00:06:37 . Memory (MB): peak = 4913.145 ; gain = 2456.836 ; free physical = 453641 ; free virtual = 545948
Synthesis Optimization Complete : Time (s): cpu = 00:06:32 ; elapsed = 00:06:37 . Memory (MB): peak = 4913.145 ; gain = 2456.836 ; free physical = 453665 ; free virtual = 545944
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4913.145 ; gain = 0.000 ; free physical = 448535 ; free virtual = 540855
INFO: [Netlist 29-17] Analyzing 51785 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_60_1_30_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5046.254 ; gain = 0.000 ; free physical = 447276 ; free virtual = 539724
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 48004 instances

Synth Design complete | Checksum: 9d884966
INFO: [Common 17-83] Releasing license: Synthesis
227 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:45 ; elapsed = 00:07:51 . Memory (MB): peak = 5046.254 ; gain = 2613.852 ; free physical = 453247 ; free virtual = 545695
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18141.067; main = 4310.351; forked = 14402.875
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23471.770; main = 5046.258; forked = 18562.539
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5110.285 ; gain = 64.031 ; free physical = 452378 ; free virtual = 544950

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12344a95b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 5297.676 ; gain = 187.391 ; free physical = 403487 ; free virtual = 496614

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 254 inverters resulting in an inversion of 1543 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9e939562

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 5360.629 ; gain = 0.000 ; free physical = 446369 ; free virtual = 539505
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 263 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 96811760

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 5360.629 ; gain = 0.000 ; free physical = 452549 ; free virtual = 545685
INFO: [Opt 31-389] Phase Constant propagation created 34 cells and removed 75 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 4ed14e82

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 5360.629 ; gain = 0.000 ; free physical = 451776 ; free virtual = 544912
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 82d705a2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 5360.629 ; gain = 0.000 ; free physical = 446199 ; free virtual = 539335
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 7e148b33

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 5360.629 ; gain = 0.000 ; free physical = 450515 ; free virtual = 543651
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |             263  |                                              0  |
|  Constant propagation         |              34  |              75  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 6cc6ca9c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 5360.629 ; gain = 0.000 ; free physical = 449053 ; free virtual = 542189

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6cc6ca9c

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.42 . Memory (MB): peak = 5360.629 ; gain = 0.000 ; free physical = 442361 ; free virtual = 535501

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6cc6ca9c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5360.629 ; gain = 0.000 ; free physical = 441959 ; free virtual = 535099

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5360.629 ; gain = 0.000 ; free physical = 441135 ; free virtual = 534275
Ending Netlist Obfuscation Task | Checksum: 6cc6ca9c

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5360.629 ; gain = 0.000 ; free physical = 440669 ; free virtual = 533809
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:11 . Memory (MB): peak = 5360.629 ; gain = 314.375 ; free physical = 440633 ; free virtual = 533773
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sun Jul 20 02:05:24 2025...
