-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Web Edition"

-- DATE "05/17/2018 11:15:19"

-- 
-- Device: Altera EP2C20F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	FPGA_test IS
    PORT (
	clk : IN std_logic;
	rst : IN std_logic;
	numin1 : IN std_logic_vector(15 DOWNTO 0);
	numin2 : IN std_logic_vector(15 DOWNTO 0);
	FPU_SW_8 : IN std_logic;
	OPP : IN std_logic_vector(3 DOWNTO 0);
	HI : OUT std_logic_vector(15 DOWNTO 0);
	LO : OUT std_logic_vector(15 DOWNTO 0);
	STATUS : OUT std_logic_vector(5 DOWNTO 0)
	);
END FPGA_test;

-- Design Ports Information
-- HI[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[1]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[2]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[3]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[4]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[5]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[6]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[8]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[9]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[10]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[11]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[12]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[13]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[14]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI[15]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[1]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[2]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[5]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[6]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[7]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[8]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[9]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[10]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[11]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[12]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[13]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[14]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO[15]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- STATUS[0]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- STATUS[1]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- STATUS[2]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- STATUS[3]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- STATUS[4]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- STATUS[5]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clk	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OPP[2]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OPP[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OPP[0]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- FPU_SW_8	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rst	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OPP[3]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[1]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[2]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[0]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[4]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[2]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[7]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[8]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[9]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[10]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[11]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[3]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[12]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[13]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[14]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin1[15]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[4]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[5]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[6]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[14]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[8]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[9]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[10]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[11]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[12]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[13]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin2[15]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF FPGA_test IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_numin1 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_numin2 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_FPU_SW_8 : std_logic;
SIGNAL ww_OPP : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HI : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_LO : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_STATUS : std_logic_vector(5 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~31_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~24_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~17_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~19_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~20_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~21_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~22_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~23_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux22~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~24_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_12|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~17_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~19_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[1]~23_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[2]~24_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~13_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[2]~28_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[3]~21_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~51_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~53_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~62_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~21_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~22_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~63_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~14_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~15_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~18_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~19_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~46_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~76_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~8_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~9_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~10_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~11_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~79_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~80_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~83_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~12_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~13_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~50_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~51_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~14_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~15_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux0~0_combout\ : std_logic;
SIGNAL \reg3|N_dffs:10:stage_i|q~1_combout\ : std_logic;
SIGNAL \reg3|N_dffs:10:stage_i|q~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:1:stage_i|q~1_combout\ : std_logic;
SIGNAL \reg4|N_dffs:1:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \reg4|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:2:stage_i|q~1_combout\ : std_logic;
SIGNAL \reg4|N_dffs:2:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux7~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[16]~15_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[17]~16_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[18]~18_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[19]~19_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[20]~19_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[21]~20_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[22]~21_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[23]~22_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:10:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[27]~26_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[28]~27_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[29]~28_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[30]~29_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~25_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~22_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~23_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~38_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~38_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~31_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:12:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:13:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:15:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:8:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:10:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:13:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~40_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[20]~10_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~21_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~22_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \rst~combout\ : std_logic;
SIGNAL \reg2|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \reg2|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \reg2|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ : std_logic;
SIGNAL \reg1|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \reg1|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \reg1|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\ : std_logic;
SIGNAL \reg2|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ : std_logic;
SIGNAL \reg1|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ : std_logic;
SIGNAL \reg1|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit1:1:stage_i|Aout[21]~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~5_combout\ : std_logic;
SIGNAL \reg2|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[15]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ : std_logic;
SIGNAL \reg2|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~2_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~3_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~1_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~1_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~3_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_2|process_0~2_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~1_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|Out2[22]~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~4_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~13_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~9_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~10_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|Out2[22]~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~10_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~10_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~15_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~11_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\ : std_logic;
SIGNAL \reg2|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \reg1|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|SUBorADD~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~5_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~13_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|Out1[20]~3_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[19]~11_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|Out1[19]~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|Out1[18]~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|Out1[17]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~20_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|Out1[22]~5_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|Out1[21]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~21_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[2]~27_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~15_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~17_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[1]~31_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~19_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|process_0~11_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[1]~25_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~39_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~44_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~43_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~30_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~20_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~42_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~43_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~5_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~24_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~26_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~15_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~28_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~29_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~30_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~61\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~26_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~11_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~25_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~27_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~31_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~15_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~17_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~19_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~20_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux22~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux22~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux22~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~11_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~13_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~21_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux31~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux31~1_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~10_combout\ : std_logic;
SIGNAL \reg1|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\ : std_logic;
SIGNAL \reg1|N_dffs:10:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[7]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\ : std_logic;
SIGNAL \reg1|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~18_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~19_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~20_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[7]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[5]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[4]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[4]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9_combout\ : std_logic;
SIGNAL \reg1|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~19_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~21_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~18_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~22_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~23_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[5]~20_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~20_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~25_combout\ : std_logic;
SIGNAL \reg1|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[12]~21_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~24_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~26_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[7]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~18_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\ : std_logic;
SIGNAL \reg1|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[13]~22_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~28_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~29_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~18_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[9]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~32_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~30_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~33_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[12]~19_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~20_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~21_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~18_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[8]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~19_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~23_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~22_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~23_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~21_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~19_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~20_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[10]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~22_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[5]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~20_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[4]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~22_combout\ : std_logic;
SIGNAL \reg1|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~20_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~21_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[11]~19_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~20_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~18_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~21_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[9]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~18_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[5]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~19_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~19_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~21_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[12]~21_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~18_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[6]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[14]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~23_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[10]~24_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[4]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~18_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~19_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[9]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[8]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[6]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[4]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[10]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[9]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[8]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[6]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[5]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~33_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~34_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[13]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[10]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~20_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[4]~23_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~24_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~3_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~6_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~6_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~8_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_tmp~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_enable~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_tmp~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_save~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_save~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_enable~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_enable~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_rst~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~4_combout\ : std_logic;
SIGNAL \reg2|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:14:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \reg2|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:11:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \reg2|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:9:stage_i|q~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \reg2|N_dffs:9:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:10:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:10:stage_i|q~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \reg2|N_dffs:10:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ : std_logic;
SIGNAL \reg2|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:8:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~6_combout\ : std_logic;
SIGNAL \reg2|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:13:stage_i|q~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \reg2|N_dffs:13:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~3_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~4_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~5_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~8_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~9_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~3_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|mac_temp~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|mac_temp~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\ : std_logic;
SIGNAL \reg3|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~39_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:4:stage_i|Aout[10]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~40_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~10_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~17_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~20_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~22_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~33_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~32_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~34_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~5_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~35_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~36_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~37_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~9_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~13_combout\ : std_logic;
SIGNAL \FPU_SW_8~combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~11_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~39_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~38_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~40_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~41_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~13_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~42_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~43_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~15_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~44_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~45_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~46_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~3_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~47_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~46_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~31_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[18]~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~48_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~32_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~44_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~45_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~21_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~5_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~6_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~7_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~8_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~9_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~10_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~18_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~38_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~35_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~36_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[3]~20_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[7]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[6]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[5]~24_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[4]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[2]~46_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~12_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~feeder_combout\ : std_logic;
SIGNAL \reg2|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg2|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[1]~39_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[7]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[6]~21_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~47_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~48_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~49_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~47_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~50_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~30_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~31_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~54_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~55_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~56_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~57_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~58_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~59_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~41_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~33_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[19]~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~35_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~42_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~19_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~45_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~32_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~23_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~24_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~25_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~26_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~27_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~28_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~29_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~feeder_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~25_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~32_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~26_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~60_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~61_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~69_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~70_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~71_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~20_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~21_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~36_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~22_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~47_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~33_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~22_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~23_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~24_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:2:stage_i|q~19_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~75_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~27_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[7]~27_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[6]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~24_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~25_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[4]~40_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~28_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~29_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~30_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~67_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~68_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[21]~11_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~48_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~49_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~49_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~21_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~12_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~13_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~14_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~15_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~16_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~84_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~85_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~73_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~72_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~74_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~86_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~11_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~19_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~20_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~28_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~29_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[7]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~26_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~25_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~26_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~18_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~19_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~20_combout\ : std_logic;
SIGNAL \reg3|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~87_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~8_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~9_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~17_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~77_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~88_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~89_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~10_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~16_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~11_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~94_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~95_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~21_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~22_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~25_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~22_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[8]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~27_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~32_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~27_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~28_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~18_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~19_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~20_combout\ : std_logic;
SIGNAL \reg3|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~15_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~12_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~13_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~23_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~24_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[10]~26_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~38_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~28_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~29_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~29_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~24_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~10_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~11_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~52_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux15~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux16~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~101_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~102_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~81_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~99_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~92_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~100_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~96_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~97_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~98_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux25~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux0~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~90_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~91_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux0~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux25~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux25~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~52_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~53_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux25~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux25~4_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~9_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~19_combout\ : std_logic;
SIGNAL \reg3|N_dffs:6:stage_i|q~feeder_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux7~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux15~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux15~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux15~3_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~21_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~13_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~14_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~37_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~33_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~30_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~31_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~15_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~16_combout\ : std_logic;
SIGNAL \reg3|N_dffs:7:stage_i|q~feeder_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \reg3|N_dffs:10:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:8:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~41_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~35_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~30_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~32_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~42_combout\ : std_logic;
SIGNAL \reg3|N_dffs:8:stage_i|q~1_combout\ : std_logic;
SIGNAL \reg3|N_dffs:8:stage_i|q~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~34_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~25_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~26_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~31_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~33_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~34_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg3|N_dffs:9:stage_i|q~1_combout\ : std_logic;
SIGNAL \reg3|N_dffs:9:stage_i|q~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~27_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~28_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[12]~36_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~35_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~43_combout\ : std_logic;
SIGNAL \reg3|N_dffs:10:stage_i|q~3_combout\ : std_logic;
SIGNAL \reg3|N_dffs:10:stage_i|q~4_combout\ : std_logic;
SIGNAL \reg3|N_dffs:10:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~44_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~36_combout\ : std_logic;
SIGNAL \reg3|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg3|N_dffs:11:stage_i|q~1_combout\ : std_logic;
SIGNAL \reg3|N_dffs:11:stage_i|q~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~45_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~37_combout\ : std_logic;
SIGNAL \reg3|N_dffs:12:stage_i|q~1_combout\ : std_logic;
SIGNAL \reg3|N_dffs:12:stage_i|q~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[13]~20_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[13]~17_combout\ : std_logic;
SIGNAL \reg3|N_dffs:13:stage_i|q~feeder_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~30_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~31_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~29_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~32_combout\ : std_logic;
SIGNAL \reg3|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg3|N_dffs:14:stage_i|q~1_combout\ : std_logic;
SIGNAL \reg3|N_dffs:14:stage_i|q~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO_prepare|Y[15]~18_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\ : std_logic;
SIGNAL \reg2|N_dffs:15:stage_i|q~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:14:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\ : std_logic;
SIGNAL \reg2|N_dffs:12:stage_i|q~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \reg2|N_dffs:12:stage_i|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:9:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:10:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:10:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:11:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~2_combout\ : std_logic;
SIGNAL \reg3|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~2_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~5_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~6_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~15_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~58_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~4_combout\ : std_logic;
SIGNAL \reg4|N_dffs:0:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~6_combout\ : std_logic;
SIGNAL \reg3|N_dffs:3:stage_i|q~13_combout\ : std_logic;
SIGNAL \reg4|N_dffs:0:stage_i|q~1_combout\ : std_logic;
SIGNAL \reg4|N_dffs:0:stage_i|q~2_combout\ : std_logic;
SIGNAL \reg4|N_dffs:0:stage_i|q~4_combout\ : std_logic;
SIGNAL \reg4|N_dffs:0:stage_i|q~5_combout\ : std_logic;
SIGNAL \reg4|N_dffs:0:stage_i|q~6_combout\ : std_logic;
SIGNAL \reg4|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[17]~17_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[16]~16_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~59_combout\ : std_logic;
SIGNAL \reg4|N_dffs:1:stage_i|q~3_combout\ : std_logic;
SIGNAL \reg4|N_dffs:1:stage_i|q~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \reg4|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:1:stage_i|q~5_combout\ : std_logic;
SIGNAL \reg4|N_dffs:1:stage_i|q~6_combout\ : std_logic;
SIGNAL \reg4|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[18]~17_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~60_combout\ : std_logic;
SIGNAL \reg4|N_dffs:2:stage_i|q~3_combout\ : std_logic;
SIGNAL \reg4|N_dffs:2:stage_i|q~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \reg4|N_dffs:2:stage_i|q~5_combout\ : std_logic;
SIGNAL \reg4|N_dffs:2:stage_i|q~6_combout\ : std_logic;
SIGNAL \reg4|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ : std_logic;
SIGNAL \reg4|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~64_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~65_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~66_combout\ : std_logic;
SIGNAL \reg4|N_dffs:3:stage_i|q~1_combout\ : std_logic;
SIGNAL \reg4|N_dffs:3:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~61_combout\ : std_logic;
SIGNAL \reg4|N_dffs:3:stage_i|q~3_combout\ : std_logic;
SIGNAL \reg4|N_dffs:3:stage_i|q~4_combout\ : std_logic;
SIGNAL \reg4|N_dffs:3:stage_i|q~5_combout\ : std_logic;
SIGNAL \reg4|N_dffs:3:stage_i|q~6_combout\ : std_logic;
SIGNAL \reg4|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[19]~18_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[20]~20_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~78_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~9_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[13]~62_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~11_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~12_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~13_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~14_combout\ : std_logic;
SIGNAL \reg4|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~15_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:1:stage_i|Cout~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_10|Y[6]~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~8_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~82_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~93_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~10_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~11_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~22_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~20_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~13_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~14_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~21_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~17_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~18_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~19_combout\ : std_logic;
SIGNAL \reg4|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~8_combout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~34_combout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~17_combout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~15_combout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~10_combout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~11_combout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~16_combout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~12_combout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~6_combout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~7_combout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~13_combout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~14_combout\ : std_logic;
SIGNAL \reg4|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|SUM[31]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~37_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~54_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux7~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux7~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux16~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux16~1_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~3_combout\ : std_logic;
SIGNAL \reg4|N_dffs:7:stage_i|q~feeder_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[23]~23_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[22]~22_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[21]~21_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[24]~23_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[24]~24_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux7~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[25]~24_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:9:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[25]~25_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux6~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[26]~26_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[26]~25_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux5~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:10:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:10:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:11:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[27]~27_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux4~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:12:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[28]~28_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux3~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[29]~29_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux2~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:14:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[30]~30_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux1~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~3_combout\ : std_logic;
SIGNAL \reg4|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \reg4|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\ : std_logic_vector(50 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \numin2~combout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \numin1~combout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \OPP~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_OPP~combout\ : std_logic_vector(3 DOWNTO 3);

BEGIN

ww_clk <= clk;
ww_rst <= rst;
ww_numin1 <= numin1;
ww_numin2 <= numin2;
ww_FPU_SW_8 <= FPU_SW_8;
ww_OPP <= OPP;
HI <= ww_HI;
LO <= ww_LO;
STATUS <= ww_STATUS;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT34\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~dataout\);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(0) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(1) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(2) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(3) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(4) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(6) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(7) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(8) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(16) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(17) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAA_bus\ <= (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT13\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT12\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT11\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT10\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT9\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT8\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT7\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT6\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT5\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT4\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT3\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT2\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT1\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~dataout\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~3\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~2\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~1\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~0\);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~0\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(17);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT24\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT23\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT21\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT20\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT17\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT14\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT13\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT11\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT9\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT8\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT5\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT3\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT2\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT1\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~dataout\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~10\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~9\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~8\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~7\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~6\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~5\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~4\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~3\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~2\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~1\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~0\);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~0\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT23\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT20\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT17\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT14\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT11\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT8\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT5\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT2\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~dataout\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~10\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~9\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~8\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~7\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~6\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~5\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~4\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~3\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~2\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~1\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~0\);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~0\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit1:1:stage_i|Aout[21]~0_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~5_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAA_bus\ <= (gnd & vcc & \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ & \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ & \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\ & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAB_bus\ <= (gnd & vcc & \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ & \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1_combout\ & \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4_combout\ & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~0\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(17);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (gnd & vcc & \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ & \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ & \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~5_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~0\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & vcc & \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ & \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1_combout\ & \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit1:1:stage_i|Aout[21]~0_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~0\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~dataout\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~3\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~2\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~1\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~0\);

\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~0\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~1\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~2\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~3\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\reg1|N_dffs:15:stage_i|q~0_combout\ & \reg1|N_dffs:14:stage_i|q~0_combout\ & \reg1|N_dffs:13:stage_i|q~0_combout\ & \reg1|N_dffs:12:stage_i|q~0_combout\ & 
\reg1|N_dffs:11:stage_i|q~0_combout\ & \reg1|N_dffs:10:stage_i|q~0_combout\ & \reg1|N_dffs:9:stage_i|q~0_combout\ & \reg1|N_dffs:8:stage_i|q~0_combout\ & \reg1|N_dffs:7:stage_i|q~0_combout\ & \reg1|N_dffs:6:stage_i|q~0_combout\ & 
\reg1|N_dffs:5:stage_i|q~0_combout\ & \reg1|N_dffs:4:stage_i|q~0_combout\ & \reg1|N_dffs:3:stage_i|q~0_combout\ & \reg1|N_dffs:2:stage_i|q~0_combout\ & \reg1|N_dffs:1:stage_i|q~0_combout\ & \reg1|N_dffs:0:stage_i|q~0_combout\ & gnd & gnd);

\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\reg2|N_dffs:15:stage_i|q~0_combout\ & \reg2|N_dffs:14:stage_i|q~0_combout\ & \reg2|N_dffs:13:stage_i|q~0_combout\ & \reg2|N_dffs:12:stage_i|q~0_combout\ & 
\reg2|N_dffs:11:stage_i|q~0_combout\ & \reg2|N_dffs:10:stage_i|q~0_combout\ & \reg2|N_dffs:9:stage_i|q~0_combout\ & \reg2|N_dffs:8:stage_i|q~0_combout\ & \reg2|N_dffs:7:stage_i|q~0_combout\ & \reg2|N_dffs:6:stage_i|q~0_combout\ & 
\reg2|N_dffs:5:stage_i|q~0_combout\ & \reg2|N_dffs:4:stage_i|q~0_combout\ & \reg2|N_dffs:3:stage_i|q~0_combout\ & \reg2|N_dffs:2:stage_i|q~0_combout\ & \reg2|N_dffs:1:stage_i|q~0_combout\ & \reg2|N_dffs:0:stage_i|q~0_combout\ & gnd & gnd);

\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~0\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~1\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~2\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~3\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~dataout\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);
\ALT_INV_OPP~combout\(3) <= NOT \OPP~combout\(3);

-- Location: DSPOUT_X28_Y14_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y11_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y12_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y13_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y12_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ $ (VCC))) 
-- # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ & VCC))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\,
	datad => VCC,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X29_Y12_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X29_Y12_N8
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X29_Y12_N10
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X29_Y12_N14
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\)))) 
-- # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X29_Y12_N20
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X29_Y12_N30
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\);

-- Location: LCCOMB_X29_Y11_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\);

-- Location: LCCOMB_X29_Y11_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\);

-- Location: LCCOMB_X29_Y11_N8
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\);

-- Location: LCCOMB_X29_Y11_N10
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\);

-- Location: LCCOMB_X29_Y11_N12
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\);

-- Location: LCCOMB_X29_Y11_N14
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\);

-- Location: LCCOMB_X29_Y11_N20
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\ $ 
-- (GND))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\ & VCC))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\);

-- Location: LCCOMB_X30_Y12_N12
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X30_Y12_N18
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X30_Y12_N24
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\);

-- Location: DSPOUT_X28_Y18_N2
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X22_Y17_N6
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~3_combout\) # ((!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\);

-- Location: LCCOMB_X23_Y14_N14
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~13_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~7_combout\) # ((!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~7_combout\,
	datad => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~13_combout\);

-- Location: LCCOMB_X23_Y16_N10
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~31_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~23_combout\) # ((\reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~23_combout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~31_combout\);

-- Location: LCCOMB_X24_Y14_N20
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~24_combout\ = (\reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~24_combout\);

-- Location: LCCOMB_X19_Y19_N20
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~16_combout\ = (\OPP~combout\(0) & \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \OPP~combout\(0),
	datad => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~16_combout\);

-- Location: LCCOMB_X22_Y17_N26
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~18_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~7_combout\) # ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~5_combout\ & 
-- \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~5_combout\,
	datac => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~18_combout\);

-- Location: LCCOMB_X31_Y11_N10
\ALU_op|FPUUnit|mul_component|stage_1|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\);

-- Location: LCCOMB_X31_Y11_N16
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~7_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\) # 
-- ((!\ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~7_combout\);

-- Location: LCCOMB_X31_Y11_N20
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~9_combout\ = ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\ & 
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~7_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~7_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~9_combout\);

-- Location: LCCOMB_X31_Y11_N2
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\) # 
-- ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~9_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~9_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10_combout\);

-- Location: LCCOMB_X30_Y14_N18
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~17_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\) # 
-- ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~17_combout\);

-- Location: LCCOMB_X31_Y14_N20
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~18_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~17_combout\) # (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~18_combout\);

-- Location: LCCOMB_X31_Y14_N26
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~19_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\) # 
-- ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~18_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~19_combout\);

-- Location: LCCOMB_X31_Y14_N0
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~20_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\) # (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~19_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~20_combout\);

-- Location: LCCOMB_X31_Y15_N28
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~21_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\) # 
-- ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~20_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~20_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~21_combout\);

-- Location: LCCOMB_X31_Y15_N6
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~22_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\) # (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~21_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~22_combout\);

-- Location: LCCOMB_X29_Y14_N12
\ALU_op|FPUUnit|mul_component|Mux6~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~23_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(8)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(8),
	combout => \ALU_op|FPUUnit|mul_component|Mux6~23_combout\);

-- Location: LCCOMB_X29_Y14_N14
\ALU_op|FPUUnit|mul_component|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux22~0_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~22_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~23_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~22_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux22~0_combout\);

-- Location: LCCOMB_X29_Y14_N24
\ALU_op|FPUUnit|mul_component|Mux6~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~24_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(3)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(3),
	combout => \ALU_op|FPUUnit|mul_component|Mux6~24_combout\);

-- Location: LCCOMB_X25_Y14_N10
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\) # ((!\ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\) # (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~0_combout\);

-- Location: LCCOMB_X25_Y14_N24
\ALU_op|FloatinPointConvert|stage_12|stage_1|Array_Of_full_adders:1:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_12|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ $ (((\ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ 
-- & !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_12|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y16_N12
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~1_combout\ = (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~1_combout\);

-- Location: LCCOMB_X24_Y16_N10
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~1_combout\) 
-- # ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~0_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- (((!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~0_combout\);

-- Location: LCCOMB_X24_Y15_N4
\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- !\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\);

-- Location: LCCOMB_X24_Y15_N8
\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\) # ((!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\);

-- Location: LCCOMB_X24_Y15_N6
\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\ = (\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & (((\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\)))) # (!\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\,
	datad => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\);

-- Location: LCCOMB_X24_Y18_N28
\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~0_combout\ = (\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\) # (\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~0_combout\);

-- Location: LCCOMB_X24_Y18_N6
\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\ = (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & ((\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~0_combout\) # 
-- ((\ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\ & \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\);

-- Location: LCCOMB_X24_Y16_N20
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~17_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~1_combout\) # ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~0_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~3_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~17_combout\);

-- Location: LCCOMB_X25_Y15_N16
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~19_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~3_combout\) # ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~3_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~4_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~19_combout\);

-- Location: LCCOMB_X26_Y20_N6
\ALU_op|FPUUnit|add_component|stage_5|Y[1]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[1]~23_combout\ = (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ & (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~23_combout\);

-- Location: LCCOMB_X26_Y20_N14
\ALU_op|FPUUnit|add_component|stage_5|process_0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~12_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\ & (\ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\ & (\ALU_op|FPUUnit|add_component|stage_5|process_0~4_combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~4_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~12_combout\);

-- Location: LCCOMB_X25_Y20_N20
\ALU_op|FPUUnit|add_component|stage_5|Y[2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[2]~24_combout\ = (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ & !\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~24_combout\);

-- Location: LCCOMB_X26_Y20_N12
\ALU_op|FPUUnit|add_component|stage_5|process_0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~13_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[2]~24_combout\ & (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ & 
-- ((!\ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~24_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~12_combout\) # 
-- ((!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ & !\ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~24_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~12_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~13_combout\);

-- Location: LCCOMB_X25_Y20_N10
\ALU_op|FPUUnit|add_component|stage_5|process_0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~14_combout\ = (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\) # 
-- ((!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ & \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~14_combout\);

-- Location: LCCOMB_X26_Y20_N20
\ALU_op|FPUUnit|add_component|stage_5|Y[2]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[2]~28_combout\ = (((\ALU_op|FPUUnit|add_component|stage_5|Y[2]~24_combout\ & \ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~24_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~28_combout\);

-- Location: LCCOMB_X20_Y15_N24
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[3]~21_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\) # ((\OPP~combout\(0) & (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[3]~21_combout\);

-- Location: LCCOMB_X26_Y15_N16
\reg3|N_dffs:2:stage_i|q~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~12_combout\ = (!\FPU_SW_8~combout\ & (\reg3|N_dffs:2:stage_i|q~11_combout\ & ((!\OPP~combout\(2)) # (!\OPP~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \OPP~combout\(1),
	datac => \reg3|N_dffs:2:stage_i|q~11_combout\,
	datad => \OPP~combout\(2),
	combout => \reg3|N_dffs:2:stage_i|q~12_combout\);

-- Location: LCCOMB_X29_Y14_N26
\ALU_op|FPUUnit|mul_component|Mux6~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~51_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(6)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(8),
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(6),
	combout => \ALU_op|FPUUnit|mul_component|Mux6~51_combout\);

-- Location: LCCOMB_X29_Y17_N10
\ALU_op|FPUUnit|mul_component|Mux6~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~53_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~51_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & \ALU_op|FPUUnit|mul_component|Mux6~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~52_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~51_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~53_combout\);

-- Location: LCCOMB_X30_Y15_N20
\ALU_op|FPUUnit|mul_component|Mux6~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~62_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~45_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~61_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~45_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~62_combout\);

-- Location: LCCOMB_X30_Y15_N10
\reg3|N_dffs:2:stage_i|q~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~21_combout\ = (\reg3|N_dffs:2:stage_i|q~8_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\) # ((\reg3|N_dffs:2:stage_i|q~14_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~8_combout\ & 
-- (((\ALU_op|FPUUnit|mul_component|Mux6~62_combout\ & !\reg3|N_dffs:2:stage_i|q~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~8_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~62_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~14_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~21_combout\);

-- Location: LCCOMB_X30_Y15_N24
\reg3|N_dffs:2:stage_i|q~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~22_combout\ = (\reg3|N_dffs:2:stage_i|q~14_combout\ & ((\reg3|N_dffs:2:stage_i|q~21_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\)) # (!\reg3|N_dffs:2:stage_i|q~21_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~48_combout\))))) # (!\reg3|N_dffs:2:stage_i|q~14_combout\ & (((\reg3|N_dffs:2:stage_i|q~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~48_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~21_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~22_combout\);

-- Location: LCCOMB_X29_Y14_N20
\ALU_op|FPUUnit|mul_component|Mux6~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~63_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux22~1_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux22~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~63_combout\);

-- Location: LCCOMB_X29_Y14_N6
\reg3|N_dffs:3:stage_i|q~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~14_combout\ = (\reg3|N_dffs:3:stage_i|q~13_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(4)) # (\reg3|N_dffs:3:stage_i|q~12_combout\)))) # (!\reg3|N_dffs:3:stage_i|q~13_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~63_combout\ & ((!\reg3|N_dffs:3:stage_i|q~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~63_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~13_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(4),
	datad => \reg3|N_dffs:3:stage_i|q~12_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~14_combout\);

-- Location: LCCOMB_X29_Y14_N28
\reg3|N_dffs:3:stage_i|q~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~15_combout\ = (\reg3|N_dffs:3:stage_i|q~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\) # ((!\reg3|N_dffs:3:stage_i|q~12_combout\)))) # (!\reg3|N_dffs:3:stage_i|q~14_combout\ & 
-- (((\ALU_op|FPUUnit|mul_component|Mux6~24_combout\ & \reg3|N_dffs:3:stage_i|q~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~14_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~24_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~12_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~15_combout\);

-- Location: LCCOMB_X29_Y16_N18
\reg3|N_dffs:3:stage_i|q~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~18_combout\ = (\reg3|N_dffs:3:stage_i|q~17_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~66_combout\ & \reg3|N_dffs:3:stage_i|q~31_combout\)) # (!\reg3|N_dffs:3:stage_i|q~17_combout\ & ((!\reg3|N_dffs:3:stage_i|q~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg3|N_dffs:3:stage_i|q~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~66_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~31_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~18_combout\);

-- Location: LCCOMB_X29_Y17_N8
\reg3|N_dffs:3:stage_i|q~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~19_combout\ = (\reg3|N_dffs:3:stage_i|q~16_combout\ & ((\reg3|N_dffs:3:stage_i|q~18_combout\ & (\reg3|N_dffs:3:stage_i|q~15_combout\)) # (!\reg3|N_dffs:3:stage_i|q~18_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~53_combout\))))) # (!\reg3|N_dffs:3:stage_i|q~16_combout\ & (((\reg3|N_dffs:3:stage_i|q~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~16_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~15_combout\,
	datac => \reg3|N_dffs:3:stage_i|q~18_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~53_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~19_combout\);

-- Location: LCCOMB_X27_Y20_N20
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~46_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56_combout\ & (((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[18]~8_combout\)) 
-- # (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6_combout\))) # (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[20]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[20]~10_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[18]~8_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~46_combout\);

-- Location: LCCOMB_X29_Y14_N30
\ALU_op|FPUUnit|mul_component|Mux6~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~76_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~23_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~23_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~3_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~76_combout\);

-- Location: LCCOMB_X29_Y14_N4
\reg3|N_dffs:4:stage_i|q~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~8_combout\ = (\reg3|N_dffs:3:stage_i|q~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~22_combout\) # ((\reg3|N_dffs:3:stage_i|q~13_combout\)))) # (!\reg3|N_dffs:3:stage_i|q~12_combout\ & 
-- (((\ALU_op|FPUUnit|mul_component|Mux6~76_combout\ & !\reg3|N_dffs:3:stage_i|q~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~12_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~22_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~76_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~13_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~8_combout\);

-- Location: LCCOMB_X29_Y14_N2
\reg3|N_dffs:4:stage_i|q~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~9_combout\ = (\reg3|N_dffs:4:stage_i|q~8_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\) # (!\reg3|N_dffs:3:stage_i|q~13_combout\)))) # (!\reg3|N_dffs:4:stage_i|q~8_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5) & ((\reg3|N_dffs:3:stage_i|q~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5),
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datac => \reg3|N_dffs:4:stage_i|q~8_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~13_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~9_combout\);

-- Location: LCCOMB_X29_Y16_N24
\reg3|N_dffs:4:stage_i|q~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~10_combout\ = (\reg3|N_dffs:3:stage_i|q~17_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~78_combout\ & \reg3|N_dffs:3:stage_i|q~31_combout\)) # (!\reg3|N_dffs:3:stage_i|q~17_combout\ & ((!\reg3|N_dffs:3:stage_i|q~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg3|N_dffs:3:stage_i|q~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~78_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~31_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~10_combout\);

-- Location: LCCOMB_X29_Y16_N6
\reg3|N_dffs:4:stage_i|q~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~11_combout\ = (\reg3|N_dffs:3:stage_i|q~16_combout\ & ((\reg3|N_dffs:4:stage_i|q~10_combout\ & ((\reg3|N_dffs:4:stage_i|q~9_combout\))) # (!\reg3|N_dffs:4:stage_i|q~10_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~63_combout\)))) 
-- # (!\reg3|N_dffs:3:stage_i|q~16_combout\ & (((\reg3|N_dffs:4:stage_i|q~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~16_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~63_combout\,
	datac => \reg3|N_dffs:4:stage_i|q~10_combout\,
	datad => \reg3|N_dffs:4:stage_i|q~9_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~11_combout\);

-- Location: LCCOMB_X27_Y15_N20
\ALU_op|FPUUnit|mul_component|Mux6~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~79_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\) # 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~79_combout\);

-- Location: LCCOMB_X27_Y15_N30
\ALU_op|FPUUnit|mul_component|Mux6~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~80_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~79_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & \ALU_op|FPUUnit|mul_component|Mux6~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~79_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~58_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~80_combout\);

-- Location: LCCOMB_X30_Y15_N12
\ALU_op|FPUUnit|mul_component|Mux6~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~83_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~70_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~70_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~82_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~83_combout\);

-- Location: LCCOMB_X27_Y19_N20
\reg3|N_dffs:5:stage_i|q~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~12_combout\ = (\reg3|N_dffs:2:stage_i|q~14_combout\ & (((\reg3|N_dffs:2:stage_i|q~8_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~14_combout\ & ((\reg3|N_dffs:2:stage_i|q~8_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\)) # (!\reg3|N_dffs:2:stage_i|q~8_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~14_combout\,
	datac => \reg3|N_dffs:2:stage_i|q~8_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~93_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~12_combout\);

-- Location: LCCOMB_X27_Y19_N10
\reg3|N_dffs:5:stage_i|q~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~13_combout\ = (\reg3|N_dffs:5:stage_i|q~12_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\) # (!\reg3|N_dffs:2:stage_i|q~14_combout\)))) # (!\reg3|N_dffs:5:stage_i|q~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~39_combout\ & ((\reg3|N_dffs:2:stage_i|q~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~39_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	datac => \reg3|N_dffs:5:stage_i|q~12_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~14_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~13_combout\);

-- Location: LCCOMB_X26_Y19_N24
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~50_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\) # ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64_combout\ & (((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~50_combout\);

-- Location: LCCOMB_X26_Y19_N10
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~51_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~50_combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~32_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~50_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[20]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~50_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[20]~10_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~32_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~51_combout\);

-- Location: LCCOMB_X26_Y19_N8
\reg3|N_dffs:5:stage_i|q~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~14_combout\ = (\reg3|N_dffs:2:stage_i|q~16_combout\ & (\reg3|N_dffs:2:stage_i|q~15_combout\ & (\reg3|N_dffs:5:stage_i|q~13_combout\))) # (!\reg3|N_dffs:2:stage_i|q~16_combout\ & (((\reg3|N_dffs:5:stage_i|q~22_combout\)) # 
-- (!\reg3|N_dffs:2:stage_i|q~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~16_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~15_combout\,
	datac => \reg3|N_dffs:5:stage_i|q~13_combout\,
	datad => \reg3|N_dffs:5:stage_i|q~22_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~14_combout\);

-- Location: LCCOMB_X26_Y19_N26
\reg3|N_dffs:5:stage_i|q~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~15_combout\ = (\reg3|N_dffs:2:stage_i|q~13_combout\ & ((\reg3|N_dffs:5:stage_i|q~14_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~91_combout\)) # (!\reg3|N_dffs:5:stage_i|q~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~80_combout\))))) # (!\reg3|N_dffs:2:stage_i|q~13_combout\ & (((\reg3|N_dffs:5:stage_i|q~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~91_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~13_combout\,
	datac => \reg3|N_dffs:5:stage_i|q~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~80_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~15_combout\);

-- Location: LCCOMB_X26_Y19_N4
\reg3|N_dffs:5:stage_i|q~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~16_combout\ = (!\OPP~combout\(0) & \reg3|N_dffs:5:stage_i|q~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datad => \reg3|N_dffs:5:stage_i|q~15_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~16_combout\);

-- Location: LCCOMB_X31_Y15_N10
\ALU_op|FPUUnit|mul_component|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux0~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux0~0_combout\);

-- Location: LCCOMB_X25_Y17_N24
\reg3|N_dffs:10:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:10:stage_i|q~1_combout\ = ((\OPP~combout\(0) & \reg3|N_dffs:2:stage_i|q~7_combout\)) # (!\OPP~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(3),
	datac => \OPP~combout\(0),
	datad => \reg3|N_dffs:2:stage_i|q~7_combout\,
	combout => \reg3|N_dffs:10:stage_i|q~1_combout\);

-- Location: LCFF_X22_Y22_N7
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(10));

-- Location: LCCOMB_X20_Y20_N14
\reg3|N_dffs:10:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:10:stage_i|q~2_combout\ = (\reg3|N_dffs:10:stage_i|q~1_combout\ & ((\reg3|N_dffs:10:stage_i|q~0_combout\) # ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(10))))) # (!\reg3|N_dffs:10:stage_i|q~1_combout\ & 
-- (!\reg3|N_dffs:10:stage_i|q~0_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \reg3|N_dffs:10:stage_i|q~0_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(10),
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~24_combout\,
	combout => \reg3|N_dffs:10:stage_i|q~2_combout\);

-- Location: LCFF_X22_Y22_N27
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(12));

-- Location: LCCOMB_X20_Y20_N20
\reg3|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:12:stage_i|q~0_combout\ = (\reg3|N_dffs:10:stage_i|q~0_combout\ & (((\reg3|N_dffs:10:stage_i|q~1_combout\)))) # (!\reg3|N_dffs:10:stage_i|q~0_combout\ & ((\reg3|N_dffs:10:stage_i|q~1_combout\ & 
-- (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(12))) # (!\reg3|N_dffs:10:stage_i|q~1_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(12),
	datab => \reg3|N_dffs:10:stage_i|q~0_combout\,
	datac => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~28_combout\,
	combout => \reg3|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCCOMB_X23_Y19_N12
\ALU_op|FPUUnit|add_component|stage_1|Y[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\);

-- Location: LCCOMB_X23_Y20_N18
\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\ $ (\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\ & !\ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\);

-- Location: LCCOMB_X27_Y18_N16
\reg4|N_dffs:4:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~3_combout\ = (\OPP~combout\(0)) # ((\OPP~combout\(2)) # (!\FPU_SW_8~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(2),
	datad => \FPU_SW_8~combout\,
	combout => \reg4|N_dffs:4:stage_i|q~3_combout\);

-- Location: LCFF_X20_Y21_N3
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(0));

-- Location: LCCOMB_X24_Y23_N10
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y19_N22
\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ = (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & !\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\);

-- Location: LCCOMB_X29_Y17_N6
\reg4|N_dffs:1:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:1:stage_i|q~1_combout\ = (\reg3|N_dffs:3:stage_i|q~12_combout\ & (((\reg3|N_dffs:3:stage_i|q~13_combout\)))) # (!\reg3|N_dffs:3:stage_i|q~12_combout\ & ((\reg3|N_dffs:3:stage_i|q~13_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10))) # (!\reg3|N_dffs:3:stage_i|q~13_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10),
	datab => \ALU_op|FPUUnit|mul_component|Mux6~35_combout\,
	datac => \reg3|N_dffs:3:stage_i|q~12_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~13_combout\,
	combout => \reg4|N_dffs:1:stage_i|q~1_combout\);

-- Location: LCCOMB_X29_Y17_N28
\reg4|N_dffs:1:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:1:stage_i|q~2_combout\ = (\reg3|N_dffs:3:stage_i|q~12_combout\ & ((\reg4|N_dffs:1:stage_i|q~1_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\)) # (!\reg4|N_dffs:1:stage_i|q~1_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~37_combout\))))) # (!\reg3|N_dffs:3:stage_i|q~12_combout\ & (((\reg4|N_dffs:1:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~37_combout\,
	datac => \reg3|N_dffs:3:stage_i|q~12_combout\,
	datad => \reg4|N_dffs:1:stage_i|q~1_combout\,
	combout => \reg4|N_dffs:1:stage_i|q~2_combout\);

-- Location: LCCOMB_X24_Y23_N6
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~2_combout\ = \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~2_combout\);

-- Location: LCCOMB_X25_Y23_N12
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ $ (\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y21_N12
\reg4|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:2:stage_i|q~0_combout\ = (\reg4|N_dffs:4:stage_i|q~3_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\) # ((\reg4|N_dffs:4:stage_i|q~2_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~3_combout\ & 
-- (((!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & !\reg4|N_dffs:4:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~3_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \reg4|N_dffs:4:stage_i|q~2_combout\,
	combout => \reg4|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCCOMB_X29_Y17_N14
\reg4|N_dffs:2:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:2:stage_i|q~1_combout\ = (\reg3|N_dffs:3:stage_i|q~13_combout\ & (\reg3|N_dffs:3:stage_i|q~12_combout\)) # (!\reg3|N_dffs:3:stage_i|q~13_combout\ & ((\reg3|N_dffs:3:stage_i|q~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~52_combout\)) # 
-- (!\reg3|N_dffs:3:stage_i|q~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~13_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~52_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~50_combout\,
	combout => \reg4|N_dffs:2:stage_i|q~1_combout\);

-- Location: LCCOMB_X29_Y17_N12
\reg4|N_dffs:2:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:2:stage_i|q~2_combout\ = (\reg4|N_dffs:2:stage_i|q~1_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\) # ((!\reg3|N_dffs:3:stage_i|q~13_combout\)))) # (!\reg4|N_dffs:2:stage_i|q~1_combout\ & 
-- (((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11) & \reg3|N_dffs:3:stage_i|q~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11),
	datac => \reg4|N_dffs:2:stage_i|q~1_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~13_combout\,
	combout => \reg4|N_dffs:2:stage_i|q~2_combout\);

-- Location: LCFF_X21_Y21_N3
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(3));

-- Location: LCCOMB_X24_Y23_N20
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & 
-- (!\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & !\ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\))) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # ((!\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & !\ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datac => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y23_N2
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ = \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ $ 
-- (((\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\);

-- Location: LCCOMB_X26_Y21_N20
\reg4|N_dffs:4:stage_i|q~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~8_combout\ = (\reg4|N_dffs:4:stage_i|q~3_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\) # ((\reg4|N_dffs:4:stage_i|q~2_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~3_combout\ 
-- & (((!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & !\reg4|N_dffs:4:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~3_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \reg4|N_dffs:4:stage_i|q~2_combout\,
	combout => \reg4|N_dffs:4:stage_i|q~8_combout\);

-- Location: LCCOMB_X25_Y23_N0
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ & 
-- (((!\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & !\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\);

-- Location: LCFF_X25_Y21_N9
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(5));

-- Location: LCCOMB_X27_Y16_N20
\reg4|N_dffs:5:stage_i|q~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~12_combout\ = ((!\OPP~combout\(1) & !\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\)) # (!\OPP~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \OPP~combout\(1),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \reg4|N_dffs:5:stage_i|q~12_combout\);

-- Location: LCCOMB_X24_Y23_N2
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\ = (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\)) # (!\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) 
-- # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\);

-- Location: LCCOMB_X25_Y23_N14
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\ & 
-- (((!\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & !\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\);

-- Location: LCFF_X23_Y21_N25
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(6));

-- Location: LCCOMB_X27_Y15_N16
\ALU_op|FPUUnit|mul_component|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux7~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~99_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~99_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~9_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux7~1_combout\);

-- Location: LCCOMB_X23_Y15_N16
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\))) # (!\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y14_N26
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\) # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\))) # (!\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y22_N10
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum~0_combout\ = \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\ $ (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum~0_combout\);

-- Location: LCCOMB_X24_Y22_N12
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ $ 
-- (\reg2|N_dffs:11:stage_i|q~_Duplicate_1_regout\ $ (\reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	datab => \reg2|N_dffs:11:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y15_N10
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~0_combout\ = (\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ $ 
-- (!\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\)))) # (!\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ $ (!\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~0_combout\);

-- Location: LCCOMB_X24_Y14_N16
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\ = \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ $ (\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\);

-- Location: LCCOMB_X24_Y14_N10
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~2_combout\ = (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & 
-- (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\ & (\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\ $ (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\)))) # 
-- (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & ((\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- !\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\)) # (!\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datab => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~2_combout\);

-- Location: LCCOMB_X23_Y18_N24
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\ = (\OPP~combout\(0) & ((\ALU_op|ArithmeticUnit|mac_enable~regout\ & (!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\)) # 
-- (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((!\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\);

-- Location: LCFF_X24_Y21_N21
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y22_N16
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ = \OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\,
	datad => \ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y22_N6
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\)))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\)) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT9\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~0_combout\);

-- Location: LCCOMB_X25_Y22_N18
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\)) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datad => \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~0_combout\);

-- Location: LCCOMB_X25_Y22_N24
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~0_combout\ & 
-- (\reg2|N_dffs:10:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~0_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\))))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~0_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~1_combout\);

-- Location: LCCOMB_X22_Y22_N6
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux21~2_combout\);

-- Location: LCCOMB_X21_Y22_N20
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\) # 
-- ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (((!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & 
-- \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT11\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~0_combout\);

-- Location: LCFF_X21_Y22_N25
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:12:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y22_N28
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\ $ (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\,
	datad => \ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\);

-- Location: LCCOMB_X22_Y22_N14
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # 
-- ((\reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datac => \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT12\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~0_combout\);

-- Location: LCCOMB_X22_Y22_N28
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~0_combout\ & 
-- ((\reg2|N_dffs:12:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~0_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\)))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~0_combout\,
	datad => \reg2|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~1_combout\);

-- Location: LCCOMB_X22_Y22_N26
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux19~2_combout\);

-- Location: LCFF_X21_Y22_N1
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:13:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y22_N6
\ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:13:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:13:stage_i|q~regout\,
	datac => \reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\);

-- Location: LCCOMB_X20_Y22_N12
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\ $ (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ $ 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\,
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\);

-- Location: LCCOMB_X21_Y22_N12
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\)))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~0_combout\);

-- Location: LCCOMB_X22_Y22_N22
\ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:14:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:14:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT14\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\);

-- Location: LCCOMB_X22_Y22_N24
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\ $ 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\);

-- Location: LCCOMB_X22_Y22_N30
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (((\reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\) # 
-- (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT14\ & 
-- ((!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datac => \reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~0_combout\);

-- Location: LCCOMB_X22_Y22_N12
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~0_combout\ & 
-- ((\reg2|N_dffs:14:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~0_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\)))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~0_combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	datad => \reg2|N_dffs:14:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~1_combout\);

-- Location: LCFF_X21_Y21_N17
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:15:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:15:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y21_N12
\ALU_op|ArithmeticUnit|mux_bits_B|Y[16]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[16]~15_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[16]~15_combout\);

-- Location: LCCOMB_X20_Y21_N2
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT16\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT16\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0_combout\);

-- Location: LCCOMB_X22_Y21_N4
\ALU_op|ArithmeticUnit|mux_bits_B|Y[17]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[17]~16_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datab => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT17\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[17]~16_combout\);

-- Location: LCFF_X21_Y21_N21
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~3_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y21_N10
\ALU_op|ArithmeticUnit|mux_bits_A|Y[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[18]~18_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~regout\,
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[18]~18_combout\);

-- Location: LCFF_X21_Y22_N17
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y21_N6
\ALU_op|ArithmeticUnit|mux_bits_A|Y[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[19]~19_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[19]~19_combout\);

-- Location: LCCOMB_X21_Y21_N0
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[19]~18_combout\ $ 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[19]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[19]~18_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|mux_bits_A|Y[19]~19_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\);

-- Location: LCCOMB_X21_Y21_N2
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT19\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~0_combout\);

-- Location: LCCOMB_X22_Y21_N10
\ALU_op|ArithmeticUnit|mux_bits_B|Y[20]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[20]~19_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datab => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT20\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[20]~19_combout\);

-- Location: LCCOMB_X25_Y21_N18
\ALU_op|ArithmeticUnit|mux_bits_B|Y[21]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[21]~20_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT21\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[21]~20_combout\);

-- Location: LCFF_X22_Y21_N21
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y21_N28
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_B|Y[21]~20_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[21]~21_combout\ $ (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[21]~20_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[21]~21_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y21_N8
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT21\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \OPP~combout\(0),
	datac => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~0_combout\);

-- Location: LCCOMB_X23_Y21_N6
\ALU_op|ArithmeticUnit|mux_bits_B|Y[22]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[22]~21_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[22]~21_combout\);

-- Location: LCFF_X23_Y21_N21
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y21_N12
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_B|Y[22]~21_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[22]~22_combout\ $ (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[22]~21_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[22]~22_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y21_N24
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT22\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0_combout\);

-- Location: LCCOMB_X23_Y21_N10
\ALU_op|ArithmeticUnit|mux_bits_B|Y[23]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[23]~22_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datab => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT23\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[23]~22_combout\);

-- Location: LCFF_X22_Y21_N17
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~regout\);

-- Location: LCFF_X23_Y21_N17
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:8:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:8:stage_i|q~regout\);

-- Location: LCFF_X26_Y22_N17
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:10:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:10:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:10:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y22_N24
\ALU_op|ArithmeticUnit|mux_bits_B|Y[27]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[27]~26_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datab => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT27\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[27]~26_combout\);

-- Location: LCCOMB_X27_Y22_N6
\ALU_op|ArithmeticUnit|mux_bits_B|Y[28]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[28]~27_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datab => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT28\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[28]~27_combout\);

-- Location: LCCOMB_X27_Y21_N6
\ALU_op|ArithmeticUnit|mux_bits_B|Y[29]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[29]~28_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[29]~28_combout\);

-- Location: LCFF_X27_Y21_N17
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:13:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y21_N30
\ALU_op|ArithmeticUnit|mux_bits_B|Y[30]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[30]~29_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[30]~29_combout\);

-- Location: LCCOMB_X19_Y16_N4
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~25_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (((!\OPP~combout\(0))) # (!\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- (((!\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~25_combout\);

-- Location: LCCOMB_X24_Y15_N10
\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\ = (\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\) # ((!\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & 
-- (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\,
	datad => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\);

-- Location: LCCOMB_X25_Y15_N6
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~22_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~13_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & ((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~13_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~22_combout\);

-- Location: LCCOMB_X25_Y16_N14
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~23_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\ & ((\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\)) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\) # (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~23_combout\);

-- Location: LCCOMB_X24_Y20_N6
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~38_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\)) # (!\ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~38_combout\);

-- Location: LCCOMB_X21_Y17_N6
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~38_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~3_combout\) # ((\OPP~combout\(0) & (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[3]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~3_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[3]~20_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~38_combout\);

-- Location: LCCOMB_X29_Y16_N12
\reg3|N_dffs:3:stage_i|q~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~31_combout\ = (\OPP~combout\(1) & (((!\reg3|N_dffs:3:stage_i|q~17_combout\)))) # (!\OPP~combout\(1) & (((\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\)) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(2),
	datac => \reg3|N_dffs:3:stage_i|q~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~31_combout\);

-- Location: LCCOMB_X23_Y19_N10
\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\) # ((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\) # 
-- ((!\ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\ & \ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y23_N14
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ = \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y21_N20
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(1)) # (!\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \OPP~combout\(2),
	datad => \OPP~combout\(1),
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~2_combout\);

-- Location: LCCOMB_X21_Y22_N24
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:12:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:12:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(2))) # (!\OPP~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:12:stage_i|q~2_combout\);

-- Location: LCCOMB_X21_Y22_N0
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:13:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:13:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(1)) # (!\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(2),
	datad => \OPP~combout\(1),
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:13:stage_i|q~2_combout\);

-- Location: LCCOMB_X21_Y21_N16
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:15:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:15:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(2)) # (!\OPP~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:15:stage_i|q~2_combout\);

-- Location: LCCOMB_X21_Y21_N20
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~3_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(1)) # (!\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(2),
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\,
	datad => \OPP~combout\(1),
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~3_combout\);

-- Location: LCCOMB_X21_Y22_N16
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(2))) # (!\OPP~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~2_combout\);

-- Location: LCCOMB_X22_Y21_N20
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(1))) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~2_combout\);

-- Location: LCCOMB_X23_Y21_N20
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(1)) # (!\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(2),
	datac => \OPP~combout\(1),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~2_combout\);

-- Location: LCCOMB_X22_Y21_N16
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(1))) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~2_combout\);

-- Location: LCCOMB_X23_Y21_N16
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:8:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:8:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(1)) # (!\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(2),
	datac => \OPP~combout\(1),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:8:stage_i|q~2_combout\);

-- Location: LCCOMB_X26_Y22_N16
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:10:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:10:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(1)) # (!\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(2),
	datac => \OPP~combout\(1),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:10:stage_i|q~2_combout\);

-- Location: LCCOMB_X27_Y21_N16
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:13:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:13:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(2))) # (!\OPP~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(2),
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|sum~combout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:13:stage_i|q~2_combout\);

-- Location: LCCOMB_X24_Y20_N12
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~40_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~40_combout\);

-- Location: LCCOMB_X26_Y16_N14
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[20]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[20]~10_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[20]~10_combout\);

-- Location: LCCOMB_X26_Y19_N22
\reg3|N_dffs:5:stage_i|q~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~21_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\ & (\reg4|N_dffs:5:stage_i|q~22_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\ & (\reg4|N_dffs:5:stage_i|q~22_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:5:stage_i|q~22_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~51_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~21_combout\);

-- Location: LCCOMB_X26_Y19_N12
\reg3|N_dffs:5:stage_i|q~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~22_combout\ = (\OPP~combout\(1) & (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & \reg3|N_dffs:5:stage_i|q~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datad => \reg3|N_dffs:5:stage_i|q~21_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~22_combout\);

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(5),
	combout => \numin1~combout\(5));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(13),
	combout => \numin1~combout\(13));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: CLKCTRL_G3
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\OPP[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_OPP(2),
	combout => \OPP~combout\(2));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\rst~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_rst,
	combout => \rst~combout\);

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(3),
	combout => \numin2~combout\(3));

-- Location: LCCOMB_X24_Y19_N12
\reg2|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:3:stage_i|q~0_combout\ = (!\rst~combout\ & \numin2~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datac => \numin2~combout\(3),
	combout => \reg2|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y14_N27
\reg2|N_dffs:3:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg2|N_dffs:3:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\);

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(6),
	combout => \numin2~combout\(6));

-- Location: LCCOMB_X29_Y18_N12
\reg2|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:6:stage_i|q~0_combout\ = (!\rst~combout\ & \numin2~combout\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \numin2~combout\(6),
	combout => \reg2|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y14_N5
\reg2|N_dffs:6:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg2|N_dffs:6:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\);

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(4),
	combout => \numin2~combout\(4));

-- Location: LCCOMB_X24_Y19_N22
\reg2|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:4:stage_i|q~0_combout\ = (!\rst~combout\ & \numin2~combout\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin2~combout\(4),
	combout => \reg2|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y14_N15
\reg2|N_dffs:4:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg2|N_dffs:4:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X25_Y14_N8
\ALU_op|FloatinPointConvert|stage_2|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\) # ((\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\) # 
-- (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\);

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(6),
	combout => \numin1~combout\(6));

-- Location: LCCOMB_X31_Y19_N16
\reg1|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:6:stage_i|q~0_combout\ = (!\rst~combout\ & \numin1~combout\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin1~combout\(6),
	combout => \reg1|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y14_N29
\reg1|N_dffs:6:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:6:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\);

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(4),
	combout => \numin1~combout\(4));

-- Location: LCCOMB_X31_Y19_N26
\reg1|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:4:stage_i|q~0_combout\ = (!\rst~combout\ & \numin1~combout\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin1~combout\(4),
	combout => \reg1|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y14_N3
\reg1|N_dffs:4:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:4:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\);

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(3),
	combout => \numin1~combout\(3));

-- Location: LCCOMB_X31_Y19_N24
\reg1|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:3:stage_i|q~0_combout\ = (!\rst~combout\ & \numin1~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin1~combout\(3),
	combout => \reg1|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y17_N17
\reg1|N_dffs:3:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:3:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y18_N24
\ALU_op|FloatinPointConvert|stage_1|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ = (\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\) # ((\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\) # ((\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\) # 
-- (\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\);

-- Location: LCCOMB_X24_Y18_N16
\ALU_op|FloatinPointConvert|stage_1|process_0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\ = (!\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (!\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & ((\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\) # 
-- (\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\);

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(2),
	combout => \numin2~combout\(2));

-- Location: LCCOMB_X18_Y19_N16
\reg2|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:2:stage_i|q~0_combout\ = (\numin2~combout\(2) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \numin2~combout\(2),
	datad => \rst~combout\,
	combout => \reg2|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y14_N1
\reg2|N_dffs:2:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg2|N_dffs:2:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X25_Y14_N22
\ALU_op|FloatinPointConvert|stage_2|Y[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\ = (\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\) # ((!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\);

-- Location: LCCOMB_X24_Y17_N24
\ALU_op|FloatinPointConvert|stage_2|Y[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ = (\ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\);

-- Location: LCCOMB_X31_Y19_N10
\reg1|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:5:stage_i|q~0_combout\ = (\numin1~combout\(5) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \numin1~combout\(5),
	datac => \rst~combout\,
	combout => \reg1|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y14_N9
\reg1|N_dffs:5:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:5:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y18_N18
\ALU_op|FloatinPointConvert|stage_1|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\ = (\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & !\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\);

-- Location: LCCOMB_X24_Y17_N0
\ALU_op|FloatinPointConvert|stage_1|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\ = (\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\) # ((\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\) # (\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\);

-- Location: LCCOMB_X24_Y17_N10
\ALU_op|FloatinPointConvert|stage_1|Y[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ = (\ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\ & (((!\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\)))) # (!\ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\ & 
-- (\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (!\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\);

-- Location: LCCOMB_X24_Y17_N18
\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ & (((\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\) # 
-- (!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\)) # (!\ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\))) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ & (!\ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\) # (!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y16_N8
\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ $ (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y17_N16
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\)) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & ((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\);

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(0),
	combout => \numin1~combout\(0));

-- Location: LCCOMB_X31_Y19_N14
\reg1|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:0:stage_i|q~0_combout\ = (!\rst~combout\ & \numin1~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin1~combout\(0),
	combout => \reg1|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y17_N27
\reg1|N_dffs:0:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:0:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y17_N22
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit1:1:stage_i|Aout[21]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit1:1:stage_i|Aout[21]~0_combout\ = (\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit1:1:stage_i|Aout[21]~0_combout\);

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(1),
	combout => \numin1~combout\(1));

-- Location: LCCOMB_X31_Y19_N8
\reg1|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:1:stage_i|q~0_combout\ = (!\rst~combout\ & \numin1~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin1~combout\(1),
	combout => \reg1|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y17_N15
\reg1|N_dffs:1:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:1:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y17_N8
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\ = (\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & (((\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\)))) # (!\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & 
-- (\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\);

-- Location: LCCOMB_X24_Y17_N6
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~5_combout\ = (\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ & ((\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit1:1:stage_i|Aout[21]~0_combout\)) # (!\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ & ((\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\))))) # 
-- (!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ & ((\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ & ((\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\))) # 
-- (!\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ & (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit1:1:stage_i|Aout[21]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit1:1:stage_i|Aout[21]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~5_combout\);

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(5),
	combout => \numin2~combout\(5));

-- Location: LCCOMB_X31_Y19_N20
\reg2|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:5:stage_i|q~0_combout\ = (!\rst~combout\ & \numin2~combout\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin2~combout\(5),
	combout => \reg2|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y14_N21
\reg2|N_dffs:5:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg2|N_dffs:5:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y14_N18
\ALU_op|FloatinPointConvert|stage_2|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ = (!\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\) # 
-- (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\);

-- Location: LCCOMB_X24_Y17_N14
\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\ $ (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ $ 
-- (((\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\) # (!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y16_N18
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[15]~0_combout\ = (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~4_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~4_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~5_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[15]~0_combout\);

-- Location: LCCOMB_X24_Y16_N22
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~18_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[15]~0_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~17_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[15]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~18_combout\);

-- Location: LCCOMB_X24_Y17_N26
\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ = \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ $ (((\ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\);

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(1),
	combout => \numin2~combout\(1));

-- Location: LCCOMB_X29_Y19_N8
\reg2|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:1:stage_i|q~0_combout\ = (!\rst~combout\ & \numin2~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \numin2~combout\(1),
	combout => \reg2|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y14_N21
\reg2|N_dffs:1:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg2|N_dffs:1:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y15_N22
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~2_combout\ = (!\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- !\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~2_combout\);

-- Location: LCCOMB_X24_Y15_N28
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~3_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~3_combout\);

-- Location: LCCOMB_X25_Y14_N16
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & (((!\ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\ & 
-- \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\)))) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & (!\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ & ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\) # 
-- (\ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\);

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(0),
	combout => \numin2~combout\(0));

-- Location: LCCOMB_X27_Y23_N16
\reg2|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:0:stage_i|q~0_combout\ = (!\rst~combout\ & \numin2~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin2~combout\(0),
	combout => \reg2|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y14_N19
\reg2|N_dffs:0:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg2|N_dffs:0:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y14_N12
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~1_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (((\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\)))) # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\))) # (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~1_combout\);

-- Location: LCCOMB_X25_Y14_N28
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\ = (\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & (((\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\)))) # (!\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & 
-- (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~1_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\);

-- Location: LCCOMB_X25_Y14_N26
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~1_combout\ = (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\ & (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\ & 
-- ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\) # (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~1_combout\);

-- Location: LCCOMB_X25_Y14_N20
\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\ = (\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & (((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\)))) # (!\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & 
-- (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\);

-- Location: LCCOMB_X25_Y14_N4
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ & ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\) # 
-- (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\);

-- Location: LCCOMB_X25_Y14_N14
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~3_combout\ = (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\ & ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\) # 
-- (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~3_combout\);

-- Location: LCCOMB_X24_Y14_N2
\ALU_op|FloatinPointConvert|stage_2|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_2|process_0~2_combout\ = (!\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_2|process_0~2_combout\);

-- Location: LCCOMB_X25_Y14_N30
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|FloatinPointConvert|stage_2|process_0~2_combout\) # ((!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\);

-- Location: LCCOMB_X25_Y14_N12
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_12|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\) # ((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\)))) # 
-- (!\ALU_op|FloatinPointConvert|stage_12|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_12|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~3_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y14_N6
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~1_combout\ = (\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ & (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~0_combout\ $ (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~1_combout\);

-- Location: LCCOMB_X24_Y15_N14
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~1_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~1_combout\) # ((\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\ & \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\)))) # 
-- (!\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~1_combout\ & (\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\ & (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~1_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y15_N16
\ALU_op|FPUUnit|add_component|stage_2|Out2[22]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|Out2[22]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~3_combout\ $ (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~3_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|Out2[22]~0_combout\);

-- Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(2),
	combout => \numin1~combout\(2));

-- Location: LCCOMB_X31_Y19_N28
\reg1|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:2:stage_i|q~0_combout\ = (!\rst~combout\ & \numin1~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin1~combout\(2),
	combout => \reg1|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y17_N13
\reg1|N_dffs:2:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:2:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y18_N12
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~4_combout\ = (\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (((\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\)))) # (!\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- (\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~4_combout\);

-- Location: LCCOMB_X24_Y18_N14
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~13_combout\ = (!\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (!\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & (!\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~4_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~13_combout\);

-- Location: LCCOMB_X24_Y18_N10
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~9_combout\ = (\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (((\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\)))) # (!\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- (\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~9_combout\);

-- Location: LCCOMB_X24_Y18_N0
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~10_combout\ = (!\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & (!\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~9_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~10_combout\);

-- Location: LCCOMB_X24_Y18_N22
\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\ = (\ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\ & ((\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\ & (\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\)) # 
-- (!\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\ & ((\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\))))) # (!\ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\ & (\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- ((\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\,
	datac => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\);

-- Location: LCCOMB_X24_Y18_N20
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ = (!\ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\ & (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~10_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~10_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y18_N30
\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\ = (\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\) # ((\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- !\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\);

-- Location: LCCOMB_X24_Y18_N2
\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\ = (\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\) # ((\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- (!\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\);

-- Location: LCCOMB_X24_Y18_N4
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~13_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\) # ((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\)))) # 
-- (!\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~13_combout\ & (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ & 
-- \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~13_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y17_N12
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~0_combout\ = (\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~0_combout\);

-- Location: LCCOMB_X24_Y17_N4
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~1_combout\ = (!\ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\ & (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~0_combout\ & 
-- (!\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~1_combout\);

-- Location: LCCOMB_X24_Y15_N30
\ALU_op|FPUUnit|add_component|stage_2|Out2[22]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|Out2[22]~1_combout\ = (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~1_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|Out2[22]~1_combout\);

-- Location: LCCOMB_X24_Y15_N12
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~1_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\) # ((\ALU_op|FPUUnit|add_component|stage_2|Out2[22]~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_2|Out2[22]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|Out2[22]~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|Out2[22]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~1_combout\);

-- Location: LCCOMB_X25_Y15_N24
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~10_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~10_combout\);

-- Location: LCCOMB_X24_Y18_N26
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~13_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ $ (((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~13_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y18_N8
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ = (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~10_combout\) # ((!\ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~10_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y15_N4
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~10_combout\ = (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~10_combout\);

-- Location: LCCOMB_X25_Y14_N18
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\ = (\ALU_op|FloatinPointConvert|stage_12|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\) # ((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\)))) # 
-- (!\ALU_op|FloatinPointConvert|stage_12|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_12|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~3_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\);

-- Location: LCCOMB_X25_Y14_N0
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\ $ 
-- (((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\ & (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~0_combout\ $ (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y15_N2
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~1_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~1_combout\ $ (((\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\ & \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~1_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y15_N18
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~9_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & ((\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~9_combout\);

-- Location: LCCOMB_X25_Y15_N26
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~4_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~8_combout\)) 
-- # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~10_combout\) # (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~8_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~10_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~4_combout\);

-- Location: LCCOMB_X25_Y15_N22
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~15_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~4_combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~10_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~4_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~15_combout\);

-- Location: LCCOMB_X24_Y14_N6
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~4_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & (((\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & 
-- \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4_combout\,
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~4_combout\);

-- Location: LCCOMB_X24_Y16_N2
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~11_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~4_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~5_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~4_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~11_combout\);

-- Location: LCCOMB_X24_Y16_N6
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & ((\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~0_combout\);

-- Location: LCCOMB_X24_Y16_N26
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~9_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~11_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~1_combout\) 
-- # ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~11_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[19]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~9_combout\);

-- Location: LCCOMB_X24_Y16_N24
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- (((!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~9_combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~8_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\);

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(7),
	combout => \numin2~combout\(7));

-- Location: LCCOMB_X27_Y23_N18
\reg2|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:7:stage_i|q~0_combout\ = (\numin2~combout\(7) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \numin2~combout\(7),
	datac => \rst~combout\,
	combout => \reg2|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y21_N25
\reg2|N_dffs:7:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg2|N_dffs:7:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\);

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(7),
	combout => \numin1~combout\(7));

-- Location: LCCOMB_X18_Y19_N10
\reg1|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:7:stage_i|q~0_combout\ = (\numin1~combout\(7) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \numin1~combout\(7),
	datad => \rst~combout\,
	combout => \reg1|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y14_N1
\reg1|N_dffs:7:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:7:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y21_N26
\ALU_op|FPUUnit|add_component|SUBorADD\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|SUBorADD~combout\ = \OPP~combout\(0) $ (\reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\ $ (\reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datac => \reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FPUUnit|add_component|SUBorADD~combout\);

-- Location: LCCOMB_X24_Y15_N20
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~2_combout\ = (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datab => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~2_combout\);

-- Location: LCCOMB_X24_Y15_N0
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~3_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~2_combout\) # ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_2|Out2[22]~0_combout\) # (\ALU_op|FPUUnit|add_component|stage_2|Out2[22]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|Out2[22]~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|Out2[22]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~3_combout\);

-- Location: LCCOMB_X24_Y16_N28
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~0_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~3_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\);

-- Location: LCCOMB_X24_Y16_N4
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~7_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[15]~0_combout\ & (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[15]~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~7_combout\);

-- Location: LCCOMB_X24_Y17_N20
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~2_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ $ (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~2_combout\);

-- Location: LCCOMB_X24_Y15_N26
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~3_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~2_combout\ & ((\ALU_op|FPUUnit|add_component|stage_2|Out2[22]~0_combout\) # 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\) # (\ALU_op|FPUUnit|add_component|stage_2|Out2[22]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|Out2[22]~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|Out2[22]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~3_combout\);

-- Location: LCCOMB_X25_Y15_N20
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~8_combout\ = (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~3_combout\) # ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~3_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~4_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~8_combout\);

-- Location: LCCOMB_X24_Y16_N0
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~5_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~11_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[17]~11_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~3_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~5_combout\);

-- Location: LCCOMB_X24_Y16_N30
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~9_combout\ = (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~5_combout\) # ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~0_combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~5_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~9_combout\);

-- Location: LCCOMB_X25_Y15_N14
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~12_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~10_combout\) # (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~10_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~12_combout\);

-- Location: LCCOMB_X25_Y15_N28
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~6_combout\ = (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~12_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~12_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~6_combout\);

-- Location: LCCOMB_X25_Y15_N2
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~7_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~6_combout\) # ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~8_combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~8_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~7_combout\);

-- Location: LCCOMB_X25_Y15_N0
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~10_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~7_combout\ & ((\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\)) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\) # (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~7_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~10_combout\);

-- Location: LCCOMB_X25_Y16_N12
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~10_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y16_N6
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~9_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y16_N28
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~8_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y16_N0
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~7_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~7_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y16_N10
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~14_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~14_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y16_N18
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y16_N16
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~15_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y16_N24
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~18_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y16_N26
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~18_combout\,
	datac => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y16_N28
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~7_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y20_N22
\ALU_op|FPUUnit|add_component|stage_5|Y[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\ = (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ & !\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\);

-- Location: LCCOMB_X25_Y15_N30
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\ = (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & !\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\);

-- Location: LCCOMB_X25_Y15_N8
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~13_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~12_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[20]~12_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~13_combout\);

-- Location: LCCOMB_X24_Y14_N28
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4_combout\ = (\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & (((\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\)))) # (!\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & 
-- (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4_combout\);

-- Location: LCCOMB_X25_Y14_N2
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ = (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\ & (\ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\ $ 
-- ((!\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\)))) # (!\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\ & (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\ $ (!\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\);

-- Location: LCCOMB_X24_Y17_N28
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ $ (((\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\))))) # (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\,
	datad => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1_combout\);

-- Location: LCCOMB_X24_Y17_N30
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~6_combout\ = (\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ & ((\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4_combout\)) # (!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ & ((\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1_combout\))))) # 
-- (!\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ & ((\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ & ((\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1_combout\))) # 
-- (!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ & (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~6_combout\);

-- Location: LCCOMB_X24_Y17_N12
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~7_combout\ = (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\) # (\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ $ (\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\)))) # 
-- (!\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ & (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\ & (\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ $ 
-- (!\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~7_combout\);

-- Location: LCCOMB_X25_Y15_N12
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~8_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~6_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~7_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~8_combout\);

-- Location: LCCOMB_X25_Y15_N10
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~14_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~8_combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~13_combout\) # 
-- ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~13_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[18]~8_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~14_combout\);

-- Location: LCCOMB_X25_Y16_N30
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~14_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y16_N8
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~15_combout\,
	datad => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y20_N0
\ALU_op|FPUUnit|add_component|stage_5|process_0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~4_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\) # ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~4_combout\);

-- Location: LCCOMB_X26_Y16_N8
\ALU_op|FPUUnit|add_component|stage_2|Out1[20]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|Out1[20]~3_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datac => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|Out1[20]~3_combout\);

-- Location: LCCOMB_X24_Y17_N2
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[19]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[19]~11_combout\ = (\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (((\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\)))) # (!\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- (\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & (\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[19]~11_combout\);

-- Location: LCCOMB_X24_Y17_N16
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ = (\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & (\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\)) # (!\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[19]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[19]~11_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\);

-- Location: LCCOMB_X26_Y16_N20
\ALU_op|FPUUnit|add_component|stage_2|Out1[19]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|Out1[19]~2_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|Out1[19]~2_combout\);

-- Location: LCCOMB_X26_Y16_N16
\ALU_op|FPUUnit|add_component|stage_2|Out1[18]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|Out1[18]~1_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~4_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~12_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|Out1[18]~1_combout\);

-- Location: LCCOMB_X24_Y16_N14
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~16_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~5_combout\) # ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~0_combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~5_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~16_combout\);

-- Location: LCCOMB_X26_Y16_N4
\ALU_op|FPUUnit|add_component|stage_2|Out1[17]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|Out1[17]~0_combout\ = (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit1:1:stage_i|Aout[21]~0_combout\) # ((\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & (\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit1:1:stage_i|Aout[21]~0_combout\,
	datac => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|Out1[17]~0_combout\);

-- Location: LCCOMB_X26_Y16_N12
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~7_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y16_N18
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|Out1[17]~0_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~16_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_2|Out1[17]~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~16_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|Out1[17]~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y16_N30
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|Out1[18]~1_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~19_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_2|Out1[18]~1_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~19_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~19_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|Out1[18]~1_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y16_N6
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|Out1[19]~2_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~23_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_2|Out1[19]~2_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~23_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~23_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|Out1[19]~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y16_N24
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~22_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_2|Out1[20]~3_combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~22_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|Out1[20]~3_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y16_N10
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~23_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_2|Out1[19]~2_combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~23_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|Out1[19]~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y17_N4
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ $ (!\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~0_combout\);

-- Location: LCCOMB_X24_Y19_N24
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~1_combout\ = (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~1_combout\);

-- Location: LCCOMB_X25_Y16_N26
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~20_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~1_combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~1_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~20_combout\);

-- Location: LCCOMB_X24_Y15_N18
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\ $ (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~1_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:21:stage_i|Aout~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y15_N24
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~3_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\);

-- Location: LCCOMB_X27_Y15_N24
\ALU_op|FPUUnit|add_component|stage_2|Out1[22]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|Out1[22]~5_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	datad => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|Out1[22]~5_combout\);

-- Location: LCCOMB_X25_Y17_N22
\ALU_op|FPUUnit|add_component|stage_2|Out1[21]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|Out1[21]~4_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|Out1[21]~4_combout\);

-- Location: LCCOMB_X24_Y16_N16
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~8_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~3_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit0|Aout[21]~3_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~8_combout\);

-- Location: LCCOMB_X25_Y17_N26
\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~21_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~8_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & ((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~8_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~21_combout\);

-- Location: LCCOMB_X26_Y16_N2
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|Out1[20]~3_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~22_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_2|Out1[20]~3_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~22_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~22_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|Out1[20]~3_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y19_N28
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|Out1[21]~4_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~21_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_2|Out1[21]~4_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|Out1[21]~4_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~21_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y19_N14
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~20_combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_2|Out1[22]~5_combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~20_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|Out1[22]~5_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y19_N12
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|Out1[22]~5_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~20_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_2|Out1[22]~5_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~20_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|Out1[22]~5_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y19_N6
\ALU_op|FPUUnit|add_component|stage_5|process_0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~6_combout\ = ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\) # (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~1_combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\))) # (!\ALU_op|FPUUnit|add_component|SUBorADD~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~1_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~6_combout\);

-- Location: LCCOMB_X25_Y19_N10
\ALU_op|FPUUnit|add_component|stage_5|process_0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\ = (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ & (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ & !\ALU_op|FPUUnit|add_component|stage_5|process_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\);

-- Location: LCCOMB_X26_Y20_N28
\ALU_op|FPUUnit|add_component|stage_5|process_0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\ = (((\ALU_op|FPUUnit|add_component|stage_5|process_0~4_combout\) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~4_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\);

-- Location: LCCOMB_X25_Y19_N16
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_2|Out1[21]~4_combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~21_combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|Out1[21]~4_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~21_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y19_N2
\ALU_op|FPUUnit|add_component|stage_5|Y[2]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[2]~27_combout\ = (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ & !\ALU_op|FPUUnit|add_component|stage_5|process_0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~27_combout\);

-- Location: LCCOMB_X25_Y16_N20
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~9_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~9_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y16_N22
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~7_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~7_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y20_N2
\ALU_op|FPUUnit|add_component|stage_5|process_0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\ = (!\ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\) # 
-- ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\) # (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\);

-- Location: LCCOMB_X26_Y20_N18
\ALU_op|FPUUnit|add_component|stage_5|Y[2]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\) # ((\ALU_op|FPUUnit|add_component|stage_5|Y[2]~28_combout\ & (\ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_5|Y[2]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~28_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~27_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\);

-- Location: LCCOMB_X27_Y20_N8
\ALU_op|FPUUnit|add_component|stage_5|Y[3]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\ & (\ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~4_combout\) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~4_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\);

-- Location: LCCOMB_X25_Y20_N26
\ALU_op|FPUUnit|add_component|stage_5|process_0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\) # ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\) # 
-- ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\) # (\ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\);

-- Location: LCCOMB_X27_Y20_N4
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\ = ((!\ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\ & (\ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\);

-- Location: LCCOMB_X25_Y19_N18
\ALU_op|FPUUnit|add_component|stage_5|process_0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~15_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\) # ((!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\) # (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~15_combout\);

-- Location: LCCOMB_X25_Y19_N8
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ & (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\);

-- Location: LCCOMB_X25_Y19_N22
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~0_combout\ & !\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y19_N0
\ALU_op|FPUUnit|add_component|stage_5|process_0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~16_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~6_combout\ & (((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~6_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~15_combout\) # 
-- ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\ & !\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~6_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~15_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~16_combout\);

-- Location: LCCOMB_X26_Y16_N0
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~19_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_2|Out1[18]~1_combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~19_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|Out1[18]~1_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y16_N22
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_2|Out1[17]~0_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~16_combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|Out1[17]~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~16_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y20_N0
\ALU_op|FPUUnit|add_component|stage_5|process_0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\ = (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\ & !\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\);

-- Location: LCCOMB_X25_Y20_N8
\ALU_op|FPUUnit|add_component|stage_5|process_0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~17_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\ & (\ALU_op|FPUUnit|add_component|stage_5|process_0~14_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~16_combout\))))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_5|process_0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~14_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~16_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~17_combout\);

-- Location: LCCOMB_X25_Y20_N16
\ALU_op|FPUUnit|add_component|stage_5|process_0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\ & (((\ALU_op|FPUUnit|add_component|stage_5|process_0~17_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\)) # (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~17_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\);

-- Location: LCCOMB_X24_Y20_N4
\ALU_op|FPUUnit|add_component|stage_5|Y[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\);

-- Location: LCCOMB_X26_Y20_N26
\ALU_op|FPUUnit|add_component|stage_5|Y[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[1]~31_combout\ = (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ & !\ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~8_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~31_combout\);

-- Location: LCCOMB_X25_Y19_N26
\ALU_op|FPUUnit|add_component|stage_5|process_0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~19_combout\ = (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\) # (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:16:stage_i|Aout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~19_combout\);

-- Location: LCCOMB_X25_Y19_N4
\ALU_op|FPUUnit|add_component|stage_5|process_0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~10_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~19_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_5|process_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~19_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~10_combout\);

-- Location: LCCOMB_X26_Y20_N24
\ALU_op|FPUUnit|add_component|stage_5|process_0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|process_0~11_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\ & (((!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\ & \ALU_op|FPUUnit|add_component|stage_5|process_0~10_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\ & (((\ALU_op|FPUUnit|add_component|stage_5|process_0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~5_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~22_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~10_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~7_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|process_0~11_combout\);

-- Location: LCCOMB_X26_Y20_N10
\ALU_op|FPUUnit|add_component|stage_5|Y[1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[1]~25_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~13_combout\) # (\ALU_op|FPUUnit|add_component|stage_5|process_0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~13_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~11_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~25_combout\);

-- Location: LCCOMB_X26_Y20_N16
\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|Y[1]~31_combout\) # ((!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~23_combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_5|Y[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~23_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~31_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~25_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\);

-- Location: LCCOMB_X24_Y20_N24
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~39_combout\ = (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\))) # (!\ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~39_combout\);

-- Location: LCCOMB_X25_Y20_N14
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~44_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~44_combout\);

-- Location: LCCOMB_X25_Y20_N24
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~43_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~43_combout\);

-- Location: LCCOMB_X24_Y20_N20
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~30_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~43_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~44_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~43_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~30_combout\);

-- Location: LCCOMB_X24_Y20_N0
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~20_combout\ = (!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\ & !\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~20_combout\);

-- Location: LCCOMB_X24_Y20_N10
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~42_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~30_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\) # 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~30_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~20_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~42_combout\);

-- Location: LCCOMB_X24_Y20_N28
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~43_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~42_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~38_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~39_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~38_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~39_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~42_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~43_combout\);

-- Location: LCCOMB_X29_Y13_N16
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: DSPMULT_X28_Y13_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => \~GND~combout\,
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X27_Y14_N6
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~5_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~5_combout\);

-- Location: DSPMULT_X28_Y12_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => \~GND~combout\,
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y12_N4
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X29_Y12_N6
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X29_Y12_N12
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X29_Y12_N16
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X29_Y12_N18
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\)))) 
-- # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X29_Y12_N22
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X29_Y12_N24
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X29_Y12_N26
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X29_Y12_N28
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\);

-- Location: DSPMULT_X28_Y14_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X30_Y12_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) 
-- # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X30_Y12_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X30_Y12_N4
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X30_Y12_N6
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X30_Y12_N8
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X30_Y12_N10
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X30_Y12_N14
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X30_Y12_N16
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X30_Y12_N20
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X30_Y12_N22
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X30_Y12_N26
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\);

-- Location: LCCOMB_X30_Y12_N28
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\);

-- Location: DSPMULT_X28_Y11_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAA_bus\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y11_N4
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\);

-- Location: LCCOMB_X29_Y11_N6
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\);

-- Location: LCCOMB_X30_Y12_N30
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X30_Y11_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X30_Y11_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X30_Y11_N4
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X30_Y11_N6
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X30_Y11_N8
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X30_Y11_N10
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X30_Y11_N12
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\);

-- Location: LCCOMB_X31_Y11_N12
\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\);

-- Location: LCCOMB_X31_Y11_N24
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\);

-- Location: LCCOMB_X29_Y11_N16
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\);

-- Location: LCCOMB_X29_Y11_N18
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\) # (GND)))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\ = CARRY((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\);

-- Location: LCCOMB_X29_Y11_N22
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\) # (GND)))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\ = CARRY((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\);

-- Location: LCCOMB_X30_Y11_N14
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\);

-- Location: LCCOMB_X30_Y11_N16
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\);

-- Location: LCCOMB_X30_Y11_N18
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\ & VCC)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\ = CARRY((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\);

-- Location: LCCOMB_X30_Y11_N20
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\ & ((GND) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\ $ (GND)))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\);

-- Location: LCCOMB_X30_Y11_N22
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\ & VCC)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\ = CARRY((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\);

-- Location: LCCOMB_X29_Y11_N24
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\ $ 
-- (GND))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\ & VCC))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\);

-- Location: LCCOMB_X30_Y11_N24
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\ & ((GND) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\ $ (GND)))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\);

-- Location: LCCOMB_X29_Y11_N26
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\) # (GND)))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\ = CARRY((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\);

-- Location: LCCOMB_X30_Y11_N26
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\ & VCC)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\ = CARRY((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\);

-- Location: LCCOMB_X29_Y11_N28
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\ $ 
-- (GND))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\ & VCC))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\);

-- Location: LCCOMB_X30_Y11_N28
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\ & ((GND) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\ $ (GND)))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~61\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~61\);

-- Location: LCCOMB_X31_Y11_N8
\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~12_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~12_combout\);

-- Location: LCCOMB_X31_Y11_N6
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\);

-- Location: LCCOMB_X31_Y11_N26
\ALU_op|FPUUnit|mul_component|stage_1|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\) # 
-- ((!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\);

-- Location: LCCOMB_X31_Y11_N30
\ALU_op|FPUUnit|mul_component|stage_1|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ = (((\ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\);

-- Location: LCCOMB_X31_Y11_N28
\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~24_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\ & (((!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~24_combout\);

-- Location: LCCOMB_X31_Y14_N10
\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\) # 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\) # (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\);

-- Location: LCCOMB_X31_Y11_N14
\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~26_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\) # 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~26_combout\);

-- Location: LCCOMB_X31_Y11_N18
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5_combout\);

-- Location: LCCOMB_X31_Y11_N22
\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~15_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~12_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~26_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~26_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~15_combout\);

-- Location: LCCOMB_X31_Y11_N4
\ALU_op|FPUUnit|mul_component|stage_1|process_0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\) # 
-- (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\);

-- Location: LCCOMB_X30_Y14_N20
\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~15_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\ & !\ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~15_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\);

-- Location: LCCOMB_X30_Y14_N14
\ALU_op|FPUUnit|mul_component|Mux6~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~28_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~28_combout\);

-- Location: LCCOMB_X30_Y14_N0
\ALU_op|FPUUnit|mul_component|Mux6~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~29_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~29_combout\);

-- Location: LCCOMB_X30_Y14_N6
\ALU_op|FPUUnit|mul_component|Mux6~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~30_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~28_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~28_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~29_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~30_combout\);

-- Location: LCCOMB_X29_Y11_N30
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\ = \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\);

-- Location: LCCOMB_X30_Y11_N30
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ = \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT13\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT13\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~61\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\);

-- Location: LCCOMB_X31_Y15_N4
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\) # 
-- ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~22_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~22_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\);

-- Location: LCCOMB_X29_Y15_N28
\ALU_op|FPUUnit|mul_component|Mux6~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~26_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~26_combout\);

-- Location: LCCOMB_X30_Y14_N28
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~11_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\) # 
-- ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~11_combout\);

-- Location: LCCOMB_X31_Y11_N0
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~4_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~4_combout\);

-- Location: LCCOMB_X30_Y14_N10
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~4_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~11_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~11_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~11_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~4_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\);

-- Location: LCCOMB_X29_Y15_N6
\ALU_op|FPUUnit|mul_component|Mux6~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~25_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~25_combout\);

-- Location: LCCOMB_X29_Y15_N22
\ALU_op|FPUUnit|mul_component|Mux6~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~27_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~25_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~26_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~25_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~27_combout\);

-- Location: LCCOMB_X27_Y14_N20
\ALU_op|FPUUnit|mul_component|Mux6~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~31_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~27_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~30_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~27_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~31_combout\);

-- Location: LCCOMB_X31_Y14_N4
\ALU_op|FPUUnit|mul_component|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~14_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~14_combout\);

-- Location: LCCOMB_X31_Y14_N6
\ALU_op|FPUUnit|mul_component|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~15_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~15_combout\);

-- Location: LCCOMB_X31_Y14_N28
\ALU_op|FPUUnit|mul_component|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~16_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~14_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & \ALU_op|FPUUnit|mul_component|Mux6~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~15_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~16_combout\);

-- Location: LCCOMB_X31_Y14_N30
\ALU_op|FPUUnit|mul_component|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~18_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~18_combout\);

-- Location: LCCOMB_X30_Y14_N16
\ALU_op|FPUUnit|mul_component|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~17_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~17_combout\);

-- Location: LCCOMB_X31_Y14_N8
\ALU_op|FPUUnit|mul_component|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~19_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~17_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux6~18_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~18_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~17_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~19_combout\);

-- Location: LCCOMB_X27_Y14_N8
\ALU_op|FPUUnit|mul_component|Mux6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~20_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~16_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~19_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~20_combout\);

-- Location: LCCOMB_X29_Y14_N10
\ALU_op|FPUUnit|mul_component|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux22~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(7))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(7),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9),
	combout => \ALU_op|FPUUnit|mul_component|Mux22~1_combout\);

-- Location: LCCOMB_X29_Y14_N16
\ALU_op|FPUUnit|mul_component|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux22~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~24_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux22~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux22~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux22~2_combout\);

-- Location: LCCOMB_X27_Y14_N16
\ALU_op|FPUUnit|mul_component|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux22~3_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux6~20_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux22~0_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux22~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~20_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux22~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux22~3_combout\);

-- Location: LCCOMB_X27_Y15_N28
\ALU_op|FPUUnit|mul_component|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~10_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~10_combout\);

-- Location: LCCOMB_X27_Y15_N6
\ALU_op|FPUUnit|mul_component|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~11_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~11_combout\);

-- Location: LCCOMB_X27_Y15_N4
\ALU_op|FPUUnit|mul_component|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~12_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~10_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~10_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~11_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~12_combout\);

-- Location: LCCOMB_X29_Y15_N20
\ALU_op|FPUUnit|mul_component|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~7_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~7_combout\);

-- Location: LCCOMB_X29_Y15_N18
\ALU_op|FPUUnit|mul_component|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~8_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~8_combout\);

-- Location: LCCOMB_X29_Y15_N12
\ALU_op|FPUUnit|mul_component|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~9_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~7_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~7_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~8_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~9_combout\);

-- Location: LCCOMB_X27_Y15_N18
\ALU_op|FPUUnit|mul_component|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~13_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~9_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~9_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~13_combout\);

-- Location: LCCOMB_X27_Y14_N26
\ALU_op|FPUUnit|mul_component|Mux6~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~21_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~13_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & \ALU_op|FPUUnit|mul_component|Mux6~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~20_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~13_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~21_combout\);

-- Location: LCCOMB_X27_Y14_N18
\ALU_op|FPUUnit|selector|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux31~0_combout\ = (\FPU_SW_8~combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux6~21_combout\)))) # (!\FPU_SW_8~combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & (\ALU_op|FPUUnit|mul_component|Mux22~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux22~3_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~21_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux31~0_combout\);

-- Location: LCCOMB_X27_Y14_N2
\ALU_op|FPUUnit|selector|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux31~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & ((\ALU_op|FPUUnit|selector|Mux31~0_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~31_combout\))) # (!\ALU_op|FPUUnit|selector|Mux31~0_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~6_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & (((\ALU_op|FPUUnit|selector|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~6_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~31_combout\,
	datad => \ALU_op|FPUUnit|selector|Mux31~0_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux31~1_combout\);

-- Location: LCCOMB_X27_Y17_N12
\ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~7_combout\ = (\OPP~combout\(2) & (((\ALU_op|FPUUnit|selector|Mux31~1_combout\)))) # (!\OPP~combout\(2) & (\FPU_SW_8~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \OPP~combout\(2),
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~43_combout\,
	datad => \ALU_op|FPUUnit|selector|Mux31~1_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~7_combout\);

-- Location: LCCOMB_X23_Y14_N2
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~3_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & ((\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~3_combout\);

-- Location: LCCOMB_X24_Y14_N24
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~6_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~3_combout\) # ((!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~6_combout\);

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\OPP[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_OPP(0),
	combout => \OPP~combout\(0));

-- Location: LCCOMB_X23_Y17_N30
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~4_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\))) # (!\OPP~combout\(0) & (\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~4_combout\);

-- Location: LCCOMB_X23_Y17_N16
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~1_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~4_combout\) # ((!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~1_combout\);

-- Location: LCCOMB_X23_Y14_N18
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~1_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & ((\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~1_combout\);

-- Location: LCCOMB_X22_Y17_N0
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~2_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~1_combout\) # ((\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~2_combout\);

-- Location: LCCOMB_X22_Y17_N8
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~1_combout\)))) # 
-- (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\,
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\);

-- Location: LCCOMB_X23_Y14_N8
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~7_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\))) # (!\OPP~combout\(0) & (\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~7_combout\);

-- Location: LCCOMB_X23_Y14_N4
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~7_combout\) # ((\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~7_combout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\);

-- Location: LCCOMB_X21_Y14_N16
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~10_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~3_combout\) # ((\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~3_combout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~10_combout\);

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(8),
	combout => \numin1~combout\(8));

-- Location: LCCOMB_X29_Y19_N22
\reg1|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:8:stage_i|q~0_combout\ = (!\rst~combout\ & \numin1~combout\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datac => \numin1~combout\(8),
	combout => \reg1|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y14_N27
\reg1|N_dffs:8:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:8:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X23_Y14_N28
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~10_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & ((\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~10_combout\);

-- Location: LCCOMB_X21_Y14_N10
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~9_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~10_combout\) # ((\reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~9_combout\);

-- Location: LCCOMB_X21_Y14_N26
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~11_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~10_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~9_combout\)))) # 
-- (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~10_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~11_combout\);

-- Location: LCCOMB_X22_Y17_N12
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~4_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~11_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~4_combout\);

-- Location: LCCOMB_X22_Y17_N22
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\ = (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~4_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~6_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\);

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(9),
	combout => \numin1~combout\(9));

-- Location: LCCOMB_X31_Y19_N18
\reg1|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:9:stage_i|q~0_combout\ = (\numin1~combout\(9) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \numin1~combout\(9),
	datac => \rst~combout\,
	combout => \reg1|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y14_N9
\reg1|N_dffs:9:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:9:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X22_Y14_N0
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~12_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & ((\reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~12_combout\);

-- Location: LCCOMB_X23_Y14_N0
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~12_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~12_combout\) # ((!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~12_combout\,
	datad => \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~12_combout\);

-- Location: LCCOMB_X23_Y14_N6
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~11_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~10_combout\) # ((\reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~10_combout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~11_combout\);

-- Location: LCCOMB_X23_Y14_N20
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~14_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~13_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~12_combout\)))) # 
-- (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~13_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~12_combout\,
	datac => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~14_combout\);

-- Location: LCCOMB_X23_Y14_N22
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~7_combout\) # ((\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~7_combout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\);

-- Location: LCCOMB_X23_Y14_N24
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~4_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~1_combout\) # ((\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~4_combout\);

-- Location: LCCOMB_X23_Y14_N30
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~4_combout\)))) # 
-- (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\);

-- Location: LCCOMB_X23_Y14_N16
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~5_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~14_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~14_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~5_combout\);

-- Location: LCCOMB_X23_Y14_N26
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~5_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\ & !\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~5_combout\,
	datad => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\);

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(10),
	combout => \numin1~combout\(10));

-- Location: LCCOMB_X29_Y18_N16
\reg1|N_dffs:10:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:10:stage_i|q~0_combout\ = (!\rst~combout\ & \numin1~combout\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datac => \numin1~combout\(10),
	combout => \reg1|N_dffs:10:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y14_N23
\reg1|N_dffs:10:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:10:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X22_Y14_N24
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~15_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\))) # (!\OPP~combout\(0) & (\reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~15_combout\);

-- Location: LCCOMB_X21_Y14_N8
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~15_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~15_combout\) # ((\reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~15_combout\);

-- Location: LCCOMB_X22_Y14_N26
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~14_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~12_combout\) # ((!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~14_combout\);

-- Location: LCCOMB_X21_Y14_N18
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~16_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~10_combout\) # ((\reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~16_combout\);

-- Location: LCCOMB_X21_Y14_N4
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~17_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~15_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~16_combout\)))) # 
-- (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~15_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~14_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~17_combout\);

-- Location: LCCOMB_X21_Y14_N22
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[7]~10_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~17_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~17_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[6]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[7]~10_combout\);

-- Location: LCCOMB_X21_Y14_N0
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\ = (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[7]~10_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~11_combout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[7]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\);

-- Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(11),
	combout => \numin1~combout\(11));

-- Location: LCCOMB_X29_Y18_N26
\reg1|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:11:stage_i|q~0_combout\ = (!\rst~combout\ & \numin1~combout\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \numin1~combout\(11),
	combout => \reg1|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y14_N13
\reg1|N_dffs:11:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:11:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X22_Y14_N30
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~17_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\))) # (!\OPP~combout\(0) & (\reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~17_combout\);

-- Location: LCCOMB_X22_Y14_N28
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~18_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~17_combout\) # ((!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~17_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~18_combout\);

-- Location: LCCOMB_X22_Y14_N14
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~19_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~12_combout\) # ((\reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~19_combout\);

-- Location: LCCOMB_X22_Y14_N10
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~16_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~15_combout\) # ((\reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~15_combout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~16_combout\);

-- Location: LCCOMB_X22_Y14_N16
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~20_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~18_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~19_combout\)))) # 
-- (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~18_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~19_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~20_combout\);

-- Location: LCCOMB_X23_Y14_N12
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~11_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~20_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[7]~14_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~20_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~11_combout\);

-- Location: LCCOMB_X23_Y14_N10
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~12_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~11_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~14_combout\ & !\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~14_combout\,
	datac => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~12_combout\);

-- Location: LCCOMB_X22_Y15_N2
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[7]~3_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~12_combout\))) # (!\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[7]~3_combout\);

-- Location: LCCOMB_X22_Y15_N4
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~8_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[7]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~8_combout\);

-- Location: LCCOMB_X23_Y17_N6
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~8_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & ((\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~8_combout\);

-- Location: LCCOMB_X23_Y17_N4
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~8_combout\) # ((\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7_combout\);

-- Location: LCCOMB_X23_Y17_N28
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~6_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~1_combout\) # ((\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~1_combout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~6_combout\);

-- Location: LCCOMB_X23_Y17_N18
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~8_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~6_combout\)))) # 
-- (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~5_combout\,
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~8_combout\);

-- Location: LCCOMB_X23_Y17_N0
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~8_combout\,
	datac => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\);

-- Location: LCCOMB_X23_Y17_N2
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\);

-- Location: LCCOMB_X22_Y15_N24
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[5]~1_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\,
	datad => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[5]~1_combout\);

-- Location: LCCOMB_X22_Y15_N22
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~9_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[5]~1_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[5]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~9_combout\);

-- Location: LCCOMB_X22_Y15_N20
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~10_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~8_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~9_combout\)))) # 
-- (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~10_combout\);

-- Location: LCCOMB_X22_Y15_N14
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~1_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[5]~1_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[5]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~1_combout\);

-- Location: LCCOMB_X23_Y17_N14
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~0_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~0_combout\) # ((\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~0_combout\,
	datab => \OPP~combout\(0),
	datac => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~0_combout\);

-- Location: LCCOMB_X22_Y17_N2
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~1_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~0_combout\) # ((\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~1_combout\);

-- Location: LCCOMB_X23_Y17_N22
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\ = (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~1_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~5_combout\ & 
-- !\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~5_combout\,
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\);

-- Location: LCCOMB_X23_Y17_N26
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~13_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~8_combout\) # ((\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~13_combout\);

-- Location: LCCOMB_X23_Y17_N8
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~7_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~8_combout\)))) # (!\OPP~combout\(0) & (!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & 
-- (\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~7_combout\);

-- Location: LCCOMB_X23_Y15_N20
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~8_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~7_combout\))) # (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~13_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~8_combout\);

-- Location: LCCOMB_X22_Y15_N12
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\);

-- Location: LCCOMB_X22_Y15_N26
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~2_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~2_combout\);

-- Location: LCCOMB_X22_Y15_N28
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~3_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~1_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~2_combout\)))) # 
-- (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\,
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~3_combout\);

-- Location: LCCOMB_X22_Y15_N18
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~4_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~10_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~10_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~4_combout\);

-- Location: LCCOMB_X23_Y15_N28
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~9_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & (\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0)))) # (!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & 
-- (((\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~9_combout\);

-- Location: LCCOMB_X23_Y15_N30
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~5_combout\ = (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (!\OPP~combout\(0) & \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~5_combout\);

-- Location: LCCOMB_X23_Y15_N26
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~4_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~4_combout\);

-- Location: LCCOMB_X23_Y15_N4
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~6_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~5_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~4_combout\)))) # 
-- (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~8_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~5_combout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~6_combout\);

-- Location: LCCOMB_X23_Y15_N18
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~2_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~3_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~6_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~2_combout\);

-- Location: LCCOMB_X23_Y15_N24
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~3_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~3_combout\);

-- Location: LCCOMB_X20_Y15_N0
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[4]~4_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~4_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[4]~4_combout\);

-- Location: LCCOMB_X20_Y15_N2
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[4]~8_combout\ = (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[4]~4_combout\))) # 
-- (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\,
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[4]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[4]~8_combout\);

-- Location: LCCOMB_X19_Y15_N24
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & \OPP~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\);

-- Location: LCCOMB_X23_Y17_N20
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~0_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & ((\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \OPP~combout\(0),
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~0_combout\);

-- Location: LCCOMB_X22_Y17_N18
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~7_combout\ = (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~0_combout\) # ((!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & 
-- \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~7_combout\);

-- Location: LCCOMB_X22_Y17_N16
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~8_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~4_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~6_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~8_combout\);

-- Location: LCCOMB_X21_Y14_N24
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~7_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[7]~10_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~11_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[7]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~7_combout\);

-- Location: LCCOMB_X22_Y17_N14
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~9_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~8_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~7_combout\)))) # 
-- (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\,
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~9_combout\);

-- Location: LCCOMB_X22_Y17_N30
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~10_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~4_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~6_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~10_combout\);

-- Location: LCCOMB_X23_Y17_N24
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~5_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~4_combout\) # ((!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~5_combout\);

-- Location: LCCOMB_X22_Y17_N24
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~11_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~1_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~5_combout\ & 
-- !\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~5_combout\,
	datac => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[3]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~11_combout\);

-- Location: LCCOMB_X22_Y17_N10
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~12_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~10_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~11_combout\)))) # 
-- (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~10_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~11_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~12_combout\);

-- Location: LCCOMB_X22_Y17_N4
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~12_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~9_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~9_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~12_combout\);

-- Location: LCCOMB_X22_Y17_N20
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~8_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~12_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\)))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~7_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~8_combout\);

-- Location: LCCOMB_X20_Y15_N8
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~8_combout\))) # (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\,
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9_combout\);

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(12),
	combout => \numin1~combout\(12));

-- Location: LCCOMB_X31_Y19_N12
\reg1|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:12:stage_i|q~0_combout\ = (!\rst~combout\ & \numin1~combout\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin1~combout\(12),
	combout => \reg1|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y14_N19
\reg1|N_dffs:12:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:12:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X22_Y14_N22
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~19_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & ((\reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~19_combout\);

-- Location: LCCOMB_X21_Y14_N14
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~21_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~19_combout\) # ((\reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~19_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~21_combout\);

-- Location: LCCOMB_X21_Y14_N20
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~18_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~17_combout\) # ((\reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~17_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~18_combout\);

-- Location: LCCOMB_X21_Y14_N28
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~22_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~15_combout\) # ((\reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~22_combout\);

-- Location: LCCOMB_X21_Y14_N2
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~23_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~21_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~22_combout\)))) # (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~21_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~18_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~22_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~23_combout\);

-- Location: LCCOMB_X21_Y14_N12
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~13_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~23_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~23_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[8]~17_combout\,
	datad => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~13_combout\);

-- Location: LCCOMB_X21_Y16_N8
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~4_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~13_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~16_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~4_combout\);

-- Location: LCCOMB_X21_Y14_N6
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~5_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[7]~10_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[7]~11_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[7]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~5_combout\);

-- Location: LCCOMB_X21_Y16_N22
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~6_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~4_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~5_combout\)))) # 
-- (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~4_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~6_combout\);

-- Location: LCCOMB_X22_Y17_N28
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~11_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~6_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~9_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~11_combout\);

-- Location: LCCOMB_X21_Y15_N28
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~5_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~5_combout\);

-- Location: LCCOMB_X21_Y15_N2
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~6_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~5_combout\) # ((!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~6_combout\);

-- Location: LCCOMB_X20_Y15_N14
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[5]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[5]~20_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~6_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[5]~20_combout\);

-- Location: LCCOMB_X20_Y15_N6
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\ = (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[5]~20_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[5]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\);

-- Location: LCCOMB_X22_Y14_N4
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~13_combout\ = (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~5_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\ & 
-- !\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\,
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~13_combout\);

-- Location: LCCOMB_X22_Y15_N16
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~6_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~6_combout\);

-- Location: LCCOMB_X21_Y14_N30
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\ = (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~13_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~16_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\);

-- Location: LCCOMB_X22_Y14_N8
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~20_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~19_combout\) # ((\reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~19_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~20_combout\);

-- Location: LCCOMB_X22_Y14_N20
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~25_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~17_combout\) # ((\reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~17_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~25_combout\);

-- Location: LCCOMB_X31_Y19_N30
\reg1|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:13:stage_i|q~0_combout\ = (\numin1~combout\(13) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \numin1~combout\(13),
	datac => \rst~combout\,
	combout => \reg1|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y16_N9
\reg1|N_dffs:13:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:13:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X22_Y14_N12
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[12]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[12]~21_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\))) # (!\OPP~combout\(0) & (\reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[12]~21_combout\);

-- Location: LCCOMB_X22_Y14_N2
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~24_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[12]~21_combout\) # ((!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[12]~21_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~24_combout\);

-- Location: LCCOMB_X22_Y16_N28
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~26_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~25_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~24_combout\)))) # (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~20_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~25_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~24_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~26_combout\);

-- Location: LCCOMB_X22_Y16_N18
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~14_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~26_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[9]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~26_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~14_combout\);

-- Location: LCCOMB_X22_Y16_N12
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~15_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~14_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~18_combout\ & !\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~18_combout\,
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~15_combout\);

-- Location: LCCOMB_X22_Y16_N10
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~15_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~15_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~15_combout\);

-- Location: LCCOMB_X22_Y16_N16
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~13_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~13_combout\);

-- Location: LCCOMB_X22_Y15_N8
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~14_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[7]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~14_combout\);

-- Location: LCCOMB_X22_Y15_N6
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~15_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~13_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~14_combout\)))) # 
-- (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~12_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~13_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~15_combout\);

-- Location: LCCOMB_X22_Y15_N0
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[7]~10_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~15_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[6]~10_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[7]~10_combout\);

-- Location: LCCOMB_X22_Y15_N30
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[7]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\);

-- Location: LCCOMB_X22_Y15_N10
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~13_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~6_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~13_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~6_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\);

-- Location: LCCOMB_X19_Y15_N26
\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\ = (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\);

-- Location: LCCOMB_X22_Y14_N6
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~16_combout\ = (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~11_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[8]~11_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[8]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~16_combout\);

-- Location: LCCOMB_X21_Y16_N24
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\ = (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~14_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[10]~18_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\);

-- Location: LCCOMB_X21_Y16_N14
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~18_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~13_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[9]~16_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~18_combout\);

-- Location: LCCOMB_X23_Y16_N14
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\ = (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[12]~21_combout\) # ((\reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\ & 
-- !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[12]~21_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\);

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(14),
	combout => \numin1~combout\(14));

-- Location: LCCOMB_X31_Y19_N4
\reg1|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:14:stage_i|q~0_combout\ = (!\rst~combout\ & \numin1~combout\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin1~combout\(14),
	combout => \reg1|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y16_N25
\reg1|N_dffs:14:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:14:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X22_Y14_N18
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[13]~22_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\))) # (!\OPP~combout\(0) & (\reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[13]~22_combout\);

-- Location: LCCOMB_X23_Y16_N30
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~28_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[13]~22_combout\) # ((\reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[13]~22_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~28_combout\);

-- Location: LCCOMB_X23_Y16_N0
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~29_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~28_combout\) # ((!\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~28_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~29_combout\);

-- Location: LCCOMB_X23_Y16_N18
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~16_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~29_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[10]~23_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~29_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~16_combout\);

-- Location: LCCOMB_X23_Y16_N12
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~17_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~16_combout\))) # (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~20_combout\,
	datac => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~17_combout\);

-- Location: LCCOMB_X21_Y16_N0
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~18_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~17_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[9]~18_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~17_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~18_combout\);

-- Location: LCCOMB_X21_Y16_N18
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[9]~16_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~18_combout\)))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~6_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~18_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[9]~16_combout\);

-- Location: LCCOMB_X21_Y15_N12
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~11_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[9]~16_combout\) # 
-- (!\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\,
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[9]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~11_combout\);

-- Location: LCCOMB_X21_Y15_N30
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~12_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~11_combout\ & ((\OPP~combout\(0)) # ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~11_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~12_combout\);

-- Location: LCCOMB_X21_Y15_N20
\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~0_combout\ = (\OPP~combout\(0) & (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~16_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~16_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~0_combout\);

-- Location: LCCOMB_X21_Y15_N6
\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~1_combout\ = (!\OPP~combout\(0) & (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~13_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[6]~13_combout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[6]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~1_combout\);

-- Location: LCCOMB_X21_Y15_N8
\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\ = (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~0_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\);

-- Location: LCCOMB_X20_Y15_N16
\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~5_combout\ = (!\OPP~combout\(0) & ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[4]~4_combout\))) # (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[4]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~5_combout\);

-- Location: LCCOMB_X20_Y18_N24
\ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~1_combout\ = (!\OPP~combout\(0) & \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~1_combout\);

-- Location: LCCOMB_X22_Y16_N14
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~17_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~17_combout\);

-- Location: LCCOMB_X23_Y16_N16
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~32_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[12]~21_combout\) # ((!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[12]~21_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~32_combout\);

-- Location: LCCOMB_X23_Y16_N26
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~30_combout\ = (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[13]~22_combout\) # ((\reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\ & 
-- !\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[13]~22_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~30_combout\);

-- Location: LCCOMB_X23_Y16_N2
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~33_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~30_combout\) # ((\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~31_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~31_combout\,
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~32_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~30_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~33_combout\);

-- Location: LCCOMB_X23_Y16_N4
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[12]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[12]~19_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~33_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[11]~26_combout\,
	datac => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~33_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[12]~19_combout\);

-- Location: LCCOMB_X22_Y16_N4
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~20_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[12]~19_combout\)))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[10]~15_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[12]~19_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~20_combout\);

-- Location: LCCOMB_X22_Y16_N2
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~21_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~20_combout\)) # (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~17_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~21_combout\);

-- Location: LCCOMB_X22_Y16_N8
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~18_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~17_combout\) # ((\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~17_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~21_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~18_combout\);

-- Location: LCCOMB_X22_Y16_N30
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~13_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~18_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~18_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[8]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~13_combout\);

-- Location: LCCOMB_X22_Y16_N0
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~14_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~14_combout\);

-- Location: LCCOMB_X22_Y16_N26
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[8]~8_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~14_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[7]~7_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[7]~10_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[8]~8_combout\);

-- Location: LCCOMB_X22_Y16_N6
\ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~0_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~16_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~16_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[8]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~0_combout\);

-- Location: LCCOMB_X20_Y18_N22
\ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~2_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~1_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~2_combout\);

-- Location: LCCOMB_X20_Y18_N4
\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~6_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~5_combout\) # ((\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~6_combout\);

-- Location: LCCOMB_X20_Y18_N20
\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~14_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~6_combout\) # ((!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~6_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~14_combout\);

-- Location: LCCOMB_X23_Y16_N22
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~19_combout\ = (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~16_combout\))) # 
-- (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[11]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[11]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~19_combout\);

-- Location: LCCOMB_X23_Y16_N8
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~23_combout\ = (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & ((\reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~23_combout\);

-- Location: LCCOMB_X23_Y16_N6
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~22_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~33_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~22_combout\);

-- Location: LCCOMB_X23_Y16_N20
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~23_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~22_combout\) # ((!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~24_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~24_combout\,
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[14]~23_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~22_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~23_combout\);

-- Location: LCCOMB_X21_Y16_N4
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~21_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~23_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~23_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~21_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~21_combout\);

-- Location: LCCOMB_X21_Y16_N26
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~19_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~21_combout\))) # (!\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[10]~18_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~21_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~19_combout\);

-- Location: LCCOMB_X21_Y16_N20
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~20_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~19_combout\) # ((!\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~19_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~20_combout\);

-- Location: LCCOMB_X22_Y16_N22
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[10]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[10]~11_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~19_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~20_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~19_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[9]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[10]~11_combout\);

-- Location: LCCOMB_X22_Y16_N20
\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~3_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[10]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[10]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~3_combout\);

-- Location: LCCOMB_X20_Y18_N8
\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~4_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~3_combout\) # ((!\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~3_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:0:stage_i|Aout[7]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~4_combout\);

-- Location: LCCOMB_X22_Y16_N24
\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\ = (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~16_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~16_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[8]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\);

-- Location: LCCOMB_X20_Y18_N6
\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~7_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~4_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~7_combout\);

-- Location: LCCOMB_X20_Y18_N14
\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~8_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~14_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~14_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~8_combout\);

-- Location: LCCOMB_X23_Y17_N10
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~22_combout\ = (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~7_combout\))) # 
-- (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~13_combout\,
	datab => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~7_combout\,
	datad => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~22_combout\);

-- Location: LCCOMB_X19_Y18_N8
\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[5]~9_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~6_combout\)))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~22_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[6]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[5]~9_combout\);

-- Location: LCCOMB_X19_Y18_N26
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~8_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[5]~9_combout\ & 
-- \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[5]~9_combout\,
	datad => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~8_combout\);

-- Location: LCCOMB_X20_Y18_N0
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~9_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~8_combout\) # ((\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~9_combout\);

-- Location: LCCOMB_X23_Y15_N6
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~20_combout\ = (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (!\OPP~combout\(0) & (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~20_combout\);

-- Location: LCCOMB_X19_Y18_N4
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~10_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[5]~9_combout\ & 
-- \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[5]~9_combout\,
	datad => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~10_combout\);

-- Location: LCCOMB_X19_Y18_N2
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~11_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[4]~8_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~20_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~20_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~10_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[4]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~11_combout\);

-- Location: LCCOMB_X19_Y18_N12
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~11_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~9_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~9_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~11_combout\);

-- Location: LCCOMB_X19_Y18_N22
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~12_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~12_combout\);

-- Location: LCCOMB_X19_Y18_N18
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[4]~4_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[4]~8_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[4]~8_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[4]~4_combout\);

-- Location: LCCOMB_X20_Y18_N18
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~22_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~9_combout\) # ((!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[6]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~22_combout\);

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin1[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin1(15),
	combout => \numin1~combout\(15));

-- Location: LCCOMB_X31_Y19_N22
\reg1|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg1|N_dffs:15:stage_i|q~0_combout\ = (!\rst~combout\ & \numin1~combout\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin1~combout\(15),
	combout => \reg1|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y16_N29
\reg1|N_dffs:15:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg1|N_dffs:15:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X23_Y16_N28
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~20_combout\ = (\OPP~combout\(0) & (((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\,
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~29_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~20_combout\);

-- Location: LCCOMB_X23_Y16_N24
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~21_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~30_combout\) # ((\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[13]~30_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~20_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~21_combout\);

-- Location: LCCOMB_X21_Y16_N16
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[11]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[11]~19_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~21_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~21_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~18_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[11]~19_combout\);

-- Location: LCCOMB_X21_Y15_N26
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~15_combout\ = (\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[11]~19_combout\)) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[11]~19_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[9]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~15_combout\);

-- Location: LCCOMB_X21_Y15_N4
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~16_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~16_combout\);

-- Location: LCCOMB_X21_Y15_N22
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~9_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~16_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~16_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[8]~16_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~16_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[8]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~9_combout\);

-- Location: LCCOMB_X22_Y18_N8
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\ = (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\);

-- Location: LCCOMB_X21_Y16_N10
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~20_combout\ = (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[12]~19_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[12]~19_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~20_combout\);

-- Location: LCCOMB_X21_Y16_N30
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~17_combout\ = (\OPP~combout\(0) & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~21_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~21_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~20_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~17_combout\);

-- Location: LCCOMB_X21_Y16_N12
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~18_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~17_combout\))) # (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~21_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~17_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~18_combout\);

-- Location: LCCOMB_X21_Y16_N6
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~18_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~19_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~19_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[11]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~18_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\);

-- Location: LCCOMB_X21_Y16_N2
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~21_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\)))) # (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[12]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[12]~27_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[12]~19_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~21_combout\);

-- Location: LCCOMB_X21_Y18_N0
\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[9]~6_combout\ = (\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~21_combout\)) # (!\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~21_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[8]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[9]~6_combout\);

-- Location: LCCOMB_X21_Y18_N30
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~6_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~6_combout\);

-- Location: LCCOMB_X20_Y18_N16
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~7_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~6_combout\) # ((!\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[7]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~7_combout\);

-- Location: LCCOMB_X20_Y18_N30
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~9_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~7_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~7_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~9_combout\);

-- Location: LCCOMB_X20_Y18_N26
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~10_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~22_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~22_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~10_combout\);

-- Location: LCCOMB_X19_Y18_N28
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~3_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~10_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~10_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[5]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~3_combout\);

-- Location: LCCOMB_X19_Y18_N30
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~18_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~3_combout\))) # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~18_combout\);

-- Location: LCCOMB_X19_Y18_N20
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[5]~4_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~18_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[4]~4_combout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~18_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[5]~4_combout\);

-- Location: LCCOMB_X20_Y15_N22
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~0_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[4]~8_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[4]~8_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[5]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~0_combout\);

-- Location: LCCOMB_X21_Y15_N16
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~16_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[9]~14_combout\,
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~16_combout\);

-- Location: LCCOMB_X21_Y15_N18
\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~7_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~16_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[5]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[9]~16_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[5]~20_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~7_combout\);

-- Location: LCCOMB_X21_Y15_N24
\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~8_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~8_combout\);

-- Location: LCCOMB_X21_Y15_N10
\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~13_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~8_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~13_combout\);

-- Location: LCCOMB_X21_Y15_N14
\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~15_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~13_combout\) # ((!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~15_combout\);

-- Location: LCCOMB_X21_Y17_N18
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~19_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (((\OPP~combout\(0) & \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~12_combout\)))) # (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ 
-- & (\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~18_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[4]~12_combout\,
	datad => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~19_combout\);

-- Location: LCCOMB_X20_Y15_N26
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~19_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~15_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~15_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~19_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~19_combout\);

-- Location: LCCOMB_X20_Y15_N28
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~21_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~19_combout\) # ((!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[5]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[5]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~19_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~21_combout\);

-- Location: LCCOMB_X20_Y16_N8
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[12]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[12]~21_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[11]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[11]~19_combout\,
	datad => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[12]~21_combout\);

-- Location: LCCOMB_X20_Y16_N12
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~14_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~20_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[12]~21_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~20_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[12]~21_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[10]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~14_combout\);

-- Location: LCCOMB_X20_Y16_N10
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~15_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~19_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~19_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~15_combout\);

-- Location: LCCOMB_X20_Y15_N4
\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~11_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~15_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~15_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~11_combout\);

-- Location: LCCOMB_X19_Y16_N24
\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~12_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~12_combout\);

-- Location: LCCOMB_X19_Y16_N12
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~17_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~12_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~17_combout\);

-- Location: LCCOMB_X19_Y16_N2
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~18_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~17_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~18_combout\);

-- Location: LCCOMB_X19_Y15_N14
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[6]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[6]~17_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~18_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~21_combout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~18_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[6]~17_combout\);

-- Location: LCCOMB_X19_Y15_N20
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~12_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[6]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[6]~17_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~12_combout\);

-- Location: LCCOMB_X20_Y16_N24
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~12_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~20_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[12]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~20_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[12]~21_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~12_combout\);

-- Location: LCCOMB_X20_Y16_N30
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~13_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[13]~10_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~12_combout\)))) # (!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[13]~10_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[13]~21_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~12_combout\,
	datad => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~13_combout\);

-- Location: LCCOMB_X19_Y16_N14
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~13_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~13_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~13_combout\);

-- Location: LCCOMB_X19_Y16_N8
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~15_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~13_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~13_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[7]~18_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~15_combout\);

-- Location: LCCOMB_X19_Y16_N30
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~16_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~16_combout\);

-- Location: LCCOMB_X19_Y15_N12
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~10_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~16_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[6]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[6]~17_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~10_combout\);

-- Location: LCCOMB_X19_Y15_N30
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~11_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~11_combout\);

-- Location: LCCOMB_X19_Y15_N22
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~9_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~11_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~9_combout\);

-- Location: LCCOMB_X19_Y15_N28
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~16_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~9_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\ & !\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[6]~7_combout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~16_combout\);

-- Location: LCCOMB_X19_Y15_N8
\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\ = (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\);

-- Location: LCCOMB_X21_Y16_N28
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[14]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[14]~17_combout\ = (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[13]~18_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[14]~17_combout\);

-- Location: LCCOMB_X22_Y18_N18
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~14_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[14]~17_combout\) # ((!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~23_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[14]~17_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~14_combout\);

-- Location: LCCOMB_X21_Y18_N16
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\ = (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[10]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[10]~17_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[10]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\);

-- Location: LCCOMB_X21_Y18_N18
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~15_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[9]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~15_combout\);

-- Location: LCCOMB_X21_Y18_N20
\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~16_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~14_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~14_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~16_combout\);

-- Location: LCCOMB_X21_Y18_N6
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~13_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~16_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~16_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[8]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~13_combout\);

-- Location: LCCOMB_X21_Y18_N28
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~14_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~14_combout\);

-- Location: LCCOMB_X20_Y18_N12
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~8_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~14_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~14_combout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[7]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~8_combout\);

-- Location: LCCOMB_X20_Y18_N2
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~9_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~9_combout\);

-- Location: LCCOMB_X20_Y18_N28
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~7_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~9_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[6]~18_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~7_combout\);

-- Location: LCCOMB_X20_Y18_N10
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~8_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~8_combout\);

-- Location: LCCOMB_X19_Y18_N14
\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~2_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~0_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~0_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~4_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[5]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[6]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~2_combout\);

-- Location: LCCOMB_X19_Y18_N24
\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\ = (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~2_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\);

-- Location: LCCOMB_X20_Y15_N12
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~1_combout\ = (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~1_combout\);

-- Location: LCCOMB_X19_Y15_N0
\ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~0_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & !\OPP~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~0_combout\);

-- Location: LCCOMB_X19_Y16_N16
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~23_combout\ = (\OPP~combout\(0) & ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~23_combout\);

-- Location: LCCOMB_X19_Y16_N22
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[10]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[10]~24_combout\ = (\OPP~combout\(0) & (((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~13_combout\,
	datad => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[10]~24_combout\);

-- Location: LCCOMB_X18_Y16_N28
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~6_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[10]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[10]~24_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~6_combout\);

-- Location: LCCOMB_X18_Y16_N6
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~7_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~23_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~6_combout\)))) 
-- # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~15_combout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~23_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~7_combout\);

-- Location: LCCOMB_X18_Y16_N0
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~5_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~23_combout\) # ((!\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~23_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~5_combout\);

-- Location: LCCOMB_X18_Y16_N30
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~6_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~5_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~6_combout\);

-- Location: LCCOMB_X18_Y16_N8
\ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~1_combout\ = (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~0_combout\ & \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~6_combout\)) # 
-- (!\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~25_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~0_combout\,
	datac => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~1_combout\);

-- Location: LCCOMB_X19_Y16_N6
\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~1_combout\) # ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\ & 
-- \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\);

-- Location: LCCOMB_X19_Y19_N14
\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[4]~0_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~1_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~16_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~16_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[4]~0_combout\);

-- Location: LCCOMB_X21_Y18_N2
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~18_combout\ = (!\OPP~combout\(0) & \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~18_combout\);

-- Location: LCCOMB_X21_Y18_N8
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~19_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~23_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~18_combout\)))) # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~23_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~15_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~18_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~19_combout\);

-- Location: LCCOMB_X21_Y18_N26
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~15_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~19_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~19_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[9]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~15_combout\);

-- Location: LCCOMB_X21_Y18_N4
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~16_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~16_combout\);

-- Location: LCCOMB_X21_Y18_N22
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[9]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[9]~11_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~16_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~16_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[8]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[9]~11_combout\);

-- Location: LCCOMB_X21_Y18_N12
\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~4_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[9]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[9]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~4_combout\);

-- Location: LCCOMB_X19_Y18_N6
\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\ = (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~4_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~0_combout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~0_combout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[7]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\);

-- Location: LCCOMB_X19_Y18_N16
\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~11_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~11_combout\);

-- Location: LCCOMB_X18_Y16_N26
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~13_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[10]~24_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[10]~24_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[8]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~13_combout\);

-- Location: LCCOMB_X18_Y16_N16
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~14_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~14_combout\);

-- Location: LCCOMB_X19_Y15_N10
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[8]~10_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~14_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~14_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[7]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[8]~10_combout\);

-- Location: LCCOMB_X19_Y15_N4
\ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~0_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~2_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:1:stage_i|Aout[7]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[8]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~0_combout\);

-- Location: LCCOMB_X19_Y15_N2
\ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\ = (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~0_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~0_combout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~0_combout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[6]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\);

-- Location: LCCOMB_X19_Y18_N10
\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~12_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~11_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~12_combout\);

-- Location: LCCOMB_X19_Y18_N0
\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[6]~2_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\) # ((\OPP~combout\(0) & (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[6]~2_combout\);

-- Location: LCCOMB_X19_Y19_N8
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~2_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[6]~2_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[4]~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[6]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~2_combout\);

-- Location: LCCOMB_X19_Y19_N6
\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[4]~6_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~1_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~16_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~2_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~16_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~1_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[4]~6_combout\);

-- Location: LCCOMB_X18_Y16_N2
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[10]~12_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~7_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[9]~14_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[11]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[10]~12_combout\);

-- Location: LCCOMB_X18_Y16_N4
\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~6_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[10]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[10]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~6_combout\);

-- Location: LCCOMB_X19_Y16_N18
\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~7_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~6_combout\) # ((!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[8]~5_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[8]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~7_combout\);

-- Location: LCCOMB_X19_Y16_N20
\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\ = (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\);

-- Location: LCCOMB_X19_Y16_N28
\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[9]~3_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\) # ((!\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\,
	datab => \OPP~combout\(0),
	datac => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[9]~3_combout\);

-- Location: LCCOMB_X19_Y16_N10
\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~9_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[9]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[9]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~9_combout\);

-- Location: LCCOMB_X20_Y19_N16
\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[8]~4_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~9_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[8]~4_combout\);

-- Location: LCCOMB_X20_Y19_N2
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~3_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[8]~4_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[8]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[6]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~3_combout\);

-- Location: LCCOMB_X20_Y19_N24
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~4_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~4_combout\);

-- Location: LCCOMB_X19_Y19_N24
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~5_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~2_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~5_combout\);

-- Location: LCCOMB_X20_Y19_N18
\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[6]~7_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~4_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[5]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[6]~7_combout\);

-- Location: LCCOMB_X20_Y19_N4
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[5]~2_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[6]~7_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[4]~6_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[6]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[5]~2_combout\);

-- Location: LCCOMB_X21_Y17_N30
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~33_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[5]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~33_combout\);

-- Location: LCCOMB_X21_Y17_N24
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~34_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~33_combout\) # ((!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~33_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~34_combout\);

-- Location: LCCOMB_X19_Y20_N22
\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[13]~10_combout\ = (\OPP~combout\(0) & \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datad => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[13]~10_combout\);

-- Location: LCCOMB_X19_Y16_N0
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[10]~6_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\) # ((!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[9]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[9]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[10]~6_combout\);

-- Location: LCCOMB_X19_Y17_N8
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~11_combout\ = (!\OPP~combout\(0) & (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[10]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datac => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[10]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~11_combout\);

-- Location: LCCOMB_X19_Y17_N14
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~12_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~10_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~11_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~10_combout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~11_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~12_combout\);

-- Location: LCCOMB_X19_Y17_N2
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~14_combout\ = (!\OPP~combout\(0) & (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~12_combout\,
	datad => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~14_combout\);

-- Location: LCCOMB_X19_Y17_N28
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~1_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[13]~10_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:2:stage_i|Aout[13]~1_combout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[13]~10_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\);

-- Location: LCCOMB_X19_Y17_N4
\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\ = (\OPP~combout\(0) & ((\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\);

-- Location: LCCOMB_X20_Y19_N14
\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~2_combout\ = (!\OPP~combout\(0) & (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[5]~2_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[5]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~2_combout\);

-- Location: LCCOMB_X21_Y18_N14
\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~1_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[9]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[9]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[9]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~1_combout\);

-- Location: LCCOMB_X20_Y16_N28
\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~20_combout\ = (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~19_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[11]~19_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[11]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~20_combout\);

-- Location: LCCOMB_X20_Y15_N10
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~5_combout\ = (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~20_combout\) # ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[12]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~5_combout\);

-- Location: LCCOMB_X20_Y16_N18
\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~17_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~23_combout\) # ((!\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~23_combout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~19_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~17_combout\);

-- Location: LCCOMB_X20_Y16_N20
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~13_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~5_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~5_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~17_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~13_combout\);

-- Location: LCCOMB_X20_Y16_N22
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~14_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~13_combout\) # ((!\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~13_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[10]~16_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~14_combout\);

-- Location: LCCOMB_X20_Y16_N4
\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~0_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~20_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~0_combout\);

-- Location: LCCOMB_X21_Y18_N24
\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~2_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~1_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~2_combout\);

-- Location: LCCOMB_X19_Y16_N26
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~7_combout\ = (\OPP~combout\(0) & ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[10]~6_combout\))) # (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ 
-- & (\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[10]~6_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~7_combout\);

-- Location: LCCOMB_X20_Y19_N28
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~8_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~7_combout\) # ((!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[8]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~8_combout\);

-- Location: LCCOMB_X20_Y19_N26
\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~8_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~8_combout\);

-- Location: LCCOMB_X20_Y19_N0
\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~9_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~8_combout\) # ((!\OPP~combout\(0) & \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[7]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~9_combout\);

-- Location: LCCOMB_X20_Y19_N22
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~3_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~3_combout\);

-- Location: LCCOMB_X20_Y19_N12
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~4_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~3_combout\) # ((!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[6]~7_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[6]~7_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~4_combout\);

-- Location: LCCOMB_X20_Y19_N6
\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~5_combout\ = (\OPP~combout\(0) & (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~5_combout\);

-- Location: LCCOMB_X20_Y19_N10
\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\ = (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~2_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\);

-- Location: LCCOMB_X20_Y19_N8
\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~4_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\) # ((\OPP~combout\(0) & (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~4_combout\);

-- Location: LCCOMB_X21_Y17_N14
\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[4]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[4]~23_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~4_combout\)))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ 
-- & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~34_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[4]~23_combout\);

-- Location: LCCOMB_X21_Y17_N8
\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~2_combout\ = (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~2_combout\);

-- Location: LCCOMB_X23_Y15_N12
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~24_combout\ = (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~13_combout\ & (\OPP~combout\(0)))) # (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~13_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~24_combout\);

-- Location: LCCOMB_X23_Y15_N22
\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~0_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~11_combout\)))) # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~6_combout\ & (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~6_combout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[4]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~0_combout\);

-- Location: LCCOMB_X21_Y17_N2
\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~1_combout\ = (\OPP~combout\(0) & ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[4]~0_combout\)) # (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[4]~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~1_combout\);

-- Location: LCCOMB_X21_Y17_N22
\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~3_combout\ = (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~1_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~2_combout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~2_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~24_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~3_combout\);

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\OPP[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_OPP(1),
	combout => \OPP~combout\(1));

-- Location: LCCOMB_X26_Y15_N24
\reg3|N_dffs:2:stage_i|q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~6_combout\ = (!\OPP~combout\(1) & !\OPP~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \OPP~combout\(1),
	datad => \OPP~combout\(2),
	combout => \reg3|N_dffs:2:stage_i|q~6_combout\);

-- Location: LCCOMB_X21_Y17_N0
\ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~6_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~3_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~24_combout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[4]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~24_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[4]~23_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~3_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~6_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~6_combout\);

-- Location: LCCOMB_X21_Y17_N16
\ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~8_combout\ = (\ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~6_combout\) # ((\ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~2_combout\ & \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~2_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~7_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~6_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~8_combout\);

-- Location: LCCOMB_X23_Y18_N8
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ = (\OPP~combout\(1) & !\OPP~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datac => \OPP~combout\(2),
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\);

-- Location: LCCOMB_X22_Y18_N28
\ALU_op|ArithmeticUnit|mac_tmp~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_tmp~0_combout\ = (\ALU_op|ArithmeticUnit|mac_tmp~regout\) # ((\reg3|N_dffs:2:stage_i|q~6_combout\ & (!\ALU_op|ArithmeticUnit|mac_save~regout\ & !\OPP~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datab => \ALU_op|ArithmeticUnit|mac_save~regout\,
	datac => \ALU_op|ArithmeticUnit|mac_tmp~regout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|ArithmeticUnit|mac_tmp~0_combout\);

-- Location: LCCOMB_X22_Y18_N22
\ALU_op|ArithmeticUnit|mac_enable~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_enable~1_combout\ = (!\OPP~combout\(2) & (!\OPP~combout\(0) & (!\OPP~combout\(1) & \ALU_op|ArithmeticUnit|mac_tmp~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(1),
	datad => \ALU_op|ArithmeticUnit|mac_tmp~regout\,
	combout => \ALU_op|ArithmeticUnit|mac_enable~1_combout\);

-- Location: LCFF_X22_Y18_N29
\ALU_op|ArithmeticUnit|mac_tmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_tmp~0_combout\,
	aclr => \ALU_op|ArithmeticUnit|mac_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_tmp~regout\);

-- Location: LCCOMB_X22_Y18_N2
\ALU_op|ArithmeticUnit|mac_save~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_save~0_combout\ = \ALU_op|ArithmeticUnit|mac_save~regout\ $ (((\reg3|N_dffs:2:stage_i|q~6_combout\ & (!\OPP~combout\(0) & !\ALU_op|ArithmeticUnit|mac_tmp~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mac_save~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_tmp~regout\,
	combout => \ALU_op|ArithmeticUnit|mac_save~0_combout\);

-- Location: LCFF_X22_Y18_N3
\ALU_op|ArithmeticUnit|mac_save\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_save~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_save~regout\);

-- Location: LCCOMB_X22_Y18_N4
\ALU_op|ArithmeticUnit|mac_enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_enable~0_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\) # ((\reg3|N_dffs:2:stage_i|q~6_combout\ & (\ALU_op|ArithmeticUnit|mac_save~regout\ & !\OPP~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datab => \ALU_op|ArithmeticUnit|mac_save~regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|ArithmeticUnit|mac_enable~0_combout\);

-- Location: LCFF_X22_Y18_N5
\ALU_op|ArithmeticUnit|mac_enable\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_enable~0_combout\,
	aclr => \ALU_op|ArithmeticUnit|mac_enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_enable~regout\);

-- Location: LCCOMB_X22_Y18_N24
\ALU_op|ArithmeticUnit|mac_rst\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_rst~combout\ = (!\OPP~combout\(0) & (\OPP~combout\(2) & \OPP~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(2),
	datad => \OPP~combout\(1),
	combout => \ALU_op|ArithmeticUnit|mac_rst~combout\);

-- Location: LCCOMB_X22_Y18_N14
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~0_combout\ = (!\ALU_op|ArithmeticUnit|mac_rst~combout\ & (\ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\,
	datad => \ALU_op|ArithmeticUnit|mac_rst~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCCOMB_X22_Y18_N12
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|mac_save~regout\) # ((\OPP~combout\(1) & (!\OPP~combout\(0) & \OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|mac_save~regout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\);

-- Location: LCFF_X22_Y18_N21
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~0_combout\,
	sload => VCC,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y18_N20
\ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~regout\,
	datad => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\);

-- Location: LCCOMB_X22_Y18_N30
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (((\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\)))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (\ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\ $ ((\ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\,
	datad => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~2_combout\);

-- Location: LCCOMB_X22_Y18_N26
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~4_combout\ = (!\OPP~combout\(2) & ((\OPP~combout\(1) & ((\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\))) # (!\OPP~combout\(1) & 
-- (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\,
	datab => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \OPP~combout\(2),
	datad => \OPP~combout\(1),
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~4_combout\);

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(14),
	combout => \numin2~combout\(14));

-- Location: LCCOMB_X23_Y22_N4
\reg2|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:14:stage_i|q~0_combout\ = (\numin2~combout\(14) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \numin2~combout\(14),
	datad => \rst~combout\,
	combout => \reg2|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y22_N31
\reg2|N_dffs:14:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg2|N_dffs:14:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:14:stage_i|q~_Duplicate_1_regout\);

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(11),
	combout => \numin2~combout\(11));

-- Location: LCCOMB_X21_Y22_N10
\reg2|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:11:stage_i|q~0_combout\ = (\numin2~combout\(11) & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \numin2~combout\(11),
	datad => \rst~combout\,
	combout => \reg2|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y22_N5
\reg2|N_dffs:11:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg2|N_dffs:11:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:11:stage_i|q~_Duplicate_1_regout\);

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(9),
	combout => \numin2~combout\(9));

-- Location: LCCOMB_X29_Y19_N16
\reg2|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:9:stage_i|q~0_combout\ = (!\rst~combout\ & \numin2~combout\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \numin2~combout\(9),
	combout => \reg2|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCCOMB_X25_Y21_N22
\reg2|N_dffs:9:stage_i|q~_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:9:stage_i|q~_Duplicate_1feeder_combout\ = \reg2|N_dffs:9:stage_i|q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg2|N_dffs:9:stage_i|q~0_combout\,
	combout => \reg2|N_dffs:9:stage_i|q~_Duplicate_1feeder_combout\);

-- Location: LCFF_X25_Y21_N23
\reg2|N_dffs:9:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg2|N_dffs:9:stage_i|q~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:9:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y22_N26
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:9:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ & 
-- ((\reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\) # (!\reg2|N_dffs:9:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ & 
-- (\reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\ & !\reg2|N_dffs:9:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	datab => \reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\);

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(10),
	combout => \numin2~combout\(10));

-- Location: LCCOMB_X24_Y22_N22
\reg2|N_dffs:10:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:10:stage_i|q~0_combout\ = (!\rst~combout\ & \numin2~combout\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin2~combout\(10),
	combout => \reg2|N_dffs:10:stage_i|q~0_combout\);

-- Location: LCCOMB_X24_Y22_N20
\reg2|N_dffs:10:stage_i|q~_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:10:stage_i|q~_Duplicate_1feeder_combout\ = \reg2|N_dffs:10:stage_i|q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg2|N_dffs:10:stage_i|q~0_combout\,
	combout => \reg2|N_dffs:10:stage_i|q~_Duplicate_1feeder_combout\);

-- Location: LCFF_X24_Y22_N21
\reg2|N_dffs:10:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg2|N_dffs:10:stage_i|q~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:10:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y22_N6
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ = (\reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\) # (!\reg2|N_dffs:10:stage_i|q~_Duplicate_1_regout\))) # (!\reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ & !\reg2|N_dffs:10:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\,
	datad => \reg2|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y22_N0
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ = (\reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\) # (!\reg2|N_dffs:11:stage_i|q~_Duplicate_1_regout\))) # (!\reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\ & 
-- (!\reg2|N_dffs:11:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:11:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y22_N18
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:12:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ = (\reg2|N_dffs:12:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ & \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\)) # (!\reg2|N_dffs:12:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\) # (\reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\,
	datad => \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y22_N20
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ = (\reg2|N_dffs:13:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ & \reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\)) # (!\reg2|N_dffs:13:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\) # (\reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:13:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\,
	datac => \reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y22_N28
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum~0_combout\ $ 
-- (((\reg2|N_dffs:14:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ & \reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\)) # 
-- (!\reg2|N_dffs:14:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\) # (\reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum~0_combout\,
	datab => \reg2|N_dffs:14:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\,
	datad => \reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\);

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(8),
	combout => \numin2~combout\(8));

-- Location: LCCOMB_X27_Y23_N12
\reg2|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:8:stage_i|q~0_combout\ = (!\rst~combout\ & \numin2~combout\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin2~combout\(8),
	combout => \reg2|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y22_N29
\reg2|N_dffs:8:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \reg2|N_dffs:8:stage_i|q~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:8:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X24_Y14_N14
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & 
-- ((\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\) # (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & 
-- (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datac => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y14_N4
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\)) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\) # 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y14_N0
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ = (\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ & \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\)) # (!\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\) # (\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datad => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y21_N6
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ = (\reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\) # (!\reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\))) # (!\reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\ & 
-- (!\reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y22_N28
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:8:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ = (\reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\) # (!\reg2|N_dffs:8:stage_i|q~_Duplicate_1_regout\))) # (!\reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\ & 
-- (!\reg2|N_dffs:8:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y22_N4
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|sum~0_combout\ = \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\ $ (\reg2|N_dffs:10:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|sum~0_combout\);

-- Location: LCCOMB_X24_Y22_N14
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~6_combout\ = (\reg2|N_dffs:9:stage_i|q~_Duplicate_1_regout\ & ((\reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ & !\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|sum~0_combout\)) # 
-- (!\reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\ & (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ & 
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|sum~0_combout\)))) # (!\reg2|N_dffs:9:stage_i|q~_Duplicate_1_regout\ & 
-- (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|sum~0_combout\ & (\reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\ $ 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:10:stage_i|sum~0_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~6_combout\);

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(13),
	combout => \numin2~combout\(13));

-- Location: LCCOMB_X24_Y19_N16
\reg2|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:13:stage_i|q~0_combout\ = (!\rst~combout\ & \numin2~combout\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin2~combout\(13),
	combout => \reg2|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCCOMB_X24_Y22_N2
\reg2|N_dffs:13:stage_i|q~_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:13:stage_i|q~_Duplicate_1feeder_combout\ = \reg2|N_dffs:13:stage_i|q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg2|N_dffs:13:stage_i|q~0_combout\,
	combout => \reg2|N_dffs:13:stage_i|q~_Duplicate_1feeder_combout\);

-- Location: LCFF_X24_Y22_N3
\reg2|N_dffs:13:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg2|N_dffs:13:stage_i|q~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:13:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X23_Y22_N2
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|sum~0_combout\ = \reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\ $ (\reg2|N_dffs:13:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:13:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|sum~0_combout\);

-- Location: LCCOMB_X23_Y22_N0
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~7_combout\ = (\reg2|N_dffs:12:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|sum~0_combout\ & 
-- (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ & !\reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\)) # 
-- (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|sum~0_combout\ & (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ & 
-- \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\)))) # (!\reg2|N_dffs:12:stage_i|q~_Duplicate_1_regout\ & (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|sum~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ $ (\reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|sum~0_combout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\,
	datad => \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~7_combout\);

-- Location: LCCOMB_X24_Y21_N24
\ALU_op|FPUUnit|mul_component|SUM[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\ = \reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\ $ (\reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datad => \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\);

-- Location: LCCOMB_X24_Y14_N8
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~3_combout\ = (\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\ & 
-- (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ & !\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ & \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\)))) # (!\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\ & 
-- (!\ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\ & (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ $ (\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datad => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~3_combout\);

-- Location: LCCOMB_X23_Y15_N2
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (((\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\) # 
-- (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\)) # (!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))) # (!\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & (!\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\ & ((\reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\) # 
-- (!\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y15_N8
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~1_combout\ = (\ALU_op|ArithmeticUnit|max_min_component|FLAGS~0_combout\ & (\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\ $ (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ $ 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~0_combout\,
	datab => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~1_combout\);

-- Location: LCCOMB_X24_Y14_N30
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ = \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\ $ (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ $ 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y14_N22
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~4_combout\ = (\ALU_op|ArithmeticUnit|max_min_component|FLAGS~2_combout\ & (\ALU_op|ArithmeticUnit|max_min_component|FLAGS~3_combout\ & (\ALU_op|ArithmeticUnit|max_min_component|FLAGS~1_combout\ & 
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~2_combout\,
	datab => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~3_combout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~1_combout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~4_combout\);

-- Location: LCCOMB_X24_Y22_N18
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~5_combout\ = (\ALU_op|ArithmeticUnit|max_min_component|FLAGS~4_combout\ & (\reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\ $ 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ $ (\reg2|N_dffs:8:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~4_combout\,
	datad => \reg2|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~5_combout\);

-- Location: LCCOMB_X24_Y22_N16
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~8_combout\ = (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ & (\ALU_op|ArithmeticUnit|max_min_component|FLAGS~6_combout\ & 
-- (\ALU_op|ArithmeticUnit|max_min_component|FLAGS~7_combout\ & \ALU_op|ArithmeticUnit|max_min_component|FLAGS~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datab => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~6_combout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~7_combout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~5_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~8_combout\);

-- Location: LCCOMB_X23_Y22_N6
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~9_combout\ = (\ALU_op|ArithmeticUnit|max_min_component|FLAGS~8_combout\ & (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ $ 
-- (\reg2|N_dffs:14:stage_i|q~_Duplicate_1_regout\ $ (\reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\,
	datab => \reg2|N_dffs:14:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~8_combout\,
	datad => \reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~9_combout\);

-- Location: LCCOMB_X23_Y22_N12
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~0_combout\ = (\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ & (\OPP~combout\(1) & 
-- !\ALU_op|ArithmeticUnit|max_min_component|FLAGS~9_combout\))) # (!\OPP~combout\(0) & (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datac => \OPP~combout\(1),
	datad => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~9_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~0_combout\);

-- Location: LCCOMB_X23_Y22_N14
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ = (\OPP~combout\(2) & (((!\OPP~combout\(1))))) # (!\OPP~combout\(2) & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~0_combout\) # ((!\OPP~combout\(0) & 
-- !\OPP~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~0_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\);

-- Location: LCCOMB_X21_Y18_N10
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~3_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~2_combout\)) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~2_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~4_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~3_combout\);

-- Location: LCCOMB_X20_Y21_N10
\ALU_op|ArithmeticUnit|arithmetic_selector_component|mac_temp~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|mac_temp~0_combout\ = \ALU_op|ArithmeticUnit|arithmetic_selector_component|mac_temp~regout\ $ (((!\OPP~combout\(1) & (!\OPP~combout\(2) & !\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(2),
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|mac_temp~regout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|mac_temp~0_combout\);

-- Location: LCFF_X20_Y21_N11
\ALU_op|ArithmeticUnit|arithmetic_selector_component|mac_temp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|mac_temp~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|mac_temp~regout\);

-- Location: LCCOMB_X20_Y21_N22
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\ = (\OPP~combout\(0)) # ((\OPP~combout\(2)) # ((\OPP~combout\(1)) # (\ALU_op|ArithmeticUnit|arithmetic_selector_component|mac_temp~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(2),
	datac => \OPP~combout\(1),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|mac_temp~regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\);

-- Location: LCFF_X21_Y18_N11
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux31~3_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(0));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\OPP[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_OPP(3),
	combout => \OPP~combout\(3));

-- Location: LCFF_X21_Y17_N17
\reg3|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|OutputSelector|MUX_LO_prepare|Y[0]~8_combout\,
	sdata => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(0),
	sclr => \rst~combout\,
	sload => \ALT_INV_OPP~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N18
\reg3|N_dffs:2:stage_i|q~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~7_combout\ = (!\OPP~combout\(2) & (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & !\OPP~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(2),
	datac => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \OPP~combout\(1),
	combout => \reg3|N_dffs:2:stage_i|q~7_combout\);

-- Location: LCCOMB_X20_Y15_N20
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~39_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~21_combout\))) # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[5]~21_combout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~19_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~39_combout\);

-- Location: LCCOMB_X20_Y15_N18
\ALU_op|ShiftUnit|shift_loop_bit4:4:stage_i|Aout[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:4:stage_i|Aout[10]~4_combout\ = (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[5]~20_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[5]~20_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[5]~0_combout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:4:stage_i|Aout[10]~4_combout\);

-- Location: LCCOMB_X20_Y16_N6
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~17_combout\ = (\OPP~combout\(0) & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~5_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~17_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~17_combout\);

-- Location: LCCOMB_X20_Y16_N26
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~15_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~17_combout\))) # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[13]~13_combout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~17_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~15_combout\);

-- Location: LCCOMB_X20_Y16_N16
\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~3_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~15_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~14_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[11]~14_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~15_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~3_combout\);

-- Location: LCCOMB_X20_Y16_N14
\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~4_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~5_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[12]~5_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~4_combout\);

-- Location: LCCOMB_X20_Y16_N0
\ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~0_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0))) # (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~4_combout\)) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~0_combout\);

-- Location: LCCOMB_X20_Y16_N2
\ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~1_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~0_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[13]~10_combout\))) # 
-- (!\ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~0_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit4:4:stage_i|Aout[10]~4_combout\)))) # (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:4:stage_i|Aout[10]~4_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[13]~10_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~1_combout\);

-- Location: LCCOMB_X19_Y19_N10
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~13_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~1_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~16_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~16_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:5:stage_i|Aout[11]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~13_combout\);

-- Location: LCCOMB_X27_Y17_N2
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~40_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (((\OPP~combout\(0) & \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~13_combout\)))) # 
-- (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~39_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~40_combout\);

-- Location: LCCOMB_X26_Y15_N30
\reg3|N_dffs:2:stage_i|q~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~10_combout\ = ((\OPP~combout\(1)) # (\OPP~combout\(0))) # (!\OPP~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(2),
	datac => \OPP~combout\(1),
	datad => \OPP~combout\(0),
	combout => \reg3|N_dffs:2:stage_i|q~10_combout\);

-- Location: LCCOMB_X26_Y15_N20
\reg3|N_dffs:2:stage_i|q~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~17_combout\ = (\FPU_SW_8~combout\) # ((!\reg3|N_dffs:2:stage_i|q~10_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \reg3|N_dffs:2:stage_i|q~10_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~17_combout\);

-- Location: LCCOMB_X27_Y17_N14
\reg3|N_dffs:2:stage_i|q~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~20_combout\ = (!\reg3|N_dffs:2:stage_i|q~7_combout\ & ((\reg3|N_dffs:2:stage_i|q~19_combout\) # ((\reg3|N_dffs:2:stage_i|q~17_combout\) # (!\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~19_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~7_combout\,
	datac => \OPP~combout\(0),
	datad => \reg3|N_dffs:2:stage_i|q~17_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~20_combout\);

-- Location: LCCOMB_X30_Y15_N0
\reg3|N_dffs:2:stage_i|q~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~8_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~8_combout\);

-- Location: LCCOMB_X29_Y14_N18
\ALU_op|FPUUnit|mul_component|Mux6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~22_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(4))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(4),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(6),
	combout => \ALU_op|FPUUnit|mul_component|Mux6~22_combout\);

-- Location: LCCOMB_X29_Y14_N22
\reg3|N_dffs:1:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~2_combout\ = (\reg3|N_dffs:2:stage_i|q~8_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~22_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~23_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \reg3|N_dffs:2:stage_i|q~8_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~22_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~2_combout\);

-- Location: LCCOMB_X30_Y16_N26
\ALU_op|FPUUnit|mul_component|Mux6~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~33_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(17)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(17),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~33_combout\);

-- Location: LCCOMB_X30_Y17_N2
\ALU_op|FPUUnit|mul_component|Mux6~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~32_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15),
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~32_combout\);

-- Location: LCCOMB_X30_Y17_N4
\ALU_op|FPUUnit|mul_component|Mux6~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~34_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~32_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~33_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~32_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~34_combout\);

-- Location: LCCOMB_X30_Y17_N12
\ALU_op|FPUUnit|mul_component|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~3_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12),
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~3_combout\);

-- Location: LCCOMB_X30_Y17_N0
\ALU_op|FPUUnit|mul_component|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~5_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~3_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~4_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~3_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~5_combout\);

-- Location: LCCOMB_X30_Y17_N14
\ALU_op|FPUUnit|mul_component|Mux6~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~35_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~34_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & \ALU_op|FPUUnit|mul_component|Mux6~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~34_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~5_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~35_combout\);

-- Location: LCCOMB_X29_Y14_N0
\ALU_op|FPUUnit|mul_component|Mux6~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~36_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(7),
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5),
	combout => \ALU_op|FPUUnit|mul_component|Mux6~36_combout\);

-- Location: LCCOMB_X29_Y17_N2
\ALU_op|FPUUnit|mul_component|Mux6~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~37_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11),
	combout => \ALU_op|FPUUnit|mul_component|Mux6~37_combout\);

-- Location: LCCOMB_X30_Y17_N8
\reg3|N_dffs:2:stage_i|q~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~9_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~36_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~36_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~37_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~9_combout\);

-- Location: LCCOMB_X30_Y17_N6
\reg3|N_dffs:1:stage_i|q~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~13_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~35_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (((\reg3|N_dffs:2:stage_i|q~9_combout\ 
-- & !\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~35_combout\,
	datac => \reg3|N_dffs:2:stage_i|q~9_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~13_combout\);

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\FPU_SW_8~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_FPU_SW_8,
	combout => \FPU_SW_8~combout\);

-- Location: LCCOMB_X27_Y15_N14
\reg3|N_dffs:2:stage_i|q~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~11_combout\ = (\reg3|N_dffs:2:stage_i|q~10_combout\) # ((\FPU_SW_8~combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\)) # (!\FPU_SW_8~combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~10_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datac => \FPU_SW_8~combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~11_combout\);

-- Location: LCCOMB_X26_Y15_N2
\reg3|N_dffs:2:stage_i|q~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~18_combout\ = ((!\FPU_SW_8~combout\ & \OPP~combout\(2))) # (!\reg3|N_dffs:2:stage_i|q~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datac => \reg3|N_dffs:2:stage_i|q~11_combout\,
	datad => \OPP~combout\(2),
	combout => \reg3|N_dffs:2:stage_i|q~18_combout\);

-- Location: LCCOMB_X31_Y14_N16
\ALU_op|FPUUnit|mul_component|Mux6~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~39_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~39_combout\);

-- Location: LCCOMB_X31_Y14_N2
\ALU_op|FPUUnit|mul_component|Mux6~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~38_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~38_combout\);

-- Location: LCCOMB_X31_Y14_N22
\ALU_op|FPUUnit|mul_component|Mux6~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~40_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~38_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & \ALU_op|FPUUnit|mul_component|Mux6~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~39_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~38_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~40_combout\);

-- Location: LCCOMB_X27_Y14_N12
\ALU_op|FPUUnit|mul_component|Mux6~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~41_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~19_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~40_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~19_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~41_combout\);

-- Location: LCCOMB_X26_Y15_N22
\reg3|N_dffs:2:stage_i|q~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~13_combout\ = (\OPP~combout\(2) & (!\OPP~combout\(1) & \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(2),
	datac => \OPP~combout\(1),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~13_combout\);

-- Location: LCCOMB_X31_Y15_N26
\ALU_op|FPUUnit|mul_component|Mux6~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~42_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~42_combout\);

-- Location: LCCOMB_X27_Y15_N0
\ALU_op|FPUUnit|mul_component|Mux6~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~43_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~8_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~8_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~42_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~43_combout\);

-- Location: LCCOMB_X27_Y19_N6
\reg3|N_dffs:2:stage_i|q~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~15_combout\ = ((!\OPP~combout\(1) & !\ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\)) # (!\OPP~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(2),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~15_combout\);

-- Location: LCCOMB_X30_Y15_N22
\reg3|N_dffs:2:stage_i|q~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~14_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~14_combout\);

-- Location: LCCOMB_X29_Y15_N4
\ALU_op|FPUUnit|mul_component|Mux6~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~44_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~44_combout\);

-- Location: LCCOMB_X29_Y15_N14
\ALU_op|FPUUnit|mul_component|Mux6~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~45_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~26_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~44_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~26_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~45_combout\);

-- Location: LCCOMB_X29_Y15_N16
\ALU_op|FPUUnit|mul_component|Mux6~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~46_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~30_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~45_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~30_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~46_combout\);

-- Location: LCCOMB_X27_Y19_N24
\reg3|N_dffs:1:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~3_combout\ = (\reg3|N_dffs:2:stage_i|q~14_combout\ & (((\reg3|N_dffs:2:stage_i|q~8_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~14_combout\ & ((\reg3|N_dffs:2:stage_i|q~8_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\)) # (!\reg3|N_dffs:2:stage_i|q~8_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~14_combout\,
	datac => \reg3|N_dffs:2:stage_i|q~8_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~46_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~3_combout\);

-- Location: LCCOMB_X27_Y19_N14
\reg3|N_dffs:1:stage_i|q~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~4_combout\ = (\reg3|N_dffs:1:stage_i|q~3_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\) # (!\reg3|N_dffs:2:stage_i|q~14_combout\)))) # (!\reg3|N_dffs:1:stage_i|q~3_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~33_combout\ & ((\reg3|N_dffs:2:stage_i|q~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~33_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datac => \reg3|N_dffs:1:stage_i|q~3_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~14_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~4_combout\);

-- Location: LCCOMB_X25_Y16_N4
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y20_N8
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~47_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~47_combout\);

-- Location: LCCOMB_X25_Y20_N12
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~46_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & (((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~46_combout\);

-- Location: LCCOMB_X26_Y20_N4
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~31_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~46_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~47_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~46_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~31_combout\);

-- Location: LCCOMB_X27_Y20_N0
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[18]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[18]~8_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[18]~8_combout\);

-- Location: LCCOMB_X26_Y20_N30
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~48_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\)) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\))))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~48_combout\);

-- Location: LCCOMB_X27_Y20_N6
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~32_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~48_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[18]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[18]~8_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~48_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~32_combout\);

-- Location: LCCOMB_X27_Y20_N16
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~44_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~31_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~32_combout\))))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~31_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~32_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~44_combout\);

-- Location: LCCOMB_X25_Y16_N2
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~8_combout\ & \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~8_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\);

-- Location: LCCOMB_X27_Y20_N10
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~45_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\)) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\))))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~45_combout\);

-- Location: LCCOMB_X26_Y19_N16
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~21_combout\ = (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~45_combout\ & 
-- ((!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~45_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~21_combout\);

-- Location: LCCOMB_X27_Y19_N28
\reg3|N_dffs:1:stage_i|q~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~5_combout\ = (\OPP~combout\(1) & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~44_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\ & (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~44_combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\,
	datab => \OPP~combout\(1),
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~44_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~21_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~5_combout\);

-- Location: LCCOMB_X27_Y19_N16
\reg3|N_dffs:1:stage_i|q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~6_combout\ = (\reg3|N_dffs:2:stage_i|q~16_combout\ & (\reg3|N_dffs:2:stage_i|q~15_combout\ & (\reg3|N_dffs:1:stage_i|q~4_combout\))) # (!\reg3|N_dffs:2:stage_i|q~16_combout\ & (((\reg3|N_dffs:1:stage_i|q~5_combout\)) # 
-- (!\reg3|N_dffs:2:stage_i|q~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~16_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~15_combout\,
	datac => \reg3|N_dffs:1:stage_i|q~4_combout\,
	datad => \reg3|N_dffs:1:stage_i|q~5_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~6_combout\);

-- Location: LCCOMB_X26_Y15_N4
\reg3|N_dffs:1:stage_i|q~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~7_combout\ = (\reg3|N_dffs:2:stage_i|q~13_combout\ & ((\reg3|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~43_combout\))) # (!\reg3|N_dffs:1:stage_i|q~6_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~12_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~13_combout\ & (((\reg3|N_dffs:1:stage_i|q~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~12_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~13_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~43_combout\,
	datad => \reg3|N_dffs:1:stage_i|q~6_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~7_combout\);

-- Location: LCCOMB_X26_Y15_N6
\reg3|N_dffs:1:stage_i|q~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~8_combout\ = (!\OPP~combout\(0) & \reg3|N_dffs:1:stage_i|q~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \reg3|N_dffs:1:stage_i|q~7_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~8_combout\);

-- Location: LCCOMB_X26_Y15_N0
\reg3|N_dffs:1:stage_i|q~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~9_combout\ = (\reg3|N_dffs:2:stage_i|q~17_combout\ & ((\reg3|N_dffs:2:stage_i|q~18_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~41_combout\)) # (!\reg3|N_dffs:2:stage_i|q~18_combout\ & ((\reg3|N_dffs:1:stage_i|q~8_combout\))))) 
-- # (!\reg3|N_dffs:2:stage_i|q~17_combout\ & (!\reg3|N_dffs:2:stage_i|q~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~17_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~18_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~41_combout\,
	datad => \reg3|N_dffs:1:stage_i|q~8_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~9_combout\);

-- Location: LCCOMB_X26_Y15_N26
\reg3|N_dffs:1:stage_i|q~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~10_combout\ = (\reg3|N_dffs:2:stage_i|q~12_combout\ & (!\reg3|N_dffs:1:stage_i|q~9_combout\ & ((\reg3|N_dffs:1:stage_i|q~2_combout\) # (\reg3|N_dffs:1:stage_i|q~13_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~12_combout\ & 
-- (((\reg3|N_dffs:1:stage_i|q~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~12_combout\,
	datab => \reg3|N_dffs:1:stage_i|q~2_combout\,
	datac => \reg3|N_dffs:1:stage_i|q~13_combout\,
	datad => \reg3|N_dffs:1:stage_i|q~9_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~10_combout\);

-- Location: LCCOMB_X27_Y17_N20
\reg3|N_dffs:1:stage_i|q~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~11_combout\ = (\reg3|N_dffs:2:stage_i|q~19_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~40_combout\) # ((!\reg3|N_dffs:2:stage_i|q~20_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~19_combout\ & 
-- (((\reg3|N_dffs:2:stage_i|q~20_combout\ & \reg3|N_dffs:1:stage_i|q~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~19_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~40_combout\,
	datac => \reg3|N_dffs:2:stage_i|q~20_combout\,
	datad => \reg3|N_dffs:1:stage_i|q~10_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~11_combout\);

-- Location: LCCOMB_X21_Y17_N4
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~17_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[4]~4_combout\)) # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~3_combout\ & \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[4]~4_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~3_combout\,
	datad => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~17_combout\);

-- Location: LCCOMB_X21_Y17_N10
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~18_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~17_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~22_combout\ & 
-- !\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\)))) # (!\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~22_combout\ & ((!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~22_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~17_combout\,
	datad => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~18_combout\);

-- Location: LCCOMB_X27_Y17_N16
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~38_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[4]~6_combout\)))) # (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ 
-- & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~18_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[4]~6_combout\,
	datad => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~38_combout\);

-- Location: LCCOMB_X20_Y15_N30
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~35_combout\ = (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~12_combout\ & \OPP~combout\(0))))) # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ 
-- & (\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[3]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[3]~21_combout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:5:stage_i|Aout[5]~12_combout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~35_combout\);

-- Location: LCCOMB_X19_Y19_N0
\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~13_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~12_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[7]~12_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[4]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~13_combout\);

-- Location: LCCOMB_X19_Y19_N26
\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~14_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~14_combout\);

-- Location: LCCOMB_X21_Y17_N28
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~36_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~14_combout\)))) # 
-- (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~35_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~36_combout\);

-- Location: LCCOMB_X21_Y17_N26
\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[3]~20_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~36_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[3]~20_combout\);

-- Location: LCCOMB_X19_Y19_N18
\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[7]~10_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[8]~4_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[8]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[7]~10_combout\);

-- Location: LCCOMB_X19_Y19_N12
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~8_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[7]~10_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[7]~10_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[5]~14_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~8_combout\);

-- Location: LCCOMB_X19_Y19_N30
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~9_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[6]~3_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~9_combout\);

-- Location: LCCOMB_X19_Y19_N4
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:11:stage_i|Aout[5]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\);

-- Location: LCCOMB_X18_Y17_N10
\ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[6]~10_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\ & (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- \OPP~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[6]~10_combout\);

-- Location: LCCOMB_X18_Y17_N22
\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[5]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[5]~24_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[6]~10_combout\)))) # 
-- (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[6]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[5]~24_combout\);

-- Location: LCCOMB_X18_Y17_N16
\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[4]~0_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[5]~24_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[3]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[5]~24_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[4]~0_combout\);

-- Location: LCCOMB_X27_Y17_N30
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[2]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[2]~46_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[4]~0_combout\)))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ 
-- & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~38_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[4]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[2]~46_combout\);

-- Location: LCCOMB_X27_Y17_N22
\reg3|N_dffs:1:stage_i|q~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~12_combout\ = (\reg3|N_dffs:2:stage_i|q~7_combout\ & ((\reg3|N_dffs:1:stage_i|q~11_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[2]~46_combout\))) # (!\reg3|N_dffs:1:stage_i|q~11_combout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~38_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~7_combout\ & (((\reg3|N_dffs:1:stage_i|q~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~38_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~7_combout\,
	datac => \reg3|N_dffs:1:stage_i|q~11_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[2]~46_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~12_combout\);

-- Location: LCCOMB_X27_Y17_N0
\reg3|N_dffs:1:stage_i|q~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:1:stage_i|q~feeder_combout\ = \reg3|N_dffs:1:stage_i|q~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg3|N_dffs:1:stage_i|q~12_combout\,
	combout => \reg3|N_dffs:1:stage_i|q~feeder_combout\);

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(12),
	combout => \numin2~combout\(12));

-- Location: LCCOMB_X23_Y22_N22
\reg2|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:12:stage_i|q~0_combout\ = (!\rst~combout\ & \numin2~combout\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datad => \numin2~combout\(12),
	combout => \reg2|N_dffs:12:stage_i|q~0_combout\);

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin2[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin2(15),
	combout => \numin2~combout\(15));

-- Location: LCCOMB_X25_Y21_N12
\reg2|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:15:stage_i|q~0_combout\ = (!\rst~combout\ & \numin2~combout\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \numin2~combout\(15),
	combout => \reg2|N_dffs:15:stage_i|q~0_combout\);

-- Location: DSPMULT_X28_Y18_N0
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~clkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X23_Y18_N12
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\)))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\)) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~0_combout\);

-- Location: LCCOMB_X23_Y18_N14
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~0_combout\ & 
-- ((\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~0_combout\ & (\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & 
-- (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datac => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~0_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~1_combout\);

-- Location: LCCOMB_X23_Y18_N16
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~2_combout\);

-- Location: LCFF_X23_Y18_N17
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux30~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(1));

-- Location: LCFF_X27_Y17_N1
\reg3|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:1:stage_i|q~feeder_combout\,
	sdata => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(1),
	sclr => \rst~combout\,
	sload => \ALT_INV_OPP~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N4
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[1]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[1]~39_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[4]~23_combout\)))) # 
-- (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~40_combout\,
	datac => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[4]~23_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[1]~39_combout\);

-- Location: LCCOMB_X19_Y19_N16
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~6_combout\ = (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[7]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~6_combout\);

-- Location: LCCOMB_X19_Y19_N2
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~7_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~8_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~8_combout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~6_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~7_combout\);

-- Location: LCCOMB_X19_Y19_N28
\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~2_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~7_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~7_combout\,
	datac => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[6]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~2_combout\);

-- Location: LCCOMB_X19_Y19_N22
\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\ = (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\);

-- Location: LCCOMB_X20_Y19_N20
\ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[7]~11_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~4_combout\,
	datad => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[7]~11_combout\);

-- Location: LCCOMB_X20_Y17_N14
\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[6]~21_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~24_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[7]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~24_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[7]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[6]~21_combout\);

-- Location: LCCOMB_X20_Y17_N28
\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~1_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[6]~21_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[4]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[4]~23_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[6]~21_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~1_combout\);

-- Location: LCCOMB_X20_Y17_N22
\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~2_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~1_combout\) # ((!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~2_combout\);

-- Location: LCCOMB_X27_Y17_N8
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~47_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~2_combout\)))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ 
-- & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~36_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~47_combout\);

-- Location: LCCOMB_X31_Y14_N24
\ALU_op|FPUUnit|mul_component|Mux6~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~48_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~48_combout\);

-- Location: LCCOMB_X30_Y17_N20
\ALU_op|FPUUnit|mul_component|Mux6~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~49_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~33_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~33_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~48_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~49_combout\);

-- Location: LCCOMB_X30_Y17_N18
\ALU_op|FPUUnit|mul_component|Mux6~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~47_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14),
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(16),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~47_combout\);

-- Location: LCCOMB_X30_Y17_N30
\ALU_op|FPUUnit|mul_component|Mux6~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~50_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~49_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~32_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|Mux6~49_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~47_combout\))))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux6~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~32_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~49_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~47_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~50_combout\);

-- Location: LCCOMB_X30_Y17_N28
\reg3|N_dffs:2:stage_i|q~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~30_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux6~50_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~53_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~53_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~50_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~30_combout\);

-- Location: LCCOMB_X30_Y17_N22
\reg3|N_dffs:2:stage_i|q~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~31_combout\ = (\reg3|N_dffs:2:stage_i|q~30_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & \reg3|N_dffs:2:stage_i|q~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \reg3|N_dffs:2:stage_i|q~9_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~30_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~31_combout\);

-- Location: LCCOMB_X30_Y14_N8
\ALU_op|FPUUnit|mul_component|Mux6~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~54_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~54_combout\);

-- Location: LCCOMB_X30_Y14_N30
\ALU_op|FPUUnit|mul_component|Mux6~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~55_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~55_combout\);

-- Location: LCCOMB_X30_Y14_N12
\ALU_op|FPUUnit|mul_component|Mux6~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~56_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~54_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & \ALU_op|FPUUnit|mul_component|Mux6~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~54_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~55_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~56_combout\);

-- Location: LCCOMB_X27_Y14_N22
\ALU_op|FPUUnit|mul_component|Mux6~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~57_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~40_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~56_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~40_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~57_combout\);

-- Location: LCCOMB_X27_Y15_N26
\ALU_op|FPUUnit|mul_component|Mux6~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~58_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~58_combout\);

-- Location: LCCOMB_X27_Y15_N12
\ALU_op|FPUUnit|mul_component|Mux6~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~59_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~11_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~58_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~11_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~59_combout\);

-- Location: LCCOMB_X27_Y16_N0
\reg3|N_dffs:2:stage_i|q~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~16_combout\ = (\OPP~combout\(2) & ((\OPP~combout\(1)) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \OPP~combout\(1),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~16_combout\);

-- Location: LCCOMB_X25_Y20_N22
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~41_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~41_combout\);

-- Location: LCCOMB_X25_Y20_N30
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~33_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~41_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~41_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~43_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~33_combout\);

-- Location: LCCOMB_X25_Y20_N6
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[19]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[19]~9_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[19]~9_combout\);

-- Location: LCCOMB_X25_Y20_N4
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~35_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~44_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[19]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~44_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[19]~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~35_combout\);

-- Location: LCCOMB_X24_Y20_N26
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~42_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~42_combout\);

-- Location: LCCOMB_X24_Y20_N14
\ALU_op|FPUUnit|add_component|stage_5|Y[2]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\);

-- Location: LCCOMB_X24_Y20_N18
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~19_combout\ = (!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~42_combout\))) # (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~40_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~42_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~19_combout\);

-- Location: LCCOMB_X25_Y20_N2
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~45_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~35_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\) # 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~35_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~19_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~45_combout\);

-- Location: LCCOMB_X26_Y18_N12
\reg3|N_dffs:2:stage_i|q~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~32_combout\ = (\OPP~combout\(1) & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~33_combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~45_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\,
	datab => \OPP~combout\(1),
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~33_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~45_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~32_combout\);

-- Location: LCCOMB_X26_Y18_N8
\reg3|N_dffs:2:stage_i|q~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~23_combout\ = (\reg3|N_dffs:2:stage_i|q~15_combout\ & ((\reg3|N_dffs:2:stage_i|q~16_combout\ & (\reg3|N_dffs:2:stage_i|q~22_combout\)) # (!\reg3|N_dffs:2:stage_i|q~16_combout\ & ((\reg3|N_dffs:2:stage_i|q~32_combout\))))) # 
-- (!\reg3|N_dffs:2:stage_i|q~15_combout\ & (((!\reg3|N_dffs:2:stage_i|q~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~22_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~15_combout\,
	datac => \reg3|N_dffs:2:stage_i|q~16_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~32_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~23_combout\);

-- Location: LCCOMB_X26_Y15_N12
\reg3|N_dffs:2:stage_i|q~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~24_combout\ = (\reg3|N_dffs:2:stage_i|q~13_combout\ & ((\reg3|N_dffs:2:stage_i|q~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~59_combout\)) # (!\reg3|N_dffs:2:stage_i|q~23_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~43_combout\))))) # (!\reg3|N_dffs:2:stage_i|q~13_combout\ & (((\reg3|N_dffs:2:stage_i|q~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~13_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~59_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~43_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~23_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~24_combout\);

-- Location: LCCOMB_X26_Y15_N18
\reg3|N_dffs:2:stage_i|q~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~25_combout\ = (!\OPP~combout\(0) & \reg3|N_dffs:2:stage_i|q~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datad => \reg3|N_dffs:2:stage_i|q~24_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~25_combout\);

-- Location: LCCOMB_X26_Y15_N28
\reg3|N_dffs:2:stage_i|q~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~26_combout\ = (\reg3|N_dffs:2:stage_i|q~17_combout\ & ((\reg3|N_dffs:2:stage_i|q~18_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~57_combout\)) # (!\reg3|N_dffs:2:stage_i|q~18_combout\ & 
-- ((\reg3|N_dffs:2:stage_i|q~25_combout\))))) # (!\reg3|N_dffs:2:stage_i|q~17_combout\ & (!\reg3|N_dffs:2:stage_i|q~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~17_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~18_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~57_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~25_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~26_combout\);

-- Location: LCCOMB_X26_Y15_N14
\reg3|N_dffs:2:stage_i|q~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~27_combout\ = (\reg3|N_dffs:2:stage_i|q~12_combout\ & (\reg3|N_dffs:2:stage_i|q~31_combout\ & !\reg3|N_dffs:2:stage_i|q~26_combout\)) # (!\reg3|N_dffs:2:stage_i|q~12_combout\ & ((\reg3|N_dffs:2:stage_i|q~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~12_combout\,
	datac => \reg3|N_dffs:2:stage_i|q~31_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~26_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~27_combout\);

-- Location: LCCOMB_X27_Y17_N28
\reg3|N_dffs:2:stage_i|q~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~28_combout\ = (\reg3|N_dffs:2:stage_i|q~19_combout\ & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~38_combout\)) # (!\reg3|N_dffs:2:stage_i|q~20_combout\))) # (!\reg3|N_dffs:2:stage_i|q~19_combout\ & 
-- (\reg3|N_dffs:2:stage_i|q~20_combout\ & ((\reg3|N_dffs:2:stage_i|q~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~19_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~20_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~38_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~27_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~28_combout\);

-- Location: LCCOMB_X27_Y17_N6
\reg3|N_dffs:2:stage_i|q~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~29_combout\ = (\reg3|N_dffs:2:stage_i|q~7_combout\ & ((\reg3|N_dffs:2:stage_i|q~28_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~47_combout\))) # (!\reg3|N_dffs:2:stage_i|q~28_combout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[1]~39_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~7_combout\ & (((\reg3|N_dffs:2:stage_i|q~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~7_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[1]~39_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~47_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~28_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~29_combout\);

-- Location: LCCOMB_X27_Y17_N10
\reg3|N_dffs:2:stage_i|q~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~feeder_combout\ = \reg3|N_dffs:2:stage_i|q~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg3|N_dffs:2:stage_i|q~29_combout\,
	combout => \reg3|N_dffs:2:stage_i|q~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N18
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (((\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\) # 
-- (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT2\ & 
-- ((!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~0_combout\);

-- Location: LCCOMB_X23_Y18_N22
\ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\ = \OPP~combout\(0) $ (((\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT1\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\);

-- Location: LCCOMB_X22_Y18_N10
\ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:0:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\);

-- Location: LCCOMB_X22_Y18_N16
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\ & ((\OPP~combout\(0)) # (\ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\,
	datad => \ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\);

-- Location: LCCOMB_X23_Y18_N10
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\ $ 
-- (((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\) # (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\,
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\);

-- Location: LCCOMB_X22_Y18_N0
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(1))) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \OPP~combout\(1),
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~2_combout\);

-- Location: LCFF_X22_Y18_N1
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y18_N6
\ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:1:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\);

-- Location: LCCOMB_X23_Y18_N26
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\ & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\) # ((\ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\) # 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\)))) # (!\ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\ & (\ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\ & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\) # (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\,
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y18_N20
\ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT2\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\);

-- Location: LCCOMB_X23_Y18_N0
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(2))) # (!\OPP~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \OPP~combout\(2),
	datad => \OPP~combout\(0),
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~2_combout\);

-- Location: LCFF_X23_Y18_N1
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y18_N30
\ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\);

-- Location: LCCOMB_X23_Y18_N28
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\,
	datad => \ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y18_N4
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~0_combout\ & 
-- ((\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~0_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~0_combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~1_combout\);

-- Location: LCCOMB_X23_Y18_N6
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~2_combout\);

-- Location: LCFF_X23_Y18_N7
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux29~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(2));

-- Location: LCFF_X27_Y17_N11
\reg3|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:2:stage_i|q~feeder_combout\,
	sdata => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(2),
	sclr => \rst~combout\,
	sload => \ALT_INV_OPP~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y15_N8
\reg3|N_dffs:3:stage_i|q~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~25_combout\ = (\OPP~combout\(3) & ((\reg3|N_dffs:2:stage_i|q~6_combout\) # ((\FPU_SW_8~combout\) # (!\reg3|N_dffs:2:stage_i|q~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~11_combout\,
	datac => \OPP~combout\(3),
	datad => \FPU_SW_8~combout\,
	combout => \reg3|N_dffs:3:stage_i|q~25_combout\);

-- Location: LCCOMB_X26_Y15_N10
\reg3|N_dffs:3:stage_i|q~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~32_combout\ = (\OPP~combout\(3) & (\reg3|N_dffs:2:stage_i|q~11_combout\ & ((\OPP~combout\(1)) # (\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(3),
	datab => \reg3|N_dffs:2:stage_i|q~11_combout\,
	datac => \OPP~combout\(1),
	datad => \OPP~combout\(2),
	combout => \reg3|N_dffs:3:stage_i|q~32_combout\);

-- Location: LCCOMB_X26_Y17_N18
\reg3|N_dffs:3:stage_i|q~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~26_combout\ = (\reg3|N_dffs:3:stage_i|q~32_combout\ & ((\reg3|N_dffs:3:stage_i|q~25_combout\) # (!\OPP~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datac => \reg3|N_dffs:3:stage_i|q~25_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~32_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~26_combout\);

-- Location: LCCOMB_X30_Y15_N8
\ALU_op|FPUUnit|mul_component|Mux6~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~60_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~60_combout\);

-- Location: LCCOMB_X30_Y15_N14
\ALU_op|FPUUnit|mul_component|Mux6~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~61_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~29_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~29_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~60_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~61_combout\);

-- Location: LCCOMB_X29_Y15_N10
\ALU_op|FPUUnit|mul_component|Mux6~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~69_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~69_combout\);

-- Location: LCCOMB_X29_Y15_N24
\ALU_op|FPUUnit|mul_component|Mux6~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~70_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~44_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~44_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~69_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~70_combout\);

-- Location: LCCOMB_X30_Y15_N26
\ALU_op|FPUUnit|mul_component|Mux6~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~71_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~61_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~61_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~70_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~71_combout\);

-- Location: LCCOMB_X30_Y15_N16
\reg3|N_dffs:3:stage_i|q~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~20_combout\ = (\reg3|N_dffs:2:stage_i|q~14_combout\ & (\reg3|N_dffs:2:stage_i|q~8_combout\)) # (!\reg3|N_dffs:2:stage_i|q~14_combout\ & ((\reg3|N_dffs:2:stage_i|q~8_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\)) # (!\reg3|N_dffs:2:stage_i|q~8_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~14_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~8_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~71_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~20_combout\);

-- Location: LCCOMB_X30_Y15_N2
\reg3|N_dffs:3:stage_i|q~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~21_combout\ = (\reg3|N_dffs:2:stage_i|q~14_combout\ & ((\reg3|N_dffs:3:stage_i|q~20_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\)) # (!\reg3|N_dffs:3:stage_i|q~20_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~15_combout\))))) # (!\reg3|N_dffs:2:stage_i|q~14_combout\ & (((\reg3|N_dffs:3:stage_i|q~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~14_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datac => \reg3|N_dffs:3:stage_i|q~20_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~15_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~21_combout\);

-- Location: LCCOMB_X27_Y20_N2
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\ & !\ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6_combout\);

-- Location: LCCOMB_X27_Y20_N14
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~36_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~47_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~48_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~47_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~36_combout\);

-- Location: LCCOMB_X27_Y20_N28
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~22_combout\ = (!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~45_combout\))) # (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~46_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~45_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~22_combout\);

-- Location: LCCOMB_X27_Y20_N12
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~47_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~46_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6_combout\) # ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~22_combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~46_combout\ & (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~46_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~36_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~22_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~47_combout\);

-- Location: LCCOMB_X27_Y19_N12
\reg3|N_dffs:3:stage_i|q~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~33_combout\ = (\OPP~combout\(1) & (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(1),
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~47_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~33_combout\);

-- Location: LCCOMB_X27_Y19_N22
\reg3|N_dffs:3:stage_i|q~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~22_combout\ = (\reg3|N_dffs:2:stage_i|q~16_combout\ & (\reg3|N_dffs:2:stage_i|q~15_combout\ & (\reg3|N_dffs:3:stage_i|q~21_combout\))) # (!\reg3|N_dffs:2:stage_i|q~16_combout\ & (((\reg3|N_dffs:3:stage_i|q~33_combout\)) # 
-- (!\reg3|N_dffs:2:stage_i|q~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~16_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~15_combout\,
	datac => \reg3|N_dffs:3:stage_i|q~21_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~33_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~22_combout\);

-- Location: LCCOMB_X26_Y17_N26
\reg3|N_dffs:3:stage_i|q~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~23_combout\ = (\reg3|N_dffs:2:stage_i|q~13_combout\ & ((\reg3|N_dffs:3:stage_i|q~22_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~68_combout\)) # (!\reg3|N_dffs:3:stage_i|q~22_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~59_combout\))))) # (!\reg3|N_dffs:2:stage_i|q~13_combout\ & (((\reg3|N_dffs:3:stage_i|q~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~68_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~59_combout\,
	datac => \reg3|N_dffs:2:stage_i|q~13_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~22_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~23_combout\);

-- Location: LCCOMB_X26_Y17_N20
\reg3|N_dffs:3:stage_i|q~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~24_combout\ = (!\OPP~combout\(0) & \reg3|N_dffs:3:stage_i|q~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(0),
	datad => \reg3|N_dffs:3:stage_i|q~23_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~24_combout\);

-- Location: LCCOMB_X26_Y18_N30
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\)))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\)) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT3\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT3\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~0_combout\);

-- Location: LCCOMB_X25_Y18_N8
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~0_combout\ & 
-- (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~0_combout\ & ((\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\))))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & 
-- (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datac => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~0_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~1_combout\);

-- Location: LCCOMB_X26_Y18_N6
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~2_combout\);

-- Location: LCFF_X26_Y18_N7
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux28~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(3));

-- Location: LCCOMB_X27_Y17_N24
\reg3|N_dffs:2:stage_i|q~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:2:stage_i|q~19_combout\ = (!\OPP~combout\(2) & (!\OPP~combout\(1) & ((\OPP~combout\(0)) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(2),
	datac => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \OPP~combout\(1),
	combout => \reg3|N_dffs:2:stage_i|q~19_combout\);

-- Location: LCCOMB_X27_Y16_N18
\ALU_op|FPUUnit|mul_component|Mux6~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~75_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~56_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~74_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~56_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~75_combout\);

-- Location: LCCOMB_X26_Y17_N24
\reg3|N_dffs:3:stage_i|q~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~27_combout\ = (\reg3|N_dffs:2:stage_i|q~7_combout\ & ((\reg3|N_dffs:2:stage_i|q~19_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[2]~46_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~7_combout\ & 
-- (!\reg3|N_dffs:2:stage_i|q~19_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~7_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~19_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~75_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[2]~46_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~27_combout\);

-- Location: LCCOMB_X18_Y17_N24
\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[7]~27_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[7]~27_combout\);

-- Location: LCCOMB_X18_Y17_N6
\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[6]~3_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[7]~27_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[5]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[7]~27_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[5]~24_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[6]~3_combout\);

-- Location: LCCOMB_X18_Y17_N28
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~24_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[6]~3_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[4]~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[6]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~24_combout\);

-- Location: LCCOMB_X18_Y17_N26
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~25_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~24_combout\))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~24_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~25_combout\);

-- Location: LCCOMB_X18_Y17_N4
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[4]~40_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~25_combout\)))) # 
-- (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~34_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~25_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[4]~40_combout\);

-- Location: LCCOMB_X26_Y17_N10
\reg3|N_dffs:3:stage_i|q~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~28_combout\ = (\reg3|N_dffs:2:stage_i|q~19_combout\ & ((\reg3|N_dffs:3:stage_i|q~27_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[4]~40_combout\))) # (!\reg3|N_dffs:3:stage_i|q~27_combout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~36_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~19_combout\ & (((\reg3|N_dffs:3:stage_i|q~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[3]~36_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~19_combout\,
	datac => \reg3|N_dffs:3:stage_i|q~27_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[4]~40_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~28_combout\);

-- Location: LCCOMB_X26_Y17_N28
\reg3|N_dffs:3:stage_i|q~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~29_combout\ = (\reg3|N_dffs:3:stage_i|q~32_combout\ & (\reg3|N_dffs:3:stage_i|q~25_combout\)) # (!\reg3|N_dffs:3:stage_i|q~32_combout\ & ((\reg3|N_dffs:3:stage_i|q~25_combout\ & ((\reg3|N_dffs:3:stage_i|q~28_combout\))) # 
-- (!\reg3|N_dffs:3:stage_i|q~25_combout\ & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~32_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~25_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(3),
	datad => \reg3|N_dffs:3:stage_i|q~28_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~29_combout\);

-- Location: LCCOMB_X26_Y17_N8
\reg3|N_dffs:3:stage_i|q~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~30_combout\ = (\reg3|N_dffs:3:stage_i|q~26_combout\ & ((\reg3|N_dffs:3:stage_i|q~29_combout\ & ((\reg3|N_dffs:3:stage_i|q~24_combout\))) # (!\reg3|N_dffs:3:stage_i|q~29_combout\ & (\reg3|N_dffs:3:stage_i|q~19_combout\)))) # 
-- (!\reg3|N_dffs:3:stage_i|q~26_combout\ & (((\reg3|N_dffs:3:stage_i|q~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~19_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~26_combout\,
	datac => \reg3|N_dffs:3:stage_i|q~24_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~29_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~30_combout\);

-- Location: LCFF_X26_Y17_N9
\reg3|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:3:stage_i|q~30_combout\,
	sclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X31_Y15_N20
\ALU_op|FPUUnit|mul_component|Mux6~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~67_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~67_combout\);

-- Location: LCCOMB_X27_Y15_N22
\ALU_op|FPUUnit|mul_component|Mux6~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~68_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~42_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~67_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~42_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~68_combout\);

-- Location: LCCOMB_X23_Y20_N14
\ALU_op|FPUUnit|add_component|stage_5|Y[3]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\) # ((\ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\);

-- Location: LCCOMB_X24_Y20_N2
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\) # ((\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & 
-- ((!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56_combout\);

-- Location: LCCOMB_X25_Y19_N24
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[21]~11_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & (((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[21]~11_combout\);

-- Location: LCCOMB_X24_Y20_N16
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~48_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[21]~11_combout\ & 
-- ((!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6_combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~30_combout\) # (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~6_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[21]~11_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~30_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~48_combout\);

-- Location: LCCOMB_X25_Y20_N18
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~49_combout\ = (!\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~49_combout\);

-- Location: LCCOMB_X24_Y20_N22
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~18_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\ & (((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~49_combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~38_combout\) # ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~38_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~39_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~49_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~18_combout\);

-- Location: LCCOMB_X24_Y20_N8
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~49_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~48_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~18_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~48_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[19]~9_combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56_combout\ & (((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[19]~9_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~56_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~48_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~18_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~49_combout\);

-- Location: LCCOMB_X25_Y17_N20
\reg3|N_dffs:4:stage_i|q~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~21_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (\OPP~combout\(1) & \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \OPP~combout\(1),
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~49_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~21_combout\);

-- Location: LCCOMB_X30_Y15_N18
\reg3|N_dffs:4:stage_i|q~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~12_combout\ = (\reg3|N_dffs:2:stage_i|q~8_combout\ & (((\reg3|N_dffs:2:stage_i|q~14_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~8_combout\ & ((\reg3|N_dffs:2:stage_i|q~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~18_combout\))) # (!\reg3|N_dffs:2:stage_i|q~14_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~83_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~8_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~18_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~14_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~12_combout\);

-- Location: LCCOMB_X30_Y15_N4
\reg3|N_dffs:4:stage_i|q~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~13_combout\ = (\reg3|N_dffs:2:stage_i|q~8_combout\ & ((\reg3|N_dffs:4:stage_i|q~12_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\)) # (!\reg3|N_dffs:4:stage_i|q~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\))))) # (!\reg3|N_dffs:2:stage_i|q~8_combout\ & (((\reg3|N_dffs:4:stage_i|q~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~8_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	datad => \reg3|N_dffs:4:stage_i|q~12_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~13_combout\);

-- Location: LCCOMB_X25_Y17_N18
\reg3|N_dffs:4:stage_i|q~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~14_combout\ = (\reg3|N_dffs:2:stage_i|q~15_combout\ & ((\reg3|N_dffs:2:stage_i|q~16_combout\ & ((\reg3|N_dffs:4:stage_i|q~13_combout\))) # (!\reg3|N_dffs:2:stage_i|q~16_combout\ & (\reg3|N_dffs:4:stage_i|q~21_combout\)))) # 
-- (!\reg3|N_dffs:2:stage_i|q~15_combout\ & (!\reg3|N_dffs:2:stage_i|q~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~15_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~16_combout\,
	datac => \reg3|N_dffs:4:stage_i|q~21_combout\,
	datad => \reg3|N_dffs:4:stage_i|q~13_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~14_combout\);

-- Location: LCCOMB_X25_Y17_N0
\reg3|N_dffs:4:stage_i|q~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~15_combout\ = (\reg3|N_dffs:2:stage_i|q~13_combout\ & ((\reg3|N_dffs:4:stage_i|q~14_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~80_combout\)) # (!\reg3|N_dffs:4:stage_i|q~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~68_combout\))))) # (!\reg3|N_dffs:2:stage_i|q~13_combout\ & (((\reg3|N_dffs:4:stage_i|q~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~80_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~13_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~68_combout\,
	datad => \reg3|N_dffs:4:stage_i|q~14_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~15_combout\);

-- Location: LCCOMB_X25_Y17_N30
\reg3|N_dffs:4:stage_i|q~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~16_combout\ = (!\OPP~combout\(0) & \reg3|N_dffs:4:stage_i|q~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \OPP~combout\(0),
	datad => \reg3|N_dffs:4:stage_i|q~15_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~16_combout\);

-- Location: LCCOMB_X25_Y18_N2
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(2)) # (!\OPP~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~2_combout\);

-- Location: LCFF_X25_Y18_N3
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y18_N24
\ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\);

-- Location: LCCOMB_X25_Y18_N26
\ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\);

-- Location: LCCOMB_X26_Y18_N24
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\ $ 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y18_N22
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\)))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (\reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\)) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT4\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~0_combout\);

-- Location: LCCOMB_X26_Y18_N0
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~0_combout\ & 
-- (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~0_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\))))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~0_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~1_combout\);

-- Location: LCCOMB_X26_Y18_N16
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~2_combout\);

-- Location: LCFF_X26_Y18_N17
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux27~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(4));

-- Location: LCCOMB_X30_Y14_N2
\ALU_op|FPUUnit|mul_component|Mux6~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~84_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~84_combout\);

-- Location: LCCOMB_X30_Y14_N4
\ALU_op|FPUUnit|mul_component|Mux6~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~85_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~55_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~84_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~55_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~85_combout\);

-- Location: LCCOMB_X29_Y15_N8
\ALU_op|FPUUnit|mul_component|Mux6~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~73_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~73_combout\);

-- Location: LCCOMB_X29_Y15_N30
\ALU_op|FPUUnit|mul_component|Mux6~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~72_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~72_combout\);

-- Location: LCCOMB_X29_Y15_N26
\ALU_op|FPUUnit|mul_component|Mux6~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~74_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~72_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & \ALU_op|FPUUnit|mul_component|Mux6~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~73_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~72_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~74_combout\);

-- Location: LCCOMB_X27_Y16_N16
\ALU_op|FPUUnit|mul_component|Mux6~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~86_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~74_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~85_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~74_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~86_combout\);

-- Location: LCCOMB_X26_Y17_N30
\reg3|N_dffs:4:stage_i|q~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~17_combout\ = (\reg3|N_dffs:2:stage_i|q~7_combout\ & (\reg3|N_dffs:2:stage_i|q~19_combout\)) # (!\reg3|N_dffs:2:stage_i|q~7_combout\ & ((\reg3|N_dffs:2:stage_i|q~19_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~34_combout\))) # (!\reg3|N_dffs:2:stage_i|q~19_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~7_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~19_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~86_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[4]~34_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~17_combout\);

-- Location: LCCOMB_X19_Y17_N0
\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~11_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~12_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[9]~8_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~11_combout\);

-- Location: LCCOMB_X19_Y17_N22
\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~12_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~11_combout\))) # (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~12_combout\);

-- Location: LCCOMB_X19_Y17_N10
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~10_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~12_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[8]~9_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~10_combout\);

-- Location: LCCOMB_X19_Y17_N12
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~11_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~11_combout\);

-- Location: LCCOMB_X19_Y17_N30
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~19_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~11_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[7]~4_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~19_combout\);

-- Location: LCCOMB_X19_Y17_N20
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~20_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~5_combout\,
	datac => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~19_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~20_combout\);

-- Location: LCCOMB_X20_Y19_N30
\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~28_combout\ = (\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\)) # (!\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[7]~11_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:26:stage_i|Aout[7]~11_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~28_combout\);

-- Location: LCCOMB_X20_Y17_N30
\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~29_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~28_combout\))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~20_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~28_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~29_combout\);

-- Location: LCCOMB_X20_Y17_N12
\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[7]~4_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~29_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[6]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[6]~21_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~29_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[7]~4_combout\);

-- Location: LCCOMB_X20_Y17_N26
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~26_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[7]~4_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[5]~2_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[7]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~26_combout\);

-- Location: LCCOMB_X20_Y17_N0
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~25_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~26_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~25_combout\);

-- Location: LCCOMB_X20_Y17_N18
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~26_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~25_combout\))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~25_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~26_combout\);

-- Location: LCCOMB_X26_Y17_N0
\reg3|N_dffs:4:stage_i|q~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~18_combout\ = (\reg3|N_dffs:2:stage_i|q~7_combout\ & ((\reg3|N_dffs:4:stage_i|q~17_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~26_combout\))) # (!\reg3|N_dffs:4:stage_i|q~17_combout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~47_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~7_combout\ & (\reg3|N_dffs:4:stage_i|q~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~7_combout\,
	datab => \reg3|N_dffs:4:stage_i|q~17_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~47_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~26_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~18_combout\);

-- Location: LCCOMB_X26_Y17_N2
\reg3|N_dffs:4:stage_i|q~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~19_combout\ = (\reg3|N_dffs:3:stage_i|q~32_combout\ & (\reg3|N_dffs:3:stage_i|q~25_combout\)) # (!\reg3|N_dffs:3:stage_i|q~32_combout\ & ((\reg3|N_dffs:3:stage_i|q~25_combout\ & ((\reg3|N_dffs:4:stage_i|q~18_combout\))) # 
-- (!\reg3|N_dffs:3:stage_i|q~25_combout\ & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~32_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~25_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(4),
	datad => \reg3|N_dffs:4:stage_i|q~18_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~19_combout\);

-- Location: LCCOMB_X26_Y17_N22
\reg3|N_dffs:4:stage_i|q~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:4:stage_i|q~20_combout\ = (\reg3|N_dffs:3:stage_i|q~26_combout\ & ((\reg3|N_dffs:4:stage_i|q~19_combout\ & ((\reg3|N_dffs:4:stage_i|q~16_combout\))) # (!\reg3|N_dffs:4:stage_i|q~19_combout\ & (\reg3|N_dffs:4:stage_i|q~11_combout\)))) # 
-- (!\reg3|N_dffs:3:stage_i|q~26_combout\ & (((\reg3|N_dffs:4:stage_i|q~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:4:stage_i|q~11_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~26_combout\,
	datac => \reg3|N_dffs:4:stage_i|q~16_combout\,
	datad => \reg3|N_dffs:4:stage_i|q~19_combout\,
	combout => \reg3|N_dffs:4:stage_i|q~20_combout\);

-- Location: LCFF_X26_Y17_N23
\reg3|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:4:stage_i|q~20_combout\,
	sclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X30_Y16_N28
\reg3|N_dffs:3:stage_i|q~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~12_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~24_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~12_combout\);

-- Location: LCCOMB_X30_Y17_N24
\ALU_op|FPUUnit|mul_component|Mux6~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~87_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~37_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~37_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~32_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~87_combout\);

-- Location: LCCOMB_X29_Y16_N28
\reg3|N_dffs:5:stage_i|q~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~8_combout\ = (\reg3|N_dffs:3:stage_i|q~13_combout\ & ((\reg3|N_dffs:3:stage_i|q~12_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(6))))) # (!\reg3|N_dffs:3:stage_i|q~13_combout\ & 
-- (!\reg3|N_dffs:3:stage_i|q~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~13_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~87_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(6),
	combout => \reg3|N_dffs:5:stage_i|q~8_combout\);

-- Location: LCCOMB_X29_Y16_N30
\reg3|N_dffs:5:stage_i|q~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~9_combout\ = (\reg3|N_dffs:3:stage_i|q~12_combout\ & ((\reg3|N_dffs:5:stage_i|q~8_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\)) # (!\reg3|N_dffs:5:stage_i|q~8_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~36_combout\))))) # (!\reg3|N_dffs:3:stage_i|q~12_combout\ & (((\reg3|N_dffs:5:stage_i|q~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~36_combout\,
	datad => \reg3|N_dffs:5:stage_i|q~8_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~9_combout\);

-- Location: LCCOMB_X29_Y16_N8
\reg3|N_dffs:3:stage_i|q~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~17_combout\ = (\reg3|N_dffs:3:stage_i|q~16_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & !\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\)))) # (!\reg3|N_dffs:3:stage_i|q~16_combout\ & 
-- (\OPP~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~16_combout\,
	datab => \OPP~combout\(2),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~17_combout\);

-- Location: LCCOMB_X30_Y17_N10
\ALU_op|FPUUnit|mul_component|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~4_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(16)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(16),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~4_combout\);

-- Location: LCCOMB_X30_Y16_N14
\ALU_op|FPUUnit|mul_component|Mux6~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~77_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~4_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~18_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~4_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~77_combout\);

-- Location: LCCOMB_X30_Y16_N2
\ALU_op|FPUUnit|mul_component|Mux6~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~88_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~33_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~39_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~33_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~88_combout\);

-- Location: LCCOMB_X30_Y16_N4
\ALU_op|FPUUnit|mul_component|Mux6~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~89_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~77_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~77_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~88_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~89_combout\);

-- Location: LCCOMB_X29_Y16_N4
\reg3|N_dffs:5:stage_i|q~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~10_combout\ = (\reg3|N_dffs:3:stage_i|q~31_combout\ & (\reg3|N_dffs:3:stage_i|q~17_combout\ & \ALU_op|FPUUnit|mul_component|Mux6~89_combout\)) # (!\reg3|N_dffs:3:stage_i|q~31_combout\ & (!\reg3|N_dffs:3:stage_i|q~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~31_combout\,
	datac => \reg3|N_dffs:3:stage_i|q~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~89_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~10_combout\);

-- Location: LCCOMB_X29_Y16_N10
\reg3|N_dffs:3:stage_i|q~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~16_combout\ = (\OPP~combout\(2) & (!\OPP~combout\(1) & !\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(2),
	datac => \OPP~combout\(1),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~16_combout\);

-- Location: LCCOMB_X29_Y16_N26
\reg3|N_dffs:5:stage_i|q~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~11_combout\ = (\reg3|N_dffs:5:stage_i|q~10_combout\ & (((\reg3|N_dffs:5:stage_i|q~9_combout\) # (!\reg3|N_dffs:3:stage_i|q~16_combout\)))) # (!\reg3|N_dffs:5:stage_i|q~10_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~76_combout\ 
-- & ((\reg3|N_dffs:3:stage_i|q~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~76_combout\,
	datab => \reg3|N_dffs:5:stage_i|q~9_combout\,
	datac => \reg3|N_dffs:5:stage_i|q~10_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~16_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~11_combout\);

-- Location: LCCOMB_X26_Y18_N2
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\) # 
-- ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT5\ & 
-- !\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT5\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~0_combout\);

-- Location: LCCOMB_X25_Y18_N4
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~0_combout\ & 
-- (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~0_combout\ & ((\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\))))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & 
-- (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datac => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~0_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~1_combout\);

-- Location: LCCOMB_X26_Y18_N14
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~2_combout\);

-- Location: LCFF_X26_Y18_N15
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux26~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(5));

-- Location: LCCOMB_X29_Y15_N2
\ALU_op|FPUUnit|mul_component|Mux6~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~94_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~73_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~73_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~25_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~94_combout\);

-- Location: LCCOMB_X27_Y16_N10
\ALU_op|FPUUnit|mul_component|Mux6~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~95_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~85_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~85_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~94_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~95_combout\);

-- Location: LCCOMB_X26_Y17_N16
\reg3|N_dffs:5:stage_i|q~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~17_combout\ = (\reg3|N_dffs:2:stage_i|q~7_combout\ & ((\reg3|N_dffs:2:stage_i|q~19_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[4]~40_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~7_combout\ & 
-- (!\reg3|N_dffs:2:stage_i|q~19_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~7_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~19_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~95_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[4]~40_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~17_combout\);

-- Location: LCCOMB_X18_Y20_N30
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~21_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~12_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[8]~7_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~21_combout\);

-- Location: LCCOMB_X18_Y20_N4
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~22_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~21_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~22_combout\);

-- Location: LCCOMB_X18_Y17_N30
\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~25_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~25_combout\);

-- Location: LCCOMB_X18_Y17_N20
\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~22_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~25_combout\)))) 
-- # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~22_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~25_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~22_combout\);

-- Location: LCCOMB_X18_Y17_N14
\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[8]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[8]~5_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~22_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[7]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~22_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[7]~27_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[8]~5_combout\);

-- Location: LCCOMB_X18_Y17_N0
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~27_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[8]~5_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[6]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[8]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[6]~3_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~27_combout\);

-- Location: LCCOMB_X18_Y17_N8
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~32_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~27_combout\)))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~2_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~2_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~27_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~32_combout\);

-- Location: LCCOMB_X18_Y17_N18
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~27_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~32_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~32_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[5]~25_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~27_combout\);

-- Location: LCCOMB_X18_Y17_N12
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~28_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~27_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~28_combout\);

-- Location: LCCOMB_X26_Y17_N6
\reg3|N_dffs:5:stage_i|q~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~18_combout\ = (\reg3|N_dffs:2:stage_i|q~19_combout\ & ((\reg3|N_dffs:5:stage_i|q~17_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~28_combout\))) # (!\reg3|N_dffs:5:stage_i|q~17_combout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\)))) # (!\reg3|N_dffs:2:stage_i|q~19_combout\ & (((\reg3|N_dffs:5:stage_i|q~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[5]~37_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~19_combout\,
	datac => \reg3|N_dffs:5:stage_i|q~17_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~28_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~18_combout\);

-- Location: LCCOMB_X26_Y17_N12
\reg3|N_dffs:5:stage_i|q~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~19_combout\ = (\reg3|N_dffs:3:stage_i|q~32_combout\ & (((\reg3|N_dffs:3:stage_i|q~25_combout\)))) # (!\reg3|N_dffs:3:stage_i|q~32_combout\ & ((\reg3|N_dffs:3:stage_i|q~25_combout\ & ((\reg3|N_dffs:5:stage_i|q~18_combout\))) # 
-- (!\reg3|N_dffs:3:stage_i|q~25_combout\ & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~32_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(5),
	datac => \reg3|N_dffs:3:stage_i|q~25_combout\,
	datad => \reg3|N_dffs:5:stage_i|q~18_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~19_combout\);

-- Location: LCCOMB_X26_Y17_N4
\reg3|N_dffs:5:stage_i|q~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:5:stage_i|q~20_combout\ = (\reg3|N_dffs:3:stage_i|q~26_combout\ & ((\reg3|N_dffs:5:stage_i|q~19_combout\ & (\reg3|N_dffs:5:stage_i|q~16_combout\)) # (!\reg3|N_dffs:5:stage_i|q~19_combout\ & ((\reg3|N_dffs:5:stage_i|q~11_combout\))))) # 
-- (!\reg3|N_dffs:3:stage_i|q~26_combout\ & (((\reg3|N_dffs:5:stage_i|q~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:5:stage_i|q~16_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~26_combout\,
	datac => \reg3|N_dffs:5:stage_i|q~11_combout\,
	datad => \reg3|N_dffs:5:stage_i|q~19_combout\,
	combout => \reg3|N_dffs:5:stage_i|q~20_combout\);

-- Location: LCFF_X26_Y17_N5
\reg3|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:5:stage_i|q~20_combout\,
	sclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y20_N10
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~15_combout\ = (\OPP~combout\(0) & ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\)) # (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ 
-- & ((\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[8]~10_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~15_combout\);

-- Location: LCCOMB_X19_Y17_N26
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~12_combout\ = (!\OPP~combout\(0) & \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~12_combout\);

-- Location: LCCOMB_X19_Y17_N24
\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~13_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~10_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~15_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~10_combout\,
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~15_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~13_combout\);

-- Location: LCCOMB_X19_Y17_N18
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~23_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~13_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~13_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[9]~11_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~23_combout\);

-- Location: LCCOMB_X19_Y17_N16
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~24_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~23_combout\) # ((!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[10]~2_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~23_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~24_combout\);

-- Location: LCCOMB_X19_Y17_N6
\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[10]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[10]~26_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~24_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[10]~26_combout\);

-- Location: LCCOMB_X20_Y17_N4
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~38_combout\ = (\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[10]~26_combout\)))) # (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[10]~26_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[7]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~38_combout\);

-- Location: LCCOMB_X20_Y17_N8
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~28_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~38_combout\)) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~38_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~20_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~28_combout\);

-- Location: LCCOMB_X20_Y17_N2
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~29_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\) # ((\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\,
	datac => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~26_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~29_combout\);

-- Location: LCCOMB_X20_Y17_N24
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~29_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~28_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~28_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[6]~29_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~29_combout\);

-- Location: LCCOMB_X21_Y17_N12
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~24_combout\ = (\OPP~combout\(0) & \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \OPP~combout\(0),
	datad => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~24_combout\);

-- Location: LCCOMB_X20_Y17_N10
\ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~10_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~24_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:25:stage_i|Aout[6]~3_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~29_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[0]~24_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~10_combout\);

-- Location: LCCOMB_X20_Y17_N16
\ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~11_combout\ = (\ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~10_combout\) # ((\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~26_combout\ & !\OPP~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~26_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~10_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~11_combout\);

-- Location: LCCOMB_X29_Y17_N16
\ALU_op|FPUUnit|mul_component|Mux6~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~52_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12),
	combout => \ALU_op|FPUUnit|mul_component|Mux6~52_combout\);

-- Location: LCCOMB_X30_Y17_N26
\ALU_op|FPUUnit|mul_component|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux15~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~52_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~52_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~47_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux15~0_combout\);

-- Location: LCCOMB_X30_Y17_N16
\ALU_op|FPUUnit|mul_component|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux16~0_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~87_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux15~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~87_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux15~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux16~0_combout\);

-- Location: LCCOMB_X30_Y14_N22
\ALU_op|FPUUnit|mul_component|Mux6~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~101_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~84_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~28_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~84_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~101_combout\);

-- Location: LCCOMB_X27_Y16_N30
\ALU_op|FPUUnit|mul_component|Mux6~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~102_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~94_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~101_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~94_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~102_combout\);

-- Location: LCCOMB_X30_Y15_N28
\ALU_op|FPUUnit|mul_component|Mux6~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~81_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~81_combout\);

-- Location: LCCOMB_X27_Y15_N8
\ALU_op|FPUUnit|mul_component|Mux6~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~99_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~81_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~10_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~81_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~99_combout\);

-- Location: LCCOMB_X29_Y15_N0
\ALU_op|FPUUnit|mul_component|Mux6~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~92_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~69_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~7_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~69_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~92_combout\);

-- Location: LCCOMB_X27_Y15_N2
\ALU_op|FPUUnit|mul_component|Mux6~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~100_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~92_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~99_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~92_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~100_combout\);

-- Location: LCCOMB_X30_Y14_N26
\ALU_op|FPUUnit|mul_component|Mux6~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~96_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~96_combout\);

-- Location: LCCOMB_X30_Y14_N24
\ALU_op|FPUUnit|mul_component|Mux6~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~97_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~96_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux6~48_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~48_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~96_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~97_combout\);

-- Location: LCCOMB_X30_Y16_N22
\ALU_op|FPUUnit|mul_component|Mux6~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~98_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~88_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~97_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~88_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~98_combout\);

-- Location: LCCOMB_X27_Y16_N24
\ALU_op|FPUUnit|selector|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux25~0_combout\ = (\FPU_SW_8~combout\ & (((\ALU_op|FPUUnit|mul_component|Mux6~100_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\))) # (!\FPU_SW_8~combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~100_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~98_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux25~0_combout\);

-- Location: LCCOMB_X31_Y15_N24
\ALU_op|FPUUnit|mul_component|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux0~1_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux0~1_combout\);

-- Location: LCCOMB_X31_Y15_N18
\ALU_op|FPUUnit|mul_component|Mux6~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~90_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\) # 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~90_combout\);

-- Location: LCCOMB_X31_Y15_N12
\ALU_op|FPUUnit|mul_component|Mux6~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~91_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~90_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux6~67_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~90_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~67_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~91_combout\);

-- Location: LCCOMB_X31_Y15_N22
\ALU_op|FPUUnit|mul_component|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux0~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux6~91_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux0~0_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux0~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux0~1_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~91_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux0~2_combout\);

-- Location: LCCOMB_X27_Y16_N12
\ALU_op|FPUUnit|selector|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux25~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & ((\ALU_op|FPUUnit|selector|Mux25~0_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux0~2_combout\))) # (!\ALU_op|FPUUnit|selector|Mux25~0_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~102_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~102_combout\ & (\ALU_op|FPUUnit|selector|Mux25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~102_combout\,
	datac => \ALU_op|FPUUnit|selector|Mux25~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux0~2_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux25~1_combout\);

-- Location: LCCOMB_X27_Y16_N22
\ALU_op|FPUUnit|selector|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux25~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & (\ALU_op|FPUUnit|selector|Mux25~0_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & ((\ALU_op|FPUUnit|selector|Mux25~1_combout\) # 
-- ((!\ALU_op|FPUUnit|selector|Mux25~0_combout\ & \ALU_op|FPUUnit|mul_component|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|selector|Mux25~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux16~0_combout\,
	datad => \ALU_op|FPUUnit|selector|Mux25~1_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux25~2_combout\);

-- Location: LCCOMB_X25_Y19_N30
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\) # 
-- ((\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\ & !\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (((!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64_combout\);

-- Location: LCCOMB_X26_Y19_N30
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\) # ((\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\);

-- Location: LCCOMB_X25_Y19_N20
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~52_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64_combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[21]~11_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\ & (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit0|Aout[21]~11_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~57_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~52_combout\);

-- Location: LCCOMB_X24_Y19_N6
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~53_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~52_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~35_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~52_combout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64_combout\ & (((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~64_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~35_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~52_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~53_combout\);

-- Location: LCCOMB_X23_Y20_N28
\ALU_op|FPUUnit|selector|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux25~3_combout\ = (\FPU_SW_8~combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\ & (\reg4|N_dffs:6:stage_i|q~17_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:6:stage_i|q~17_combout\,
	datab => \FPU_SW_8~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~53_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux25~3_combout\);

-- Location: LCCOMB_X22_Y20_N4
\ALU_op|FPUUnit|selector|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux25~4_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & \ALU_op|FPUUnit|selector|Mux25~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datad => \ALU_op|FPUUnit|selector|Mux25~3_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux25~4_combout\);

-- Location: LCCOMB_X21_Y20_N6
\ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~9_combout\ = (\ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~2_combout\ & ((\OPP~combout\(2) & (\ALU_op|FPUUnit|selector|Mux25~2_combout\)) # (!\OPP~combout\(2) & ((\ALU_op|FPUUnit|selector|Mux25~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~2_combout\,
	datab => \OPP~combout\(2),
	datac => \ALU_op|FPUUnit|selector|Mux25~2_combout\,
	datad => \ALU_op|FPUUnit|selector|Mux25~4_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~9_combout\);

-- Location: LCCOMB_X20_Y17_N6
\ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~19_combout\ = (\ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~9_combout\) # ((!\OPP~combout\(1) & (!\OPP~combout\(2) & \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(2),
	datac => \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~11_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~9_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~19_combout\);

-- Location: LCCOMB_X20_Y17_N20
\reg3|N_dffs:6:stage_i|q~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:6:stage_i|q~feeder_combout\ = \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU_op|OutputSelector|MUX_LO_prepare|Y[6]~19_combout\,
	combout => \reg3|N_dffs:6:stage_i|q~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N10
\ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT6\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\);

-- Location: LCCOMB_X24_Y21_N16
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(2)) # (!\OPP~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~2_combout\);

-- Location: LCFF_X24_Y21_N17
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y21_N30
\ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\);

-- Location: LCCOMB_X24_Y21_N22
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\ $ 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y18_N28
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # 
-- (\reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT6\ & 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datad => \reg1|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~0_combout\);

-- Location: LCCOMB_X26_Y18_N10
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~0_combout\ & 
-- (\reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~0_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\))))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:6:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~0_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~1_combout\);

-- Location: LCCOMB_X26_Y18_N20
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~2_combout\);

-- Location: LCFF_X26_Y18_N21
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux25~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(6));

-- Location: LCFF_X20_Y17_N21
\reg3|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:6:stage_i|q~feeder_combout\,
	sdata => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(6),
	sclr => \rst~combout\,
	sload => \ALT_INV_OPP~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y20_N16
\ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~2_combout\ = (!\OPP~combout\(0) & (\OPP~combout\(2) $ (\OPP~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(2),
	datac => \OPP~combout\(0),
	datad => \OPP~combout\(1),
	combout => \ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~2_combout\);

-- Location: LCCOMB_X27_Y14_N4
\ALU_op|FPUUnit|mul_component|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux7~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~101_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~101_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~27_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y14_N14
\ALU_op|FPUUnit|mul_component|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux15~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~97_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~16_combout\))))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~97_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux15~1_combout\);

-- Location: LCCOMB_X27_Y14_N28
\ALU_op|FPUUnit|mul_component|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux15~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux15~1_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux15~1_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux15~0_combout\))) # (!\ALU_op|FPUUnit|mul_component|Mux15~1_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux15~1_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux15~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux15~2_combout\);

-- Location: LCCOMB_X27_Y14_N10
\ALU_op|FPUUnit|mul_component|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux15~3_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux15~2_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & (\ALU_op|FPUUnit|mul_component|Mux7~0_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux7~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux15~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux15~3_combout\);

-- Location: LCCOMB_X27_Y14_N0
\ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~12_combout\ = (\FPU_SW_8~combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\ $ ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\)))) 
-- # (!\FPU_SW_8~combout\ & (((\ALU_op|FPUUnit|mul_component|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux15~3_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~12_combout\);

-- Location: LCCOMB_X23_Y19_N0
\ALU_op|FPUUnit|add_component|stage_1|Y[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\);

-- Location: LCCOMB_X23_Y19_N2
\ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~21_combout\ = \ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\ $ (((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~21_combout\);

-- Location: LCCOMB_X23_Y19_N26
\ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~13_combout\ = (\FPU_SW_8~combout\ & ((\OPP~combout\(2)) # (!\ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \OPP~combout\(2),
	datad => \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~21_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~13_combout\);

-- Location: LCCOMB_X18_Y19_N14
\ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~14_combout\ = (\ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~2_combout\ & (\ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~13_combout\ $ (((\OPP~combout\(2) & \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~2_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~12_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~13_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~14_combout\);

-- Location: LCCOMB_X18_Y20_N12
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~37_combout\ = (\OPP~combout\(0) & (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\)))) # (!\OPP~combout\(0) & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:28:stage_i|Aout[8]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~37_combout\);

-- Location: LCCOMB_X18_Y20_N14
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~33_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~37_combout\)))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~21_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~21_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~37_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~33_combout\);

-- Location: LCCOMB_X18_Y20_N2
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~30_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~33_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~33_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[7]~32_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~30_combout\);

-- Location: LCCOMB_X18_Y20_N0
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~31_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~30_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~20_combout\ & !\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~20_combout\,
	datac => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~30_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~31_combout\);

-- Location: LCCOMB_X18_Y19_N0
\ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~15_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~31_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[6]~28_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~31_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~15_combout\);

-- Location: LCCOMB_X18_Y19_N2
\ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~16_combout\ = (\ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~14_combout\) # ((\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\) # 
-- (\ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~3_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~14_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~15_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~16_combout\);

-- Location: LCCOMB_X18_Y19_N24
\reg3|N_dffs:7:stage_i|q~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:7:stage_i|q~feeder_combout\ = \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU_op|OutputSelector|MUX_LO_prepare|Y[7]~16_combout\,
	combout => \reg3|N_dffs:7:stage_i|q~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N8
\ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT7\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\);

-- Location: LCCOMB_X25_Y18_N22
\ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT5\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\);

-- Location: LCCOMB_X25_Y18_N28
\ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\);

-- Location: LCCOMB_X23_Y18_N2
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y18_N30
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\ $ (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y18_N18
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(2)) # (!\OPP~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~2_combout\);

-- Location: LCFF_X25_Y18_N19
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y18_N20
\ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\);

-- Location: LCCOMB_X25_Y18_N0
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\) # 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y18_N12
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\) # 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y18_N10
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ = \OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y18_N14
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(2)) # (!\OPP~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~2_combout\);

-- Location: LCFF_X25_Y18_N15
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y18_N16
\ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\);

-- Location: LCCOMB_X25_Y18_N6
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\) # 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ & (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y21_N10
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\) # 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ & (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y21_N24
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\ $ (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y21_N0
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\) # 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT7\ & 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~0_combout\);

-- Location: LCCOMB_X24_Y21_N14
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~0_combout\ & 
-- ((\reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~0_combout\ & (\reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & 
-- (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datab => \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datac => \reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~0_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~1_combout\);

-- Location: LCCOMB_X25_Y21_N26
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~2_combout\);

-- Location: LCFF_X25_Y21_N27
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux24~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(7));

-- Location: LCFF_X18_Y19_N25
\reg3|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:7:stage_i|q~feeder_combout\,
	sdata => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(7),
	sclr => \rst~combout\,
	sload => \ALT_INV_OPP~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y17_N20
\reg3|N_dffs:10:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:10:stage_i|q~0_combout\ = (!\OPP~combout\(1) & (\OPP~combout\(3) & (!\OPP~combout\(2) & \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(3),
	datac => \OPP~combout\(2),
	datad => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	combout => \reg3|N_dffs:10:stage_i|q~0_combout\);

-- Location: LCCOMB_X24_Y21_N2
\ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\);

-- Location: LCCOMB_X24_Y21_N28
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\) # 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ & (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y22_N30
\ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:8:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\);

-- Location: LCCOMB_X25_Y22_N0
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:8:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:8:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(2)) # (!\OPP~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\,
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(1),
	datad => \OPP~combout\(2),
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:8:stage_i|q~2_combout\);

-- Location: LCFF_X25_Y22_N1
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:8:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:8:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y22_N8
\ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:8:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:8:stage_i|q~regout\,
	datad => \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\);

-- Location: LCCOMB_X25_Y22_N10
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\ = \OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\,
	datad => \ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y22_N10
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\) # 
-- ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & (((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT8\ & 
-- !\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~0_combout\);

-- Location: LCCOMB_X24_Y22_N24
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~0_combout\ & 
-- (\reg2|N_dffs:8:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~0_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\))))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datab => \reg2|N_dffs:8:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~0_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~1_combout\);

-- Location: LCCOMB_X23_Y22_N16
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~2_combout\);

-- Location: LCFF_X23_Y22_N17
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux23~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(8));

-- Location: LCCOMB_X20_Y20_N2
\reg3|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:8:stage_i|q~0_combout\ = (\reg3|N_dffs:10:stage_i|q~1_combout\ & ((\reg3|N_dffs:10:stage_i|q~0_combout\) # ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(8))))) # (!\reg3|N_dffs:10:stage_i|q~1_combout\ & 
-- (!\reg3|N_dffs:10:stage_i|q~0_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \reg3|N_dffs:10:stage_i|q~0_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(8),
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[8]~20_combout\,
	combout => \reg3|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCCOMB_X20_Y20_N4
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~41_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~29_combout\) # ((!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:9:stage_i|Aout[7]~1_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~2_combout\,
	datac => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~29_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~41_combout\);

-- Location: LCCOMB_X20_Y20_N6
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~35_combout\ = (\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\))) # (!\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[8]~29_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~35_combout\);

-- Location: LCCOMB_X20_Y20_N24
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~30_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~35_combout\))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~24_combout\,
	datac => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~35_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~30_combout\);

-- Location: LCCOMB_X20_Y20_N18
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~32_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~30_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~30_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[8]~28_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~32_combout\);

-- Location: LCCOMB_X20_Y20_N10
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~42_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~32_combout\) # ((!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:10:stage_i|Aout[9]~8_combout\,
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~21_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~32_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~42_combout\);

-- Location: LCCOMB_X20_Y20_N28
\reg3|N_dffs:8:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:8:stage_i|q~1_combout\ = (\reg3|N_dffs:10:stage_i|q~0_combout\ & ((\reg3|N_dffs:8:stage_i|q~0_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~42_combout\))) # (!\reg3|N_dffs:8:stage_i|q~0_combout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~41_combout\)))) # (!\reg3|N_dffs:10:stage_i|q~0_combout\ & (\reg3|N_dffs:8:stage_i|q~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~0_combout\,
	datab => \reg3|N_dffs:8:stage_i|q~0_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[7]~41_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~42_combout\,
	combout => \reg3|N_dffs:8:stage_i|q~1_combout\);

-- Location: LCCOMB_X20_Y20_N8
\reg3|N_dffs:8:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:8:stage_i|q~2_combout\ = (!\rst~combout\ & (\reg3|N_dffs:8:stage_i|q~1_combout\ & ((\reg3|N_dffs:10:stage_i|q~1_combout\) # (\reg3|N_dffs:2:stage_i|q~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \rst~combout\,
	datac => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datad => \reg3|N_dffs:8:stage_i|q~1_combout\,
	combout => \reg3|N_dffs:8:stage_i|q~2_combout\);

-- Location: LCFF_X20_Y20_N9
\reg3|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:8:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:8:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y20_N20
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~34_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (!\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:27:stage_i|Aout[9]~22_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~34_combout\);

-- Location: LCCOMB_X18_Y16_N10
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~9_combout\ = (\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~6_combout\)) # (!\OPP~combout\(0) & (((\ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\) # 
-- (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[12]~6_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit3:3:stage_i|Aout[10]~12_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[10]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~9_combout\);

-- Location: LCCOMB_X18_Y16_N20
\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~10_combout\ = (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~20_combout\) # ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:4:stage_i|Aout[11]~20_combout\,
	datac => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~10_combout\);

-- Location: LCCOMB_X19_Y20_N28
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~25_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~15_combout\) # ((!\OPP~combout\(0) & 
-- \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~15_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:13:stage_i|Aout[10]~12_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~25_combout\);

-- Location: LCCOMB_X19_Y20_N30
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~26_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~10_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~10_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~25_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~26_combout\);

-- Location: LCCOMB_X19_Y20_N8
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~31_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~34_combout\)))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~34_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~26_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~31_combout\);

-- Location: LCCOMB_X18_Y20_N20
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~33_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~31_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[9]~33_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~31_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~33_combout\);

-- Location: LCCOMB_X18_Y20_N22
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~34_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~33_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~24_combout\ & 
-- !\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[10]~24_combout\,
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~33_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~34_combout\);

-- Location: LCCOMB_X25_Y22_N20
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~0_combout\ & ((\reg2|N_dffs:9:stage_i|q~_Duplicate_1_regout\) # 
-- ((!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~0_combout\ & (((\reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~0_combout\,
	datab => \reg2|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~1_combout\);

-- Location: LCCOMB_X22_Y22_N20
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~2_combout\);

-- Location: LCFF_X22_Y22_N21
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux22~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(9));

-- Location: LCCOMB_X18_Y20_N18
\reg3|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:9:stage_i|q~0_combout\ = (\reg3|N_dffs:10:stage_i|q~1_combout\ & (\reg3|N_dffs:10:stage_i|q~0_combout\)) # (!\reg3|N_dffs:10:stage_i|q~1_combout\ & ((\reg3|N_dffs:10:stage_i|q~0_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~31_combout\))) # (!\reg3|N_dffs:10:stage_i|q~0_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \reg3|N_dffs:10:stage_i|q~0_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[9]~22_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[8]~31_combout\,
	combout => \reg3|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCCOMB_X18_Y20_N28
\reg3|N_dffs:9:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:9:stage_i|q~1_combout\ = (\reg3|N_dffs:10:stage_i|q~1_combout\ & ((\reg3|N_dffs:9:stage_i|q~0_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~34_combout\)) # (!\reg3|N_dffs:9:stage_i|q~0_combout\ & 
-- ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(9)))))) # (!\reg3|N_dffs:10:stage_i|q~1_combout\ & (((\reg3|N_dffs:9:stage_i|q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~34_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(9),
	datad => \reg3|N_dffs:9:stage_i|q~0_combout\,
	combout => \reg3|N_dffs:9:stage_i|q~1_combout\);

-- Location: LCCOMB_X18_Y20_N8
\reg3|N_dffs:9:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:9:stage_i|q~2_combout\ = (!\rst~combout\ & (\reg3|N_dffs:9:stage_i|q~1_combout\ & ((\reg3|N_dffs:10:stage_i|q~1_combout\) # (\reg3|N_dffs:2:stage_i|q~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datac => \rst~combout\,
	datad => \reg3|N_dffs:9:stage_i|q~1_combout\,
	combout => \reg3|N_dffs:9:stage_i|q~2_combout\);

-- Location: LCFF_X18_Y20_N9
\reg3|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:9:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y20_N6
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~27_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[11]~13_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~27_combout\);

-- Location: LCCOMB_X19_Y20_N24
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~28_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~27_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~4_combout\ & !\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit3:7:stage_i|Aout[12]~4_combout\,
	datac => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~27_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~28_combout\);

-- Location: LCCOMB_X19_Y20_N12
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[12]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[12]~36_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\))) # (!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~28_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:24:stage_i|Aout[7]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[12]~36_combout\);

-- Location: LCCOMB_X20_Y20_N0
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~35_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & ((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[12]~36_combout\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[10]~30_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[12]~36_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~35_combout\);

-- Location: LCCOMB_X20_Y20_N16
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~43_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~35_combout\) # ((!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~10_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit4:12:stage_i|Aout[11]~10_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~25_combout\,
	datac => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~35_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~43_combout\);

-- Location: LCCOMB_X20_Y20_N30
\reg3|N_dffs:10:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:10:stage_i|q~3_combout\ = (\reg3|N_dffs:10:stage_i|q~2_combout\ & (((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~43_combout\)) # (!\reg3|N_dffs:10:stage_i|q~0_combout\))) # (!\reg3|N_dffs:10:stage_i|q~2_combout\ & 
-- (\reg3|N_dffs:10:stage_i|q~0_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~2_combout\,
	datab => \reg3|N_dffs:10:stage_i|q~0_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~43_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[9]~42_combout\,
	combout => \reg3|N_dffs:10:stage_i|q~3_combout\);

-- Location: LCCOMB_X20_Y20_N26
\reg3|N_dffs:10:stage_i|q~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:10:stage_i|q~4_combout\ = (!\rst~combout\ & (\reg3|N_dffs:10:stage_i|q~3_combout\ & ((\reg3|N_dffs:10:stage_i|q~1_combout\) # (\reg3|N_dffs:2:stage_i|q~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \rst~combout\,
	datac => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datad => \reg3|N_dffs:10:stage_i|q~3_combout\,
	combout => \reg3|N_dffs:10:stage_i|q~4_combout\);

-- Location: LCFF_X20_Y20_N27
\reg3|N_dffs:10:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:10:stage_i|q~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:10:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y22_N14
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~0_combout\ & ((\reg2|N_dffs:11:stage_i|q~_Duplicate_1_regout\) # 
-- ((!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~0_combout\ & (((\reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~0_combout\,
	datab => \reg2|N_dffs:11:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~1_combout\);

-- Location: LCCOMB_X22_Y22_N16
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~2_combout\);

-- Location: LCFF_X22_Y22_N17
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux20~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(11));

-- Location: LCCOMB_X19_Y20_N26
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~44_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[11]~31_combout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~44_combout\);

-- Location: LCCOMB_X19_Y20_N14
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~36_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~44_combout\) # ((!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[12]~28_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~44_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~36_combout\);

-- Location: LCCOMB_X18_Y20_N6
\reg3|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:11:stage_i|q~0_combout\ = (\reg3|N_dffs:10:stage_i|q~1_combout\ & (((\reg3|N_dffs:10:stage_i|q~0_combout\)))) # (!\reg3|N_dffs:10:stage_i|q~1_combout\ & ((\reg3|N_dffs:10:stage_i|q~0_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~34_combout\))) # (!\reg3|N_dffs:10:stage_i|q~0_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[11]~26_combout\,
	datac => \reg3|N_dffs:10:stage_i|q~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[10]~34_combout\,
	combout => \reg3|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCCOMB_X18_Y20_N16
\reg3|N_dffs:11:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:11:stage_i|q~1_combout\ = (\reg3|N_dffs:10:stage_i|q~1_combout\ & ((\reg3|N_dffs:11:stage_i|q~0_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~36_combout\))) # (!\reg3|N_dffs:11:stage_i|q~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(11))))) # (!\reg3|N_dffs:10:stage_i|q~1_combout\ & (((\reg3|N_dffs:11:stage_i|q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(11),
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~36_combout\,
	datad => \reg3|N_dffs:11:stage_i|q~0_combout\,
	combout => \reg3|N_dffs:11:stage_i|q~1_combout\);

-- Location: LCCOMB_X18_Y20_N26
\reg3|N_dffs:11:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:11:stage_i|q~2_combout\ = (!\rst~combout\ & (\reg3|N_dffs:11:stage_i|q~1_combout\ & ((\reg3|N_dffs:10:stage_i|q~1_combout\) # (\reg3|N_dffs:2:stage_i|q~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \rst~combout\,
	datac => \reg3|N_dffs:11:stage_i|q~1_combout\,
	datad => \reg3|N_dffs:2:stage_i|q~6_combout\,
	combout => \reg3|N_dffs:11:stage_i|q~2_combout\);

-- Location: LCFF_X18_Y20_N27
\reg3|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:11:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y20_N0
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~45_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[12]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[12]~36_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~45_combout\);

-- Location: LCCOMB_X19_Y20_N16
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~37_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~45_combout\) # ((!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~45_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~37_combout\);

-- Location: LCCOMB_X20_Y20_N22
\reg3|N_dffs:12:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:12:stage_i|q~1_combout\ = (\reg3|N_dffs:12:stage_i|q~0_combout\ & (((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~37_combout\)) # (!\reg3|N_dffs:10:stage_i|q~0_combout\))) # (!\reg3|N_dffs:12:stage_i|q~0_combout\ & 
-- (\reg3|N_dffs:10:stage_i|q~0_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:12:stage_i|q~0_combout\,
	datab => \reg3|N_dffs:10:stage_i|q~0_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[11]~43_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~37_combout\,
	combout => \reg3|N_dffs:12:stage_i|q~1_combout\);

-- Location: LCCOMB_X20_Y20_N12
\reg3|N_dffs:12:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:12:stage_i|q~2_combout\ = (!\rst~combout\ & (\reg3|N_dffs:12:stage_i|q~1_combout\ & ((\reg3|N_dffs:10:stage_i|q~1_combout\) # (\reg3|N_dffs:2:stage_i|q~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \rst~combout\,
	datac => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datad => \reg3|N_dffs:12:stage_i|q~1_combout\,
	combout => \reg3|N_dffs:12:stage_i|q~2_combout\);

-- Location: LCFF_X20_Y20_N13
\reg3|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:12:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y20_N2
\ALU_op|OutputSelector|MUX_LO_prepare|Y[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[13]~20_combout\ = (\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & ((\OPP~combout\(0) & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[12]~36_combout\,
	datad => \OPP~combout\(0),
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[13]~20_combout\);

-- Location: LCCOMB_X19_Y20_N18
\ALU_op|OutputSelector|MUX_LO_prepare|Y[13]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[13]~17_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\ALU_op|OutputSelector|MUX_LO_prepare|Y[13]~20_combout\) # ((!\reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:5:stage_i|q~_Duplicate_1_regout\,
	datab => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO_prepare|Y[13]~20_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[13]~17_combout\);

-- Location: LCCOMB_X19_Y20_N4
\reg3|N_dffs:13:stage_i|q~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:13:stage_i|q~feeder_combout\ = \ALU_op|OutputSelector|MUX_LO_prepare|Y[13]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU_op|OutputSelector|MUX_LO_prepare|Y[13]~17_combout\,
	combout => \reg3|N_dffs:13:stage_i|q~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N26
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~0_combout\ & ((\reg2|N_dffs:13:stage_i|q~_Duplicate_1_regout\) # 
-- ((!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~0_combout\ & (((\reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\ & 
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~0_combout\,
	datab => \reg2|N_dffs:13:stage_i|q~_Duplicate_1_regout\,
	datac => \reg1|N_dffs:13:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~1_combout\);

-- Location: LCCOMB_X22_Y22_N8
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~2_combout\);

-- Location: LCFF_X22_Y22_N9
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux18~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(13));

-- Location: LCFF_X19_Y20_N5
\reg3|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:13:stage_i|q~feeder_combout\,
	sdata => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(13),
	sclr => \rst~combout\,
	sload => \ALT_INV_OPP~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y22_N2
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~1_combout\,
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~2_combout\);

-- Location: LCFF_X22_Y22_N3
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux17~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(14));

-- Location: LCCOMB_X18_Y16_N18
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~30_combout\ = (\OPP~combout\(0) & ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\))) # (!\OPP~combout\(0) & (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~15_combout\ & 
-- !\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[13]~15_combout\,
	datad => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~30_combout\);

-- Location: LCCOMB_X18_Y16_N24
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~31_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[13]~10_combout\) # ((\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\ & 
-- !\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~30_combout\)) # (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:2:stage_i|Aout[13]~10_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:14:stage_i|Aout[13]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~30_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~31_combout\);

-- Location: LCCOMB_X21_Y15_N0
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~29_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[14]~17_combout\) # ((!\reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\ & \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:2:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[14]~23_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[14]~17_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~29_combout\);

-- Location: LCCOMB_X18_Y16_N22
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~32_combout\ = (\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~31_combout\)))) # (!\reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\ & 
-- ((\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~31_combout\)) # (!\reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:4:stage_i|q~_Duplicate_1_regout\,
	datab => \reg2|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~31_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~29_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~32_combout\);

-- Location: LCCOMB_X18_Y16_N12
\reg3|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:14:stage_i|q~0_combout\ = (\reg3|N_dffs:10:stage_i|q~1_combout\ & (((\reg3|N_dffs:10:stage_i|q~0_combout\)))) # (!\reg3|N_dffs:10:stage_i|q~1_combout\ & ((\reg3|N_dffs:10:stage_i|q~0_combout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~37_combout\))) # (!\reg3|N_dffs:10:stage_i|q~0_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[14]~32_combout\,
	datac => \reg3|N_dffs:10:stage_i|q~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[13]~37_combout\,
	combout => \reg3|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCCOMB_X18_Y16_N14
\reg3|N_dffs:14:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:14:stage_i|q~1_combout\ = (\reg3|N_dffs:10:stage_i|q~1_combout\ & ((\reg3|N_dffs:14:stage_i|q~0_combout\ & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\reg3|N_dffs:14:stage_i|q~0_combout\ & 
-- ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(14)))))) # (!\reg3|N_dffs:10:stage_i|q~1_combout\ & (((\reg3|N_dffs:14:stage_i|q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(14),
	datad => \reg3|N_dffs:14:stage_i|q~0_combout\,
	combout => \reg3|N_dffs:14:stage_i|q~1_combout\);

-- Location: LCCOMB_X18_Y20_N24
\reg3|N_dffs:14:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:14:stage_i|q~2_combout\ = (!\rst~combout\ & (\reg3|N_dffs:14:stage_i|q~1_combout\ & ((\reg3|N_dffs:10:stage_i|q~1_combout\) # (\reg3|N_dffs:2:stage_i|q~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:10:stage_i|q~1_combout\,
	datab => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datac => \rst~combout\,
	datad => \reg3|N_dffs:14:stage_i|q~1_combout\,
	combout => \reg3|N_dffs:14:stage_i|q~2_combout\);

-- Location: LCFF_X18_Y20_N25
\reg3|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg3|N_dffs:14:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y21_N4
\ALU_op|OutputSelector|MUX_LO_prepare|Y[15]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO_prepare|Y[15]~18_combout\ = (!\OPP~combout\(1) & (!\OPP~combout\(2) & \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(2),
	datad => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|OutputSelector|MUX_LO_prepare|Y[15]~18_combout\);

-- Location: LCCOMB_X21_Y21_N22
\ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:15:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:15:stage_i|q~regout\,
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\);

-- Location: LCCOMB_X25_Y21_N20
\reg2|N_dffs:15:stage_i|q~_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:15:stage_i|q~_Duplicate_1feeder_combout\ = \reg2|N_dffs:15:stage_i|q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg2|N_dffs:15:stage_i|q~0_combout\,
	combout => \reg2|N_dffs:15:stage_i|q~_Duplicate_1feeder_combout\);

-- Location: LCFF_X25_Y21_N21
\reg2|N_dffs:15:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg2|N_dffs:15:stage_i|q~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X20_Y21_N8
\ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\);

-- Location: LCCOMB_X22_Y22_N0
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:14:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:14:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(1)) # (!\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(2),
	datad => \OPP~combout\(1),
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:14:stage_i|q~2_combout\);

-- Location: LCFF_X22_Y22_N1
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:14:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y22_N18
\ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:14:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \reg1|N_dffs:14:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:14:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\);

-- Location: LCCOMB_X21_Y22_N22
\ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:13:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \reg2|N_dffs:13:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT13\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\);

-- Location: LCCOMB_X21_Y22_N30
\ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:12:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:12:stage_i|q~regout\,
	datac => \reg1|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\);

-- Location: LCCOMB_X23_Y22_N24
\reg2|N_dffs:12:stage_i|q~_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg2|N_dffs:12:stage_i|q~_Duplicate_1feeder_combout\ = \reg2|N_dffs:12:stage_i|q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reg2|N_dffs:12:stage_i|q~0_combout\,
	combout => \reg2|N_dffs:12:stage_i|q~_Duplicate_1feeder_combout\);

-- Location: LCFF_X23_Y22_N25
\reg2|N_dffs:12:stage_i|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg2|N_dffs:12:stage_i|q~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg2|N_dffs:12:stage_i|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X22_Y22_N4
\ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:12:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:12:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT12\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\);

-- Location: LCCOMB_X21_Y22_N4
\ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:11:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \reg2|N_dffs:11:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT11\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\);

-- Location: LCCOMB_X25_Y22_N30
\ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:10:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT10\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\);

-- Location: LCCOMB_X25_Y22_N8
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:9:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:9:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(2)) # (!\OPP~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(1),
	datad => \OPP~combout\(2),
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:9:stage_i|q~2_combout\);

-- Location: LCFF_X25_Y22_N9
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:9:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y22_N26
\ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:9:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:9:stage_i|q~regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \reg1|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\);

-- Location: LCCOMB_X25_Y22_N14
\ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg2|N_dffs:9:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => \reg2|N_dffs:9:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\);

-- Location: LCCOMB_X25_Y22_N28
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\) # 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ & (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y22_N12
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\) # 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ & (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y22_N24
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ = \OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y22_N2
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:10:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:10:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(1))) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(1),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:10:stage_i|q~2_combout\);

-- Location: LCFF_X25_Y22_N3
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:10:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:10:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:10:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y22_N4
\ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:10:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg1|N_dffs:10:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:10:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\);

-- Location: LCCOMB_X25_Y22_N22
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\) # 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ & (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X21_Y22_N2
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\ $ (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\);

-- Location: LCCOMB_X21_Y22_N18
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:11:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:11:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(2))) # (!\OPP~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:11:stage_i|q~2_combout\);

-- Location: LCFF_X21_Y22_N19
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:11:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y22_N8
\ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:11:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:11:stage_i|q~regout\,
	datac => \reg1|N_dffs:11:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\);

-- Location: LCCOMB_X20_Y22_N0
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X20_Y22_N2
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\) # 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ & (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X20_Y22_N18
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X20_Y21_N26
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X20_Y21_N20
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ = \OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\);

-- Location: LCCOMB_X20_Y21_N24
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\) # 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\ & (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & 
-- (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~0_combout\);

-- Location: LCCOMB_X20_Y21_N14
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~0_combout\ & 
-- ((\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~0_combout\ & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\ 
-- & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~2_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~0_combout\,
	datad => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~1_combout\);

-- Location: LCCOMB_X20_Y21_N16
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~1_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~1_combout\,
	datac => \OPP~combout\(2),
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~2_combout\);

-- Location: LCFF_X20_Y21_N17
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux16~2_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(15));

-- Location: LCFF_X20_Y21_N5
\reg3|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|OutputSelector|MUX_LO_prepare|Y[15]~18_combout\,
	sdata => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(15),
	sclr => \rst~combout\,
	sload => \ALT_INV_OPP~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg3|N_dffs:15:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y21_N26
\reg4|N_dffs:4:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~2_combout\ = ((!\OPP~combout\(2) & (!\OPP~combout\(0) & \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\))) # (!\FPU_SW_8~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \FPU_SW_8~combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\,
	combout => \reg4|N_dffs:4:stage_i|q~2_combout\);

-- Location: LCCOMB_X27_Y16_N14
\reg4|N_dffs:4:stage_i|q~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~5_combout\ = (\OPP~combout\(2) & (!\OPP~combout\(1) & \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \OPP~combout\(1),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \reg4|N_dffs:4:stage_i|q~5_combout\);

-- Location: LCCOMB_X27_Y18_N30
\reg4|N_dffs:4:stage_i|q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~6_combout\ = (\reg4|N_dffs:4:stage_i|q~2_combout\ & (!\reg4|N_dffs:4:stage_i|q~5_combout\ & (\reg4|N_dffs:4:stage_i|q~4_combout\ $ (!\OPP~combout\(1))))) # (!\reg4|N_dffs:4:stage_i|q~2_combout\ & (((\OPP~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~4_combout\,
	datab => \reg4|N_dffs:4:stage_i|q~2_combout\,
	datac => \OPP~combout\(1),
	datad => \reg4|N_dffs:4:stage_i|q~5_combout\,
	combout => \reg4|N_dffs:4:stage_i|q~6_combout\);

-- Location: LCCOMB_X27_Y18_N8
\reg4|N_dffs:4:stage_i|q~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~15_combout\ = (\OPP~combout\(0)) # ((\reg4|N_dffs:4:stage_i|q~6_combout\ & ((\OPP~combout\(2)) # (!\FPU_SW_8~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \FPU_SW_8~combout\,
	datac => \OPP~combout\(0),
	datad => \reg4|N_dffs:4:stage_i|q~6_combout\,
	combout => \reg4|N_dffs:4:stage_i|q~15_combout\);

-- Location: LCCOMB_X27_Y18_N4
\reg4|N_dffs:4:stage_i|q~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~7_combout\ = (\rst~combout\) # ((\OPP~combout\(3) & ((\reg3|N_dffs:2:stage_i|q~6_combout\) # (\reg4|N_dffs:4:stage_i|q~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datac => \reg4|N_dffs:4:stage_i|q~15_combout\,
	datad => \OPP~combout\(3),
	combout => \reg4|N_dffs:4:stage_i|q~7_combout\);

-- Location: LCCOMB_X23_Y19_N18
\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:1:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\ $ (((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y19_N30
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\ $ (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ $ 
-- (((!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\) # (!\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y23_N16
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~0_combout\ = \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\) # (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~0_combout\);

-- Location: LCCOMB_X27_Y18_N14
\reg4|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:0:stage_i|q~0_combout\ = (\reg4|N_dffs:4:stage_i|q~3_combout\ & (((\reg4|N_dffs:4:stage_i|q~2_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~0_combout\)))) # 
-- (!\reg4|N_dffs:4:stage_i|q~3_combout\ & (!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((!\reg4|N_dffs:4:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~3_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~0_combout\,
	datad => \reg4|N_dffs:4:stage_i|q~2_combout\,
	combout => \reg4|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCCOMB_X27_Y20_N24
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\ = (!\ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\ & (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\);

-- Location: LCCOMB_X25_Y20_N28
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~58_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~49_combout\ & ((!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~49_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~58_combout\);

-- Location: LCCOMB_X27_Y16_N28
\reg4|N_dffs:4:stage_i|q~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~4_combout\ = (\OPP~combout\(2) & (((\OPP~combout\(1)) # (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(2),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\,
	combout => \reg4|N_dffs:4:stage_i|q~4_combout\);

-- Location: LCCOMB_X27_Y18_N24
\reg4|N_dffs:0:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:0:stage_i|q~3_combout\ = (\reg4|N_dffs:4:stage_i|q~5_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux6~31_combout\) # (\reg4|N_dffs:4:stage_i|q~4_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~5_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~58_combout\ & ((!\reg4|N_dffs:4:stage_i|q~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~5_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~58_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~31_combout\,
	datad => \reg4|N_dffs:4:stage_i|q~4_combout\,
	combout => \reg4|N_dffs:0:stage_i|q~3_combout\);

-- Location: LCCOMB_X30_Y16_N0
\ALU_op|FPUUnit|mul_component|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15),
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(17),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~1_combout\);

-- Location: LCCOMB_X29_Y14_N8
\ALU_op|FPUUnit|mul_component|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11),
	combout => \ALU_op|FPUUnit|mul_component|Mux6~0_combout\);

-- Location: LCCOMB_X29_Y16_N0
\ALU_op|FPUUnit|mul_component|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~0_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~1_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~2_combout\);

-- Location: LCCOMB_X29_Y17_N24
\ALU_op|FPUUnit|mul_component|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~6_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~2_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux6~5_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~6_combout\);

-- Location: LCCOMB_X30_Y16_N6
\reg3|N_dffs:3:stage_i|q~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg3|N_dffs:3:stage_i|q~13_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~24_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~24_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\,
	combout => \reg3|N_dffs:3:stage_i|q~13_combout\);

-- Location: LCCOMB_X29_Y17_N18
\reg4|N_dffs:0:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:0:stage_i|q~1_combout\ = (\reg3|N_dffs:3:stage_i|q~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~23_combout\) # ((\reg3|N_dffs:3:stage_i|q~13_combout\)))) # (!\reg3|N_dffs:3:stage_i|q~12_combout\ & 
-- (((\ALU_op|FPUUnit|mul_component|Mux6~6_combout\ & !\reg3|N_dffs:3:stage_i|q~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~23_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~6_combout\,
	datac => \reg3|N_dffs:3:stage_i|q~12_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~13_combout\,
	combout => \reg4|N_dffs:0:stage_i|q~1_combout\);

-- Location: LCCOMB_X29_Y17_N0
\reg4|N_dffs:0:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:0:stage_i|q~2_combout\ = (\reg3|N_dffs:3:stage_i|q~13_combout\ & ((\reg4|N_dffs:0:stage_i|q~1_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\)) # (!\reg4|N_dffs:0:stage_i|q~1_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9)))))) # (!\reg3|N_dffs:3:stage_i|q~13_combout\ & (((\reg4|N_dffs:0:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~13_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9),
	datad => \reg4|N_dffs:0:stage_i|q~1_combout\,
	combout => \reg4|N_dffs:0:stage_i|q~2_combout\);

-- Location: LCCOMB_X27_Y18_N6
\reg4|N_dffs:0:stage_i|q~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:0:stage_i|q~4_combout\ = (\reg4|N_dffs:4:stage_i|q~4_combout\ & ((\reg4|N_dffs:0:stage_i|q~3_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~20_combout\)) # (!\reg4|N_dffs:0:stage_i|q~3_combout\ & ((\reg4|N_dffs:0:stage_i|q~2_combout\))))) # 
-- (!\reg4|N_dffs:4:stage_i|q~4_combout\ & (((\reg4|N_dffs:0:stage_i|q~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~4_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~20_combout\,
	datac => \reg4|N_dffs:0:stage_i|q~3_combout\,
	datad => \reg4|N_dffs:0:stage_i|q~2_combout\,
	combout => \reg4|N_dffs:0:stage_i|q~4_combout\);

-- Location: LCCOMB_X27_Y18_N12
\reg4|N_dffs:0:stage_i|q~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:0:stage_i|q~5_combout\ = (\reg4|N_dffs:4:stage_i|q~2_combout\ & ((\reg4|N_dffs:0:stage_i|q~0_combout\ & ((\reg4|N_dffs:0:stage_i|q~4_combout\))) # (!\reg4|N_dffs:0:stage_i|q~0_combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\)))) # (!\reg4|N_dffs:4:stage_i|q~2_combout\ & (((\reg4|N_dffs:0:stage_i|q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \reg4|N_dffs:4:stage_i|q~2_combout\,
	datac => \reg4|N_dffs:0:stage_i|q~0_combout\,
	datad => \reg4|N_dffs:0:stage_i|q~4_combout\,
	combout => \reg4|N_dffs:0:stage_i|q~5_combout\);

-- Location: LCCOMB_X27_Y18_N20
\reg4|N_dffs:0:stage_i|q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:0:stage_i|q~6_combout\ = (!\reg4|N_dffs:4:stage_i|q~7_combout\ & ((\OPP~combout\(3) & ((\reg4|N_dffs:0:stage_i|q~5_combout\))) # (!\OPP~combout\(3) & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(0),
	datab => \OPP~combout\(3),
	datac => \reg4|N_dffs:4:stage_i|q~7_combout\,
	datad => \reg4|N_dffs:0:stage_i|q~5_combout\,
	combout => \reg4|N_dffs:0:stage_i|q~6_combout\);

-- Location: LCFF_X27_Y18_N21
\reg4|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:0:stage_i|q~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y21_N30
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(1))) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~2_combout\);

-- Location: LCFF_X22_Y21_N31
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y21_N24
\ALU_op|ArithmeticUnit|mux_bits_A|Y[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[17]~17_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[17]~17_combout\);

-- Location: LCCOMB_X20_Y21_N18
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\) # 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ & (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X20_Y21_N6
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_B|Y[16]~15_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[16]~16_combout\ $ (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[16]~15_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[16]~16_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\);

-- Location: LCCOMB_X21_Y21_N8
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(1)) # (!\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(2),
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	datad => \OPP~combout\(1),
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~2_combout\);

-- Location: LCFF_X21_Y21_N9
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y21_N30
\ALU_op|ArithmeticUnit|mux_bits_A|Y[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[16]~16_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~regout\,
	datad => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[16]~16_combout\);

-- Location: LCCOMB_X20_Y21_N28
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[16]~16_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[16]~15_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[16]~16_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[16]~15_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[16]~15_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[16]~16_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X21_Y21_N14
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_B|Y[17]~16_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[17]~17_combout\ $ (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[17]~16_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[17]~17_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\);

-- Location: LCCOMB_X22_Y21_N8
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT17\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT17\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0_combout\);

-- Location: LCFF_X22_Y21_N9
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(1));

-- Location: LCCOMB_X24_Y23_N24
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ $ 
-- (((\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\) # ((!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y19_N14
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~59_combout\ = (!\ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\ & (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~21_combout\ & !\ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~21_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~59_combout\);

-- Location: LCCOMB_X26_Y19_N6
\reg4|N_dffs:1:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:1:stage_i|q~3_combout\ = (\reg4|N_dffs:4:stage_i|q~5_combout\ & (((\reg4|N_dffs:4:stage_i|q~4_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~5_combout\ & ((\reg4|N_dffs:4:stage_i|q~4_combout\ & (\reg4|N_dffs:1:stage_i|q~2_combout\)) # 
-- (!\reg4|N_dffs:4:stage_i|q~4_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:1:stage_i|q~2_combout\,
	datab => \reg4|N_dffs:4:stage_i|q~5_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~59_combout\,
	datad => \reg4|N_dffs:4:stage_i|q~4_combout\,
	combout => \reg4|N_dffs:1:stage_i|q~3_combout\);

-- Location: LCCOMB_X26_Y19_N20
\reg4|N_dffs:1:stage_i|q~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:1:stage_i|q~4_combout\ = (\reg4|N_dffs:4:stage_i|q~5_combout\ & ((\reg4|N_dffs:1:stage_i|q~3_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~41_combout\))) # (!\reg4|N_dffs:1:stage_i|q~3_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~46_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~5_combout\ & (((\reg4|N_dffs:1:stage_i|q~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~46_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~41_combout\,
	datac => \reg4|N_dffs:4:stage_i|q~5_combout\,
	datad => \reg4|N_dffs:1:stage_i|q~3_combout\,
	combout => \reg4|N_dffs:1:stage_i|q~4_combout\);

-- Location: LCCOMB_X23_Y19_N4
\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = (\ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\ & (((\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\) # 
-- (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\ & (\ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\ $ (((\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\) # 
-- (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y20_N24
\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\))) # (!\ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y20_N6
\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\ $ (((\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~20_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y20_N20
\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ $ (((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\) # (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y21_N28
\reg4|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:1:stage_i|q~0_combout\ = (\reg4|N_dffs:4:stage_i|q~3_combout\ & (((\reg4|N_dffs:4:stage_i|q~2_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~3_combout\ & ((\reg4|N_dffs:4:stage_i|q~2_combout\ & 
-- ((!\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\))) # (!\reg4|N_dffs:4:stage_i|q~2_combout\ & (!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~3_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \reg4|N_dffs:4:stage_i|q~2_combout\,
	combout => \reg4|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCCOMB_X26_Y21_N14
\reg4|N_dffs:1:stage_i|q~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:1:stage_i|q~5_combout\ = (\reg4|N_dffs:4:stage_i|q~3_combout\ & ((\reg4|N_dffs:1:stage_i|q~0_combout\ & ((\reg4|N_dffs:1:stage_i|q~4_combout\))) # (!\reg4|N_dffs:1:stage_i|q~0_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)))) # (!\reg4|N_dffs:4:stage_i|q~3_combout\ & (((\reg4|N_dffs:1:stage_i|q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~3_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \reg4|N_dffs:1:stage_i|q~4_combout\,
	datad => \reg4|N_dffs:1:stage_i|q~0_combout\,
	combout => \reg4|N_dffs:1:stage_i|q~5_combout\);

-- Location: LCCOMB_X26_Y21_N8
\reg4|N_dffs:1:stage_i|q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:1:stage_i|q~6_combout\ = (!\reg4|N_dffs:4:stage_i|q~7_combout\ & ((\OPP~combout\(3) & ((\reg4|N_dffs:1:stage_i|q~5_combout\))) # (!\OPP~combout\(3) & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(3),
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(1),
	datac => \reg4|N_dffs:1:stage_i|q~5_combout\,
	datad => \reg4|N_dffs:4:stage_i|q~7_combout\,
	combout => \reg4|N_dffs:1:stage_i|q~6_combout\);

-- Location: LCFF_X26_Y21_N9
\reg4|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:1:stage_i|q~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y21_N28
\ALU_op|ArithmeticUnit|mux_bits_B|Y[18]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[18]~17_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT18\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[18]~17_combout\);

-- Location: LCCOMB_X21_Y21_N30
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[17]~17_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[17]~16_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[17]~17_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[17]~16_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[17]~16_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[17]~17_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X21_Y21_N4
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[18]~18_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[18]~17_combout\ $ (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[18]~18_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[18]~17_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\);

-- Location: LCCOMB_X21_Y21_N24
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT18\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT18\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0_combout\);

-- Location: LCFF_X21_Y21_N25
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(2));

-- Location: LCCOMB_X26_Y21_N0
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~60_combout\ = (!\ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~19_combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\ & \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~19_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~60_combout\);

-- Location: LCCOMB_X26_Y21_N22
\reg4|N_dffs:2:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:2:stage_i|q~3_combout\ = (\reg4|N_dffs:4:stage_i|q~4_combout\ & (((\reg4|N_dffs:4:stage_i|q~5_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~4_combout\ & ((\reg4|N_dffs:4:stage_i|q~5_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~62_combout\)) # 
-- (!\reg4|N_dffs:4:stage_i|q~5_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~62_combout\,
	datab => \reg4|N_dffs:4:stage_i|q~4_combout\,
	datac => \reg4|N_dffs:4:stage_i|q~5_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~60_combout\,
	combout => \reg4|N_dffs:2:stage_i|q~3_combout\);

-- Location: LCCOMB_X26_Y21_N24
\reg4|N_dffs:2:stage_i|q~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:2:stage_i|q~4_combout\ = (\reg4|N_dffs:4:stage_i|q~4_combout\ & ((\reg4|N_dffs:2:stage_i|q~3_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~57_combout\))) # (!\reg4|N_dffs:2:stage_i|q~3_combout\ & (\reg4|N_dffs:2:stage_i|q~2_combout\)))) # 
-- (!\reg4|N_dffs:4:stage_i|q~4_combout\ & (((\reg4|N_dffs:2:stage_i|q~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:2:stage_i|q~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~57_combout\,
	datac => \reg4|N_dffs:4:stage_i|q~4_combout\,
	datad => \reg4|N_dffs:2:stage_i|q~3_combout\,
	combout => \reg4|N_dffs:2:stage_i|q~4_combout\);

-- Location: LCCOMB_X23_Y20_N22
\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\ $ (((\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\) # 
-- ((\ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\) # (\ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y20_N8
\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ & ((\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\))) # (!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ & 
-- ((!\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\) # (!\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y21_N6
\reg4|N_dffs:2:stage_i|q~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:2:stage_i|q~5_combout\ = (\reg4|N_dffs:2:stage_i|q~0_combout\ & (((\reg4|N_dffs:2:stage_i|q~4_combout\)) # (!\reg4|N_dffs:4:stage_i|q~2_combout\))) # (!\reg4|N_dffs:2:stage_i|q~0_combout\ & (\reg4|N_dffs:4:stage_i|q~2_combout\ & 
-- ((!\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:2:stage_i|q~0_combout\,
	datab => \reg4|N_dffs:4:stage_i|q~2_combout\,
	datac => \reg4|N_dffs:2:stage_i|q~4_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \reg4|N_dffs:2:stage_i|q~5_combout\);

-- Location: LCCOMB_X26_Y21_N2
\reg4|N_dffs:2:stage_i|q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:2:stage_i|q~6_combout\ = (!\reg4|N_dffs:4:stage_i|q~7_combout\ & ((\OPP~combout\(3) & ((\reg4|N_dffs:2:stage_i|q~5_combout\))) # (!\OPP~combout\(3) & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~7_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(2),
	datac => \OPP~combout\(3),
	datad => \reg4|N_dffs:2:stage_i|q~5_combout\,
	combout => \reg4|N_dffs:2:stage_i|q~6_combout\);

-- Location: LCFF_X26_Y21_N3
\reg4|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:2:stage_i|q~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y19_N16
\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:4:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ = ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y20_N4
\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\) # ((\ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\) # 
-- ((\ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\) # (\ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[0]~32_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\);

-- Location: LCCOMB_X23_Y20_N30
\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\) # ((\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y20_N26
\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ $ (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\ $ (\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\);

-- Location: LCCOMB_X27_Y18_N22
\reg4|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:3:stage_i|q~0_combout\ = (\reg4|N_dffs:4:stage_i|q~3_combout\ & (((\reg4|N_dffs:4:stage_i|q~2_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~3_combout\ & ((\reg4|N_dffs:4:stage_i|q~2_combout\ & 
-- ((!\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\))) # (!\reg4|N_dffs:4:stage_i|q~2_combout\ & (!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~3_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datad => \reg4|N_dffs:4:stage_i|q~2_combout\,
	combout => \reg4|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCCOMB_X23_Y19_N24
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\ & (!\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ & \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\))) # (!\ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\ & (((\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ & 
-- \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\)) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~3_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y23_N26
\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~2_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|sum~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y23_N12
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & 
-- (!\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & !\ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\))) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # ((!\reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\ & !\ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datac => \reg1|N_dffs:3:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y23_N28
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y23_N0
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y23_N22
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ = (\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\);

-- Location: LCCOMB_X30_Y16_N20
\ALU_op|FPUUnit|mul_component|Mux6~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~64_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~47_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~47_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~48_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~64_combout\);

-- Location: LCCOMB_X30_Y16_N30
\ALU_op|FPUUnit|mul_component|Mux6~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~65_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~1_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~1_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~15_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~65_combout\);

-- Location: LCCOMB_X30_Y16_N8
\ALU_op|FPUUnit|mul_component|Mux6~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~66_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~64_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & \ALU_op|FPUUnit|mul_component|Mux6~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~64_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~65_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~66_combout\);

-- Location: LCCOMB_X29_Y16_N16
\reg4|N_dffs:3:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:3:stage_i|q~1_combout\ = (\reg3|N_dffs:3:stage_i|q~12_combout\ & (((\reg3|N_dffs:3:stage_i|q~13_combout\)))) # (!\reg3|N_dffs:3:stage_i|q~12_combout\ & ((\reg3|N_dffs:3:stage_i|q~13_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12))) # (!\reg3|N_dffs:3:stage_i|q~13_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12),
	datab => \reg3|N_dffs:3:stage_i|q~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~66_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~13_combout\,
	combout => \reg4|N_dffs:3:stage_i|q~1_combout\);

-- Location: LCCOMB_X29_Y16_N14
\reg4|N_dffs:3:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:3:stage_i|q~2_combout\ = (\reg4|N_dffs:3:stage_i|q~1_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\) # (!\reg3|N_dffs:3:stage_i|q~12_combout\)))) # (!\reg4|N_dffs:3:stage_i|q~1_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~0_combout\ & ((\reg3|N_dffs:3:stage_i|q~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	datac => \reg4|N_dffs:3:stage_i|q~1_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~12_combout\,
	combout => \reg4|N_dffs:3:stage_i|q~2_combout\);

-- Location: LCCOMB_X27_Y20_N18
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~61_combout\ = (!\ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\ & (!\ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~22_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~61_combout\);

-- Location: LCCOMB_X27_Y18_N28
\reg4|N_dffs:3:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:3:stage_i|q~3_combout\ = (\reg4|N_dffs:4:stage_i|q~5_combout\ & (((\reg4|N_dffs:4:stage_i|q~4_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~5_combout\ & ((\reg4|N_dffs:4:stage_i|q~4_combout\ & (\reg4|N_dffs:3:stage_i|q~2_combout\)) # 
-- (!\reg4|N_dffs:4:stage_i|q~4_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~5_combout\,
	datab => \reg4|N_dffs:3:stage_i|q~2_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~61_combout\,
	datad => \reg4|N_dffs:4:stage_i|q~4_combout\,
	combout => \reg4|N_dffs:3:stage_i|q~3_combout\);

-- Location: LCCOMB_X27_Y18_N18
\reg4|N_dffs:3:stage_i|q~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:3:stage_i|q~4_combout\ = (\reg4|N_dffs:4:stage_i|q~5_combout\ & ((\reg4|N_dffs:3:stage_i|q~3_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~75_combout\))) # (!\reg4|N_dffs:3:stage_i|q~3_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~71_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~5_combout\ & (\reg4|N_dffs:3:stage_i|q~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~5_combout\,
	datab => \reg4|N_dffs:3:stage_i|q~3_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~71_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~75_combout\,
	combout => \reg4|N_dffs:3:stage_i|q~4_combout\);

-- Location: LCCOMB_X27_Y18_N0
\reg4|N_dffs:3:stage_i|q~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:3:stage_i|q~5_combout\ = (\reg4|N_dffs:4:stage_i|q~3_combout\ & ((\reg4|N_dffs:3:stage_i|q~0_combout\ & ((\reg4|N_dffs:3:stage_i|q~4_combout\))) # (!\reg4|N_dffs:3:stage_i|q~0_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\)))) # (!\reg4|N_dffs:4:stage_i|q~3_combout\ & (\reg4|N_dffs:3:stage_i|q~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~3_combout\,
	datab => \reg4|N_dffs:3:stage_i|q~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datad => \reg4|N_dffs:3:stage_i|q~4_combout\,
	combout => \reg4|N_dffs:3:stage_i|q~5_combout\);

-- Location: LCCOMB_X27_Y18_N2
\reg4|N_dffs:3:stage_i|q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:3:stage_i|q~6_combout\ = (!\reg4|N_dffs:4:stage_i|q~7_combout\ & ((\OPP~combout\(3) & ((\reg4|N_dffs:3:stage_i|q~5_combout\))) # (!\OPP~combout\(3) & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(3),
	datab => \OPP~combout\(3),
	datac => \reg4|N_dffs:4:stage_i|q~7_combout\,
	datad => \reg4|N_dffs:3:stage_i|q~5_combout\,
	combout => \reg4|N_dffs:3:stage_i|q~6_combout\);

-- Location: LCFF_X27_Y18_N3
\reg4|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:3:stage_i|q~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y21_N18
\ALU_op|ArithmeticUnit|mux_bits_B|Y[19]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[19]~18_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT19\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[19]~18_combout\);

-- Location: LCCOMB_X21_Y21_N12
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[18]~18_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[18]~17_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[18]~18_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[18]~17_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[18]~18_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[18]~17_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X21_Y21_N26
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[19]~19_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[19]~18_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[19]~19_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[19]~18_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[19]~19_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[19]~18_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X22_Y21_N12
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(1))) # (!\OPP~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(2),
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~2_combout\);

-- Location: LCFF_X22_Y21_N13
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y21_N22
\ALU_op|ArithmeticUnit|mux_bits_A|Y[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[20]~20_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[20]~20_combout\);

-- Location: LCCOMB_X22_Y21_N0
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_B|Y[20]~19_combout\ $ (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ $ 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[20]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[20]~19_combout\,
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|mux_bits_A|Y[20]~20_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\);

-- Location: LCCOMB_X22_Y21_N2
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT20\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~0_combout\);

-- Location: LCFF_X22_Y21_N3
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(4));

-- Location: LCCOMB_X23_Y20_N0
\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ = (\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\ & \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\ & !\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\) 
-- # (!\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (!\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\ 
-- & \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\);

-- Location: LCCOMB_X30_Y16_N16
\ALU_op|FPUUnit|mul_component|Mux6~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~78_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~65_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~77_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~65_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~78_combout\);

-- Location: LCCOMB_X29_Y16_N20
\reg4|N_dffs:4:stage_i|q~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~9_combout\ = (\reg3|N_dffs:3:stage_i|q~13_combout\ & (\reg3|N_dffs:3:stage_i|q~12_combout\)) # (!\reg3|N_dffs:3:stage_i|q~13_combout\ & ((\reg3|N_dffs:3:stage_i|q~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~3_combout\))) # 
-- (!\reg3|N_dffs:3:stage_i|q~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~13_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~78_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~3_combout\,
	combout => \reg4|N_dffs:4:stage_i|q~9_combout\);

-- Location: LCCOMB_X29_Y16_N22
\reg4|N_dffs:4:stage_i|q~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~10_combout\ = (\reg4|N_dffs:4:stage_i|q~9_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\) # (!\reg3|N_dffs:3:stage_i|q~13_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~9_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13) & ((\reg3|N_dffs:3:stage_i|q~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13),
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datac => \reg4|N_dffs:4:stage_i|q~9_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~13_combout\,
	combout => \reg4|N_dffs:4:stage_i|q~10_combout\);

-- Location: LCCOMB_X26_Y19_N28
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[13]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[13]~62_combout\ = (!\ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\ & (!\ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~18_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~30_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~18_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[13]~62_combout\);

-- Location: LCCOMB_X26_Y19_N18
\reg4|N_dffs:4:stage_i|q~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~11_combout\ = (\reg4|N_dffs:4:stage_i|q~4_combout\ & (((\reg4|N_dffs:4:stage_i|q~5_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~4_combout\ & ((\reg4|N_dffs:4:stage_i|q~5_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~83_combout\)) # 
-- (!\reg4|N_dffs:4:stage_i|q~5_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[13]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~83_combout\,
	datab => \reg4|N_dffs:4:stage_i|q~4_combout\,
	datac => \reg4|N_dffs:4:stage_i|q~5_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[13]~62_combout\,
	combout => \reg4|N_dffs:4:stage_i|q~11_combout\);

-- Location: LCCOMB_X26_Y19_N0
\reg4|N_dffs:4:stage_i|q~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~12_combout\ = (\reg4|N_dffs:4:stage_i|q~4_combout\ & ((\reg4|N_dffs:4:stage_i|q~11_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~86_combout\)) # (!\reg4|N_dffs:4:stage_i|q~11_combout\ & ((\reg4|N_dffs:4:stage_i|q~10_combout\))))) 
-- # (!\reg4|N_dffs:4:stage_i|q~4_combout\ & (((\reg4|N_dffs:4:stage_i|q~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~86_combout\,
	datab => \reg4|N_dffs:4:stage_i|q~4_combout\,
	datac => \reg4|N_dffs:4:stage_i|q~10_combout\,
	datad => \reg4|N_dffs:4:stage_i|q~11_combout\,
	combout => \reg4|N_dffs:4:stage_i|q~12_combout\);

-- Location: LCCOMB_X26_Y21_N30
\reg4|N_dffs:4:stage_i|q~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~13_combout\ = (\reg4|N_dffs:4:stage_i|q~8_combout\ & (((\reg4|N_dffs:4:stage_i|q~12_combout\)) # (!\reg4|N_dffs:4:stage_i|q~2_combout\))) # (!\reg4|N_dffs:4:stage_i|q~8_combout\ & (\reg4|N_dffs:4:stage_i|q~2_combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~8_combout\,
	datab => \reg4|N_dffs:4:stage_i|q~2_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datad => \reg4|N_dffs:4:stage_i|q~12_combout\,
	combout => \reg4|N_dffs:4:stage_i|q~13_combout\);

-- Location: LCCOMB_X26_Y21_N16
\reg4|N_dffs:4:stage_i|q~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:4:stage_i|q~14_combout\ = (!\reg4|N_dffs:4:stage_i|q~7_combout\ & ((\OPP~combout\(3) & ((\reg4|N_dffs:4:stage_i|q~13_combout\))) # (!\OPP~combout\(3) & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~7_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(4),
	datac => \OPP~combout\(3),
	datad => \reg4|N_dffs:4:stage_i|q~13_combout\,
	combout => \reg4|N_dffs:4:stage_i|q~14_combout\);

-- Location: LCFF_X26_Y21_N17
\reg4|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:4:stage_i|q~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y23_N8
\reg4|N_dffs:5:stage_i|q~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~15_combout\ = (\OPP~combout\(3) & (\FPU_SW_8~combout\ & ((\OPP~combout\(1)) # (\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(3),
	datac => \OPP~combout\(2),
	datad => \FPU_SW_8~combout\,
	combout => \reg4|N_dffs:5:stage_i|q~15_combout\);

-- Location: LCCOMB_X26_Y23_N14
\reg4|N_dffs:5:stage_i|q~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~9_combout\ = (\OPP~combout\(3) & (\FPU_SW_8~combout\ & (\OPP~combout\(1) $ (\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(3),
	datac => \OPP~combout\(2),
	datad => \FPU_SW_8~combout\,
	combout => \reg4|N_dffs:5:stage_i|q~9_combout\);

-- Location: LCCOMB_X23_Y19_N8
\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:1:stage_i|Cout~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:1:stage_i|Cout~4_combout\ = (!\ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Y[1]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:1:stage_i|Cout~4_combout\);

-- Location: LCCOMB_X23_Y20_N2
\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\) # (\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\))) # (!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ & (\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ 
-- & (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ $ (!\ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y23_N18
\ALU_op|FPUUnit|add_component|stage_10|Y[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_10|Y[6]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\ & (((\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\ & (((!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:1:stage_i|Cout~4_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:1:stage_i|Cout~4_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_10|Y[6]~0_combout\);

-- Location: LCCOMB_X26_Y23_N24
\reg4|N_dffs:5:stage_i|q~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~8_combout\ = (\OPP~combout\(1) & (\ALU_op|FPUUnit|add_component|stage_10|Y[6]~0_combout\ $ (((\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\) # (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_10|Y[6]~0_combout\,
	combout => \reg4|N_dffs:5:stage_i|q~8_combout\);

-- Location: LCCOMB_X26_Y23_N2
\reg4|N_dffs:5:stage_i|q~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~16_combout\ = ((\OPP~combout\(2) & \FPU_SW_8~combout\)) # (!\OPP~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(3),
	datac => \OPP~combout\(2),
	datad => \FPU_SW_8~combout\,
	combout => \reg4|N_dffs:5:stage_i|q~16_combout\);

-- Location: LCCOMB_X30_Y15_N30
\ALU_op|FPUUnit|mul_component|Mux6~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~82_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~60_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~60_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~81_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~82_combout\);

-- Location: LCCOMB_X30_Y15_N6
\ALU_op|FPUUnit|mul_component|Mux6~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~93_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~82_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~82_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~92_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~93_combout\);

-- Location: LCCOMB_X30_Y16_N24
\reg4|N_dffs:5:stage_i|q~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~10_combout\ = (\reg3|N_dffs:3:stage_i|q~13_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14)) # ((\reg3|N_dffs:3:stage_i|q~12_combout\)))) # (!\reg3|N_dffs:3:stage_i|q~13_combout\ & 
-- (((\ALU_op|FPUUnit|mul_component|Mux6~89_combout\ & !\reg3|N_dffs:3:stage_i|q~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~13_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14),
	datac => \ALU_op|FPUUnit|mul_component|Mux6~89_combout\,
	datad => \reg3|N_dffs:3:stage_i|q~12_combout\,
	combout => \reg4|N_dffs:5:stage_i|q~10_combout\);

-- Location: LCCOMB_X30_Y16_N10
\reg4|N_dffs:5:stage_i|q~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~11_combout\ = (\reg3|N_dffs:3:stage_i|q~12_combout\ & ((\reg4|N_dffs:5:stage_i|q~10_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\)) # (!\reg4|N_dffs:5:stage_i|q~10_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux6~32_combout\))))) # (!\reg3|N_dffs:3:stage_i|q~12_combout\ & (((\reg4|N_dffs:5:stage_i|q~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~12_combout\,
	datac => \reg4|N_dffs:5:stage_i|q~10_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~32_combout\,
	combout => \reg4|N_dffs:5:stage_i|q~11_combout\);

-- Location: LCCOMB_X27_Y20_N26
\reg4|N_dffs:5:stage_i|q~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~22_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~45_combout\ & (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\ & (((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~45_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~31_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~33_combout\,
	combout => \reg4|N_dffs:5:stage_i|q~22_combout\);

-- Location: LCCOMB_X23_Y20_N10
\reg4|N_dffs:5:stage_i|q~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~20_combout\ = (\OPP~combout\(1) & (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (!\ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\ & \reg4|N_dffs:5:stage_i|q~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\,
	datad => \reg4|N_dffs:5:stage_i|q~22_combout\,
	combout => \reg4|N_dffs:5:stage_i|q~20_combout\);

-- Location: LCCOMB_X27_Y16_N6
\reg4|N_dffs:5:stage_i|q~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~13_combout\ = (\reg4|N_dffs:5:stage_i|q~12_combout\ & ((\reg4|N_dffs:4:stage_i|q~4_combout\ & (\reg4|N_dffs:5:stage_i|q~11_combout\)) # (!\reg4|N_dffs:4:stage_i|q~4_combout\ & ((\reg4|N_dffs:5:stage_i|q~20_combout\))))) # 
-- (!\reg4|N_dffs:5:stage_i|q~12_combout\ & (!\reg4|N_dffs:4:stage_i|q~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:5:stage_i|q~12_combout\,
	datab => \reg4|N_dffs:4:stage_i|q~4_combout\,
	datac => \reg4|N_dffs:5:stage_i|q~11_combout\,
	datad => \reg4|N_dffs:5:stage_i|q~20_combout\,
	combout => \reg4|N_dffs:5:stage_i|q~13_combout\);

-- Location: LCCOMB_X27_Y16_N4
\reg4|N_dffs:5:stage_i|q~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~14_combout\ = (\reg4|N_dffs:4:stage_i|q~5_combout\ & ((\reg4|N_dffs:5:stage_i|q~13_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~93_combout\))) # (!\reg4|N_dffs:5:stage_i|q~13_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~95_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~5_combout\ & (((\reg4|N_dffs:5:stage_i|q~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~95_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~93_combout\,
	datac => \reg4|N_dffs:4:stage_i|q~5_combout\,
	datad => \reg4|N_dffs:5:stage_i|q~13_combout\,
	combout => \reg4|N_dffs:5:stage_i|q~14_combout\);

-- Location: LCCOMB_X26_Y23_N0
\reg4|N_dffs:5:stage_i|q~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~21_combout\ = (!\OPP~combout\(0) & (\reg4|N_dffs:5:stage_i|q~14_combout\ & ((\OPP~combout\(2)) # (\OPP~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(2),
	datac => \OPP~combout\(1),
	datad => \reg4|N_dffs:5:stage_i|q~14_combout\,
	combout => \reg4|N_dffs:5:stage_i|q~21_combout\);

-- Location: LCCOMB_X26_Y23_N28
\reg4|N_dffs:5:stage_i|q~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~17_combout\ = (\reg4|N_dffs:5:stage_i|q~16_combout\ & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(5) & (!\reg4|N_dffs:5:stage_i|q~15_combout\))) # (!\reg4|N_dffs:5:stage_i|q~16_combout\ & 
-- (((\reg4|N_dffs:5:stage_i|q~15_combout\) # (\reg4|N_dffs:5:stage_i|q~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(5),
	datab => \reg4|N_dffs:5:stage_i|q~16_combout\,
	datac => \reg4|N_dffs:5:stage_i|q~15_combout\,
	datad => \reg4|N_dffs:5:stage_i|q~21_combout\,
	combout => \reg4|N_dffs:5:stage_i|q~17_combout\);

-- Location: LCCOMB_X26_Y23_N30
\reg4|N_dffs:5:stage_i|q~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~18_combout\ = (\reg4|N_dffs:5:stage_i|q~9_combout\ & ((\reg4|N_dffs:5:stage_i|q~17_combout\ & ((\reg4|N_dffs:5:stage_i|q~8_combout\))) # (!\reg4|N_dffs:5:stage_i|q~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\)))) # (!\reg4|N_dffs:5:stage_i|q~9_combout\ & (((\reg4|N_dffs:5:stage_i|q~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\,
	datab => \reg4|N_dffs:5:stage_i|q~9_combout\,
	datac => \reg4|N_dffs:5:stage_i|q~8_combout\,
	datad => \reg4|N_dffs:5:stage_i|q~17_combout\,
	combout => \reg4|N_dffs:5:stage_i|q~18_combout\);

-- Location: LCCOMB_X26_Y23_N16
\reg4|N_dffs:5:stage_i|q~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:5:stage_i|q~19_combout\ = (!\rst~combout\ & (\reg4|N_dffs:5:stage_i|q~18_combout\ & ((!\OPP~combout\(0)) # (!\reg4|N_dffs:5:stage_i|q~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \reg4|N_dffs:5:stage_i|q~15_combout\,
	datac => \OPP~combout\(0),
	datad => \reg4|N_dffs:5:stage_i|q~18_combout\,
	combout => \reg4|N_dffs:5:stage_i|q~19_combout\);

-- Location: LCFF_X26_Y23_N17
\reg4|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:5:stage_i|q~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X30_Y16_N12
\reg4|N_dffs:6:stage_i|q~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:6:stage_i|q~8_combout\ = (\reg3|N_dffs:3:stage_i|q~13_combout\ & (\reg3|N_dffs:3:stage_i|q~12_combout\)) # (!\reg3|N_dffs:3:stage_i|q~13_combout\ & ((\reg3|N_dffs:3:stage_i|q~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~47_combout\)) # 
-- (!\reg3|N_dffs:3:stage_i|q~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~13_combout\,
	datab => \reg3|N_dffs:3:stage_i|q~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~47_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~98_combout\,
	combout => \reg4|N_dffs:6:stage_i|q~8_combout\);

-- Location: LCCOMB_X30_Y16_N18
\reg4|N_dffs:6:stage_i|q~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:6:stage_i|q~9_combout\ = (\reg3|N_dffs:3:stage_i|q~13_combout\ & ((\reg4|N_dffs:6:stage_i|q~8_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\))) # (!\reg4|N_dffs:6:stage_i|q~8_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15))))) # (!\reg3|N_dffs:3:stage_i|q~13_combout\ & (((\reg4|N_dffs:6:stage_i|q~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:3:stage_i|q~13_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15),
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datad => \reg4|N_dffs:6:stage_i|q~8_combout\,
	combout => \reg4|N_dffs:6:stage_i|q~9_combout\);

-- Location: LCCOMB_X24_Y20_N30
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~34_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~42_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~40_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~42_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~34_combout\);

-- Location: LCCOMB_X23_Y20_N12
\reg4|N_dffs:6:stage_i|q~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:6:stage_i|q~17_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & ((\ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~34_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~33_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_5|Y[2]~29_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~33_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~34_combout\,
	combout => \reg4|N_dffs:6:stage_i|q~17_combout\);

-- Location: LCCOMB_X23_Y20_N16
\reg4|N_dffs:6:stage_i|q~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:6:stage_i|q~15_combout\ = (\OPP~combout\(1) & (\ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\ & (!\ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\ & \reg4|N_dffs:6:stage_i|q~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \ALU_op|FPUUnit|add_component|stage_5|process_0~9_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_5|Y[3]~34_combout\,
	datad => \reg4|N_dffs:6:stage_i|q~17_combout\,
	combout => \reg4|N_dffs:6:stage_i|q~15_combout\);

-- Location: LCCOMB_X27_Y16_N26
\reg4|N_dffs:6:stage_i|q~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:6:stage_i|q~10_combout\ = (\reg4|N_dffs:5:stage_i|q~12_combout\ & ((\reg4|N_dffs:4:stage_i|q~4_combout\ & (\reg4|N_dffs:6:stage_i|q~9_combout\)) # (!\reg4|N_dffs:4:stage_i|q~4_combout\ & ((\reg4|N_dffs:6:stage_i|q~15_combout\))))) # 
-- (!\reg4|N_dffs:5:stage_i|q~12_combout\ & (!\reg4|N_dffs:4:stage_i|q~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:5:stage_i|q~12_combout\,
	datab => \reg4|N_dffs:4:stage_i|q~4_combout\,
	datac => \reg4|N_dffs:6:stage_i|q~9_combout\,
	datad => \reg4|N_dffs:6:stage_i|q~15_combout\,
	combout => \reg4|N_dffs:6:stage_i|q~10_combout\);

-- Location: LCCOMB_X27_Y16_N8
\reg4|N_dffs:6:stage_i|q~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:6:stage_i|q~11_combout\ = (\reg4|N_dffs:4:stage_i|q~5_combout\ & ((\reg4|N_dffs:6:stage_i|q~10_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~100_combout\))) # (!\reg4|N_dffs:6:stage_i|q~10_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux6~102_combout\)))) # (!\reg4|N_dffs:4:stage_i|q~5_combout\ & (((\reg4|N_dffs:6:stage_i|q~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg4|N_dffs:4:stage_i|q~5_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux6~102_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~100_combout\,
	datad => \reg4|N_dffs:6:stage_i|q~10_combout\,
	combout => \reg4|N_dffs:6:stage_i|q~11_combout\);

-- Location: LCCOMB_X26_Y23_N26
\reg4|N_dffs:6:stage_i|q~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:6:stage_i|q~16_combout\ = (!\OPP~combout\(0) & (\reg4|N_dffs:6:stage_i|q~11_combout\ & ((\OPP~combout\(2)) # (\OPP~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(2),
	datac => \OPP~combout\(1),
	datad => \reg4|N_dffs:6:stage_i|q~11_combout\,
	combout => \reg4|N_dffs:6:stage_i|q~16_combout\);

-- Location: LCCOMB_X26_Y23_N4
\reg4|N_dffs:6:stage_i|q~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:6:stage_i|q~12_combout\ = (\reg4|N_dffs:5:stage_i|q~16_combout\ & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(6) & (!\reg4|N_dffs:5:stage_i|q~15_combout\))) # (!\reg4|N_dffs:5:stage_i|q~16_combout\ & 
-- (((\reg4|N_dffs:5:stage_i|q~15_combout\) # (\reg4|N_dffs:6:stage_i|q~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(6),
	datab => \reg4|N_dffs:5:stage_i|q~16_combout\,
	datac => \reg4|N_dffs:5:stage_i|q~15_combout\,
	datad => \reg4|N_dffs:6:stage_i|q~16_combout\,
	combout => \reg4|N_dffs:6:stage_i|q~12_combout\);

-- Location: LCCOMB_X26_Y23_N12
\reg4|N_dffs:6:stage_i|q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:6:stage_i|q~6_combout\ = (\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ & (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\))) # (!\ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\ & (((\ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_1|Y[0]~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	combout => \reg4|N_dffs:6:stage_i|q~6_combout\);

-- Location: LCCOMB_X26_Y23_N10
\reg4|N_dffs:6:stage_i|q~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:6:stage_i|q~7_combout\ = (\OPP~combout\(1) & \reg4|N_dffs:6:stage_i|q~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \OPP~combout\(1),
	datad => \reg4|N_dffs:6:stage_i|q~6_combout\,
	combout => \reg4|N_dffs:6:stage_i|q~7_combout\);

-- Location: LCCOMB_X26_Y23_N22
\reg4|N_dffs:6:stage_i|q~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:6:stage_i|q~13_combout\ = (\reg4|N_dffs:5:stage_i|q~9_combout\ & ((\reg4|N_dffs:6:stage_i|q~12_combout\ & ((\reg4|N_dffs:6:stage_i|q~7_combout\))) # (!\reg4|N_dffs:6:stage_i|q~12_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\)))) # (!\reg4|N_dffs:5:stage_i|q~9_combout\ & (((\reg4|N_dffs:6:stage_i|q~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\,
	datab => \reg4|N_dffs:5:stage_i|q~9_combout\,
	datac => \reg4|N_dffs:6:stage_i|q~12_combout\,
	datad => \reg4|N_dffs:6:stage_i|q~7_combout\,
	combout => \reg4|N_dffs:6:stage_i|q~13_combout\);

-- Location: LCCOMB_X26_Y23_N6
\reg4|N_dffs:6:stage_i|q~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:6:stage_i|q~14_combout\ = (!\rst~combout\ & (\reg4|N_dffs:6:stage_i|q~13_combout\ & ((!\OPP~combout\(0)) # (!\reg4|N_dffs:5:stage_i|q~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \reg4|N_dffs:5:stage_i|q~15_combout\,
	datac => \OPP~combout\(0),
	datad => \reg4|N_dffs:6:stage_i|q~13_combout\,
	combout => \reg4|N_dffs:6:stage_i|q~14_combout\);

-- Location: LCFF_X26_Y23_N7
\reg4|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:6:stage_i|q~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y21_N4
\ALU_op|FPUUnit|add_component|SUM[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|SUM[31]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\ & 
-- ((\reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\ & (\reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\ & (\reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datab => \reg1|N_dffs:7:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~2_combout\,
	combout => \ALU_op|FPUUnit|add_component|SUM[31]~0_combout\);

-- Location: LCCOMB_X27_Y20_N30
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~37_combout\ = (\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~45_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~45_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~46_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|Y[1]~26_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~37_combout\);

-- Location: LCCOMB_X27_Y20_N22
\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~54_combout\ = (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\ & ((\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~37_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\ & (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~55_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~63_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~36_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~37_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~54_combout\);

-- Location: LCCOMB_X27_Y14_N30
\ALU_op|FPUUnit|mul_component|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux7~2_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux6~97_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux6~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux6~97_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux7~2_combout\);

-- Location: LCCOMB_X27_Y14_N24
\ALU_op|FPUUnit|mul_component|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux7~3_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux7~0_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux7~1_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux7~1_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux7~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux7~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux7~3_combout\);

-- Location: LCCOMB_X24_Y21_N30
\ALU_op|FPUUnit|selector|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux16~0_combout\ = (\FPU_SW_8~combout\ & (\OPP~combout\(2))) # (!\FPU_SW_8~combout\ & ((\OPP~combout\(2) & ((\ALU_op|FPUUnit|mul_component|Mux7~3_combout\))) # (!\OPP~combout\(2) & 
-- (\ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \OPP~combout\(2),
	datac => \ALU_op|FPUUnit|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~54_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux7~3_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux16~0_combout\);

-- Location: LCCOMB_X24_Y21_N12
\ALU_op|FPUUnit|selector|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux16~1_combout\ = (\FPU_SW_8~combout\ & ((\ALU_op|FPUUnit|selector|Mux16~0_combout\ & (\ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\)) # (!\ALU_op|FPUUnit|selector|Mux16~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|SUM[31]~0_combout\))))) # (!\FPU_SW_8~combout\ & (((\ALU_op|FPUUnit|selector|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|SUM[31]~0_combout\,
	datad => \ALU_op|FPUUnit|selector|Mux16~0_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux16~1_combout\);

-- Location: LCCOMB_X24_Y21_N18
\ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~3_combout\ = (!\OPP~combout\(0) & (\ALU_op|FPUUnit|selector|Mux16~1_combout\ & (\OPP~combout\(1) $ (\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(1),
	datac => \OPP~combout\(2),
	datad => \ALU_op|FPUUnit|selector|Mux16~1_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~3_combout\);

-- Location: LCCOMB_X25_Y21_N16
\reg4|N_dffs:7:stage_i|q~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:7:stage_i|q~feeder_combout\ = \ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU_op|OutputSelector|MUX_HI_prepare|Y[7]~3_combout\,
	combout => \reg4|N_dffs:7:stage_i|q~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N6
\ALU_op|ArithmeticUnit|mux_bits_A|Y[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[23]~23_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~regout\,
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[23]~23_combout\);

-- Location: LCCOMB_X23_Y21_N22
\ALU_op|ArithmeticUnit|mux_bits_A|Y[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[22]~22_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~regout\,
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[22]~22_combout\);

-- Location: LCCOMB_X22_Y21_N26
\ALU_op|ArithmeticUnit|mux_bits_A|Y[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[21]~21_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~regout\,
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[21]~21_combout\);

-- Location: LCCOMB_X22_Y21_N18
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[20]~20_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[20]~19_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[20]~20_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[20]~19_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[20]~19_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[20]~20_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X22_Y21_N14
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[21]~21_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[21]~20_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[21]~21_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[21]~20_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[21]~20_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[21]~21_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y21_N28
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[22]~22_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[22]~21_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[22]~22_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[22]~21_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[22]~21_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[22]~22_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y21_N30
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_B|Y[23]~22_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[23]~23_combout\ $ (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[23]~22_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[23]~23_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y21_N2
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT23\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~0_combout\);

-- Location: LCFF_X23_Y21_N3
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(7));

-- Location: LCFF_X25_Y21_N17
\reg4|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:7:stage_i|q~feeder_combout\,
	sdata => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(7),
	sclr => \rst~combout\,
	sload => \ALT_INV_OPP~combout\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y21_N4
\ALU_op|ArithmeticUnit|mux_bits_B|Y[24]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[24]~23_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datab => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT24\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[24]~23_combout\);

-- Location: LCCOMB_X23_Y21_N14
\ALU_op|ArithmeticUnit|mux_bits_A|Y[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[24]~24_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:8:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:8:stage_i|q~regout\,
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[24]~24_combout\);

-- Location: LCCOMB_X23_Y21_N18
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[23]~23_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[23]~22_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[23]~23_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[23]~22_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[23]~22_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[23]~23_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y21_N0
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|sum~combout\ = \OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[24]~23_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[24]~24_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[24]~23_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[24]~24_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y21_N8
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux7~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT24\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datac => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux7~0_combout\);

-- Location: LCFF_X23_Y21_N9
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux7~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(8));

-- Location: LCCOMB_X20_Y21_N0
\reg4|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:8:stage_i|q~0_combout\ = (!\OPP~combout\(3) & (!\rst~combout\ & \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(3),
	datac => \rst~combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(8),
	combout => \reg4|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y21_N1
\reg4|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:8:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:8:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y22_N14
\ALU_op|ArithmeticUnit|mux_bits_B|Y[25]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[25]~24_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT25\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[25]~24_combout\);

-- Location: LCCOMB_X23_Y21_N26
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[24]~24_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|Cout~0_combout\) # 
-- (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[24]~23_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[24]~24_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|Cout~0_combout\ & (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[24]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[24]~23_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[24]~24_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:23:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y22_N4
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:9:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:9:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|sum~combout\ & ((\OPP~combout\(0)) # ((!\OPP~combout\(1)) # (!\OPP~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \OPP~combout\(2),
	datac => \OPP~combout\(1),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:9:stage_i|q~2_combout\);

-- Location: LCFF_X26_Y22_N5
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:9:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y22_N6
\ALU_op|ArithmeticUnit|mux_bits_A|Y[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[25]~25_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:9:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:9:stage_i|q~regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[25]~25_combout\);

-- Location: LCCOMB_X26_Y22_N28
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|sum~combout\ = \OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[25]~24_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|Cout~0_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[25]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[25]~24_combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|Cout~0_combout\,
	datad => \ALU_op|ArithmeticUnit|mux_bits_A|Y[25]~25_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y22_N0
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux6~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT25\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \OPP~combout\(0),
	datac => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux6~0_combout\);

-- Location: LCFF_X26_Y22_N1
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux6~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(9));

-- Location: LCCOMB_X26_Y23_N20
\reg4|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:9:stage_i|q~0_combout\ = (!\rst~combout\ & (!\OPP~combout\(3) & \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datac => \OPP~combout\(3),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(9),
	combout => \reg4|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCFF_X26_Y23_N21
\reg4|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:9:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y22_N18
\ALU_op|ArithmeticUnit|mux_bits_A|Y[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[26]~26_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:10:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:10:stage_i|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datad => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[26]~26_combout\);

-- Location: LCCOMB_X27_Y22_N0
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[25]~25_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[25]~24_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[25]~25_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[25]~24_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[25]~24_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[25]~25_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:24:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y22_N26
\ALU_op|ArithmeticUnit|mux_bits_B|Y[26]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[26]~25_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[26]~25_combout\);

-- Location: LCCOMB_X26_Y22_N12
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|sum~combout\ = \OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[26]~26_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|Cout~0_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[26]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[26]~26_combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|Cout~0_combout\,
	datad => \ALU_op|ArithmeticUnit|mux_bits_B|Y[26]~25_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y22_N2
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux5~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT26\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux5~0_combout\);

-- Location: LCFF_X26_Y22_N3
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux5~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(10));

-- Location: LCCOMB_X27_Y23_N4
\reg4|N_dffs:10:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:10:stage_i|q~0_combout\ = (!\OPP~combout\(3) & (!\rst~combout\ & \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(3),
	datac => \rst~combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(10),
	combout => \reg4|N_dffs:10:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y23_N5
\reg4|N_dffs:10:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:10:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:10:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y22_N10
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:11:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:11:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(2))) # (!\OPP~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:11:stage_i|q~2_combout\);

-- Location: LCFF_X27_Y22_N11
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:11:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y22_N8
\ALU_op|ArithmeticUnit|mux_bits_A|Y[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[27]~27_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:11:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datab => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:11:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[27]~27_combout\);

-- Location: LCCOMB_X27_Y22_N2
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[26]~26_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[26]~25_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[26]~26_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[26]~25_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[26]~26_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[26]~25_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:25:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X27_Y22_N22
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_B|Y[27]~26_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[27]~27_combout\ $ (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[27]~26_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[27]~27_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|sum~combout\);

-- Location: LCCOMB_X27_Y22_N20
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux4~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT27\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux4~0_combout\);

-- Location: LCFF_X27_Y22_N21
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux4~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(11));

-- Location: LCCOMB_X27_Y23_N10
\reg4|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:11:stage_i|q~0_combout\ = (!\OPP~combout\(3) & (!\rst~combout\ & \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(3),
	datac => \rst~combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(11),
	combout => \reg4|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y23_N11
\reg4|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:11:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y22_N4
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:12:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:12:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(2))) # (!\OPP~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:12:stage_i|q~2_combout\);

-- Location: LCFF_X27_Y22_N5
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:12:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y22_N30
\ALU_op|ArithmeticUnit|mux_bits_A|Y[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[28]~28_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:12:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datab => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:12:stage_i|q~regout\,
	datad => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[28]~28_combout\);

-- Location: LCCOMB_X27_Y22_N28
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[27]~27_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[27]~26_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[27]~27_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[27]~26_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[27]~26_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[27]~27_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:26:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X27_Y22_N12
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_B|Y[28]~27_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[28]~28_combout\ $ (\OPP~combout\(0) $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[28]~27_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[28]~28_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|sum~combout\);

-- Location: LCCOMB_X27_Y22_N14
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux3~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT28\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux3~0_combout\);

-- Location: LCFF_X27_Y22_N15
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux3~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(12));

-- Location: LCCOMB_X27_Y23_N0
\reg4|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:12:stage_i|q~0_combout\ = (!\OPP~combout\(3) & (!\rst~combout\ & \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(3),
	datac => \rst~combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(12),
	combout => \reg4|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y23_N1
\reg4|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:12:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y21_N14
\ALU_op|ArithmeticUnit|mux_bits_A|Y[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[29]~29_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:13:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:13:stage_i|q~regout\,
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[29]~29_combout\);

-- Location: LCCOMB_X27_Y22_N18
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[28]~28_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[28]~27_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[28]~28_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[28]~27_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[28]~27_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[28]~28_combout\,
	datac => \OPP~combout\(0),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:27:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X27_Y21_N24
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_B|Y[29]~28_combout\ $ (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[29]~29_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[29]~28_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[29]~29_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|sum~combout\);

-- Location: LCCOMB_X27_Y21_N20
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux2~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT29\))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(0),
	datab => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|sum~combout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT29\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux2~0_combout\);

-- Location: LCFF_X27_Y21_N21
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux2~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(13));

-- Location: LCCOMB_X27_Y23_N22
\reg4|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:13:stage_i|q~0_combout\ = (!\rst~combout\ & (!\OPP~combout\(3) & \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \OPP~combout\(3),
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(13),
	combout => \reg4|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y23_N23
\reg4|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:13:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y21_N2
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:14:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:14:stage_i|q~2_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|sum~combout\ & (((\OPP~combout\(0)) # (!\OPP~combout\(2))) # (!\OPP~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OPP~combout\(1),
	datab => \OPP~combout\(0),
	datac => \OPP~combout\(2),
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:14:stage_i|q~2_combout\);

-- Location: LCFF_X27_Y21_N3
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:14:stage_i|q~2_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y21_N8
\ALU_op|ArithmeticUnit|mux_bits_A|Y[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[30]~30_combout\ = (\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:14:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datab => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:14:stage_i|q~regout\,
	datac => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[30]~30_combout\);

-- Location: LCCOMB_X27_Y21_N0
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[29]~29_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[29]~28_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[29]~29_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[29]~28_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[29]~28_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[29]~29_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:28:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X27_Y21_N26
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_B|Y[30]~29_combout\ $ (\OPP~combout\(0) $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[30]~30_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[30]~29_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[30]~30_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|sum~combout\);

-- Location: LCCOMB_X27_Y21_N22
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux1~0_combout\ = (\reg3|N_dffs:2:stage_i|q~6_combout\ & ((\OPP~combout\(0) & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT30\)) # (!\OPP~combout\(0) & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \OPP~combout\(0),
	datac => \reg3|N_dffs:2:stage_i|q~6_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux1~0_combout\);

-- Location: LCFF_X27_Y21_N23
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux1~0_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(14));

-- Location: LCCOMB_X27_Y23_N24
\reg4|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:14:stage_i|q~0_combout\ = (!\OPP~combout\(3) & (!\rst~combout\ & \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(3),
	datac => \rst~combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(14),
	combout => \reg4|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y23_N25
\reg4|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:14:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y22_N16
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~0_combout\ = \OPP~combout\(0) $ (((\ALU_op|ArithmeticUnit|mac_enable~regout\ & (\reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # 
-- (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT31\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg2|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~0_combout\);

-- Location: LCCOMB_X27_Y21_N4
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:15:stage_i|q~0_combout\ = (!\ALU_op|ArithmeticUnit|mac_rst~combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~0_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mac_rst~combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~0_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~1_combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y21_N5
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:15:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:15:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y21_N18
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[30]~30_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[30]~29_combout\ $ (\OPP~combout\(0))))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[30]~30_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[30]~29_combout\ $ (\OPP~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[30]~29_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[30]~30_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:29:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X27_Y21_N28
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~1_combout\ = \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|Cout~0_combout\ $ (((\ALU_op|ArithmeticUnit|mac_enable~regout\ & 
-- (\reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|mac_enable~regout\ & ((\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:15:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_enable~regout\,
	datab => \reg1|N_dffs:15:stage_i|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:15:stage_i|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:30:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~1_combout\);

-- Location: LCCOMB_X27_Y21_N10
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~2_combout\ = (\OPP~combout\(0) & (((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT31\)))) # (!\OPP~combout\(0) & 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~0_combout\ $ (((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~0_combout\,
	datab => \OPP~combout\(0),
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:31:stage_i|sum~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~2_combout\);

-- Location: LCCOMB_X27_Y21_N12
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~3_combout\ = (!\OPP~combout\(2) & (!\OPP~combout\(1) & \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(2),
	datac => \OPP~combout\(1),
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~2_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~3_combout\);

-- Location: LCFF_X27_Y21_N13
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~3_combout\,
	ena => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(15));

-- Location: LCCOMB_X27_Y23_N26
\reg4|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg4|N_dffs:15:stage_i|q~0_combout\ = (!\OPP~combout\(3) & (!\rst~combout\ & \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OPP~combout\(3),
	datac => \rst~combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(15),
	combout => \reg4|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y23_N27
\reg4|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \reg4|N_dffs:15:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg4|N_dffs:15:stage_i|q~regout\);

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:0:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(0));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:1:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(1));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:2:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(2));

-- Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:3:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(3));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:4:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(4));

-- Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:5:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(5));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:6:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(6));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:7:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(7));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:8:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(8));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:9:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(9));

-- Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:10:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(10));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:11:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(11));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:12:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(12));

-- Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:13:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(13));

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:14:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(14));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg3|N_dffs:15:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI(15));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:0:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(0));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:1:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(1));

-- Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:2:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(2));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:3:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(3));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:4:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(4));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:5:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(5));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:6:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(6));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:7:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(7));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:8:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(8));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:9:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(9));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:10:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(10));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:11:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(11));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:12:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(12));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:13:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(13));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:14:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(14));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg4|N_dffs:15:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO(15));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\STATUS[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_STATUS(0));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\STATUS[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_STATUS(1));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\STATUS[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_STATUS(2));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\STATUS[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_STATUS(3));

-- Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\STATUS[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_STATUS(4));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\STATUS[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_STATUS(5));
END structure;


