INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/new/Video_timing_controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_timing_controler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/new/Video_Background.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Background
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/new/RGB_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.ip_user_files/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.ip_user_files/bd/system/ip/system_Video_timing_control_0_0/sim/system_Video_timing_control_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Video_timing_control_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.ip_user_files/bd/system/ip/system_Video_Background_0_0/sim/system_Video_Background_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Video_Background_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.ip_user_files/bd/system/ip/system_RGB_Decoder_0_0/sim/system_RGB_Decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_RGB_Decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
