12:28:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\FPGA\Software\Zybo_Z7-20\UART_DDR\temp_xsdb_launch_script.tcl
12:28:43 INFO  : XSCT server has started successfully.
12:28:43 INFO  : Successfully done setting XSCT server connection channel  
12:28:43 INFO  : plnx-install-location is set to ''
12:28:43 INFO  : Successfully done setting workspace for the tool. 
12:29:00 INFO  : Platform repository initialization has completed.
12:29:01 INFO  : Registering command handlers for Vitis TCF services
12:29:04 INFO  : Successfully done query RDI_DATADIR 
12:30:00 INFO  : Result from executing command 'getProjects': UART_DDR_wrapper
12:30:00 INFO  : Result from executing command 'getPlatforms': 
12:30:00 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:30:01 INFO  : Platform 'UART_DDR_wrapper' is added to custom repositories.
12:30:24 INFO  : Platform 'UART_DDR_wrapper' is added to custom repositories.
12:30:57 ERROR : (XSDB Server)xtime_l.c:45:9: note: '#pragma message: For the sleep routines, Global timer is being used'
   45 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

12:30:58 ERROR : (XSDB Server)arm-none-eabi-ar: creating ps7_cortexa9_0/lib/libxil.a

12:30:59 INFO  : Result from executing command 'getProjects': UART_DDR_wrapper
12:30:59 INFO  : Result from executing command 'getPlatforms': UART_DDR_wrapper|C:/Users/luisr/Desktop/FPGA/Software/Zybo_Z7-20/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/UART_DDR_wrapper.xpfm
12:31:08 INFO  : Result from executing command 'getProjects': UART_DDR_wrapper
12:31:08 INFO  : Result from executing command 'getPlatforms': UART_DDR_wrapper|C:/Users/luisr/Desktop/FPGA/Software/Zybo_Z7-20/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/UART_DDR_wrapper.xpfm
12:31:08 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
12:31:24 INFO  : Checking for BSP changes to sync application flags for project 'UART_DDR'...
12:31:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
12:31:39 INFO  : 'jtag frequency' command is executed.
12:31:39 INFO  : Context for 'APU' is selected.
12:31:39 INFO  : System reset is completed.
12:31:42 INFO  : 'after 3000' command is executed.
12:31:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
12:31:45 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/FPGA/Software/Zybo_Z7-20/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit"
12:31:45 INFO  : Context for 'APU' is selected.
12:31:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/FPGA/Software/Zybo_Z7-20/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa'.
12:31:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:45 INFO  : Context for 'APU' is selected.
12:31:45 INFO  : Sourcing of 'C:/Users/luisr/Desktop/FPGA/Software/Zybo_Z7-20/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl' is done.
12:31:46 INFO  : 'ps7_init' command is executed.
12:31:46 INFO  : 'ps7_post_config' command is executed.
12:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:47 INFO  : The application 'C:/Users/luisr/Desktop/FPGA/Software/Zybo_Z7-20/UART_DDR/UART_DDR/Debug/UART_DDR.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/FPGA/Software/Zybo_Z7-20/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/FPGA/Software/Zybo_Z7-20/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/hw/UART_DDR_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/FPGA/Software/Zybo_Z7-20/UART_DDR/UART_DDR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/FPGA/Software/Zybo_Z7-20/UART_DDR/UART_DDR/Debug/UART_DDR.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:47 INFO  : 'con' command is executed.
12:31:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:31:47 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\FPGA\Software\Zybo_Z7-20\UART_DDR\UART_DDR_system\_ide\scripts\debugger_uart_ddr-default.tcl'
