Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: pc_one.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pc_one.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pc_one"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : pc_one
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\sign_ext_12_to_32.v" into library work
Parsing module <sign_ext_12_to_32>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\register_file.v" into library work
Parsing module <reg_file>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\pc_src_control.v" into library work
Parsing module <pc_src_control>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\pc.v" into library work
Parsing module <pc>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\mux_5X1.v" into library work
Parsing module <mux_5x1>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\mux_4X1.v" into library work
Parsing module <mux_4X1>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\main_alu.v" into library work
Parsing module <main_alu>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\control_unit.v" into library work
Parsing module <control_unit>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\alu_control.v" into library work
Parsing module <alu_control>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\adder32.v" into library work
Parsing module <adder32>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\UART\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\core.v" into library work
Parsing module <core>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\MMU\MMU.v" into library work
Parsing module <MMU>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\memory\rom.v" into library work
Parsing module <rom>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\memory\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "D:\git-clones\pc-one\hardware\pc_one\pc_one.v" into library work
Parsing module <pc_one>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pc_one>.

Elaborating module <MMU>.

Elaborating module <core>.

Elaborating module <pc>.

Elaborating module <sign_ext_12_to_32>.

Elaborating module <control_unit>.

Elaborating module <alu_control>.

Elaborating module <pc_src_control>.

Elaborating module <reg_file>.

Elaborating module <mux_4X1>.

Elaborating module <main_alu>.

Elaborating module <adder32>.

Elaborating module <mux_5x1>.

Elaborating module <ram>.

Elaborating module <rom>.
Reading initialization file \"D:/git-clones/pc-one/tests/pc_one/test_cases/generated_hex/asm_tests_test_basic_asm/test_basic_asm.hex\".
WARNING:HDLCompiler:1670 - "D:\git-clones\pc-one\hardware\memory\rom.v" Line 28: Signal <mem> in initial block is partially initialized.

Elaborating module <uart_tx>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pc_one>.
    Related source file is "D:\git-clones\pc-one\hardware\pc_one\pc_one.v".
    Summary:
	no macro.
Unit <pc_one> synthesized.

Synthesizing Unit <MMU>.
    Related source file is "D:\git-clones\pc-one\hardware\MMU\MMU.v".
    Found 32-bit comparator lessequal for signal <n0000> created at line 15
    Found 32-bit comparator lessequal for signal <n0002> created at line 15
    Summary:
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <MMU> synthesized.

Synthesizing Unit <core>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\core.v".
    Summary:
	no macro.
Unit <core> synthesized.

Synthesizing Unit <pc>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\pc.v".
    Found 32-bit register for signal <pc_value>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pc> synthesized.

Synthesizing Unit <sign_ext_12_to_32>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\sign_ext_12_to_32.v".
WARNING:Xst:647 - Input <instruction<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sign_ext_12_to_32> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\control_unit.v".
    Summary:
	no macro.
Unit <control_unit> synthesized.

Synthesizing Unit <alu_control>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\alu_control.v".
WARNING:Xst:647 - Input <fun7<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fun7<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit 4-to-1 multiplexer for signal <out> created at line 59.
    Summary:
	inferred   2 Multiplexer(s).
Unit <alu_control> synthesized.

Synthesizing Unit <pc_src_control>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\pc_src_control.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <pc_src_control> synthesized.

Synthesizing Unit <reg_file>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\register_file.v".
    Found 1024-bit register for signal <n0046[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <src1_reg_value> created at line 28.
    Found 32-bit 32-to-1 multiplexer for signal <src2_reg_value> created at line 29.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <reg_file> synthesized.

Synthesizing Unit <mux_4X1>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\mux_4X1.v".
    Found 32-bit 4-to-1 multiplexer for signal <out> created at line 13.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_4X1> synthesized.

Synthesizing Unit <main_alu>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\main_alu.v".
    Found 32-bit subtractor for signal <src1[31]_src2[31]_sub_4_OUT> created at line 37.
    Found 32-bit adder for signal <src1[31]_src2[31]_add_2_OUT> created at line 36.
    Found 32-bit shifter logical left for signal <src1[31]_src2[4]_shift_left_5_OUT> created at line 39
    Found 32-bit shifter logical right for signal <src1[31]_src2[4]_shift_right_10_OUT> created at line 42
    Found 32-bit shifter arithmetic right for signal <src1[31]_src2[4]_shift_right_11_OUT> created at line 43
    Found 32-bit 12-to-1 multiplexer for signal <out> created at line 33.
    Found 32-bit comparator greater for signal <src2[31]_src1[31]_LessThan_7_o> created at line 40
    Found 32-bit comparator greater for signal <src1[31]_src2[31]_LessThan_9_o> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <main_alu> synthesized.

Synthesizing Unit <adder32>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\adder32.v".
    Found 32-bit adder for signal <out> created at line 13.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder32> synthesized.

Synthesizing Unit <mux_5x1>.
    Related source file is "D:\git-clones\pc-one\hardware\single_cycle_rv32i_core\mux_5X1.v".
    Found 32-bit 7-to-1 multiplexer for signal <out> created at line 14.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_5x1> synthesized.

Synthesizing Unit <ram>.
    Related source file is "D:\git-clones\pc-one\hardware\memory\ram.v".
        WORDS = 2048
WARNING:Xst:647 - Input <data_address<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_address<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2048x32-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <ram> synthesized.

Synthesizing Unit <rom>.
    Related source file is "D:\git-clones\pc-one\hardware\memory\rom.v".
        WORDS = 2048
WARNING:Xst:647 - Input <pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc<31:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'rom', is tied to its initial value.
    Found 2048x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <instruction>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <rom> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "D:\git-clones\pc-one\hardware\UART\uart_tx.v".
        CLK_FREQ = 100000000
        BAUD = 115200
    Found 10-bit register for signal <shift_reg>.
    Found 10-bit register for signal <baud_cnt>.
    Found 4-bit register for signal <bit_cnt>.
    Found 1-bit register for signal <uart_busy>.
    Found 4-bit adder for signal <bit_cnt[3]_GND_16_o_add_4_OUT> created at line 50.
    Found 10-bit adder for signal <baud_cnt[9]_GND_16_o_add_7_OUT> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <uart_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 2048x32-bit single-port RAM                           : 1
 2048x32-bit single-port Read Only RAM                 : 1
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 1
 32-bit adder                                          : 4
 32-bit addsub                                         : 1
 4-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 1
 10-bit register                                       : 2
 1024-bit register                                     : 1
 32-bit register                                       : 3
 4-bit register                                        : 1
# Comparators                                          : 4
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 45
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ram>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <mem_write>     | high     |
    |     addrA          | connected to signal <data_address>  |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to signal <data_out>      |          |
    |     dorstA         | connected to signal <mem_read>      | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

Synthesizing (advanced) Unit <rom>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <instruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pc>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <instruction>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 2048x32-bit single-port block RAM                     : 1
 2048x32-bit single-port block Read Only RAM           : 1
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 1
 32-bit adder                                          : 4
 32-bit addsub                                         : 1
 4-bit adder                                           : 1
# Registers                                            : 1081
 Flip-Flops                                            : 1081
# Comparators                                          : 4
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 45
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <shift_reg_9> (without init value) has a constant value of 1 in block <uart_tx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pc_one> ...

Optimizing unit <pc> ...

Optimizing unit <core> ...

Optimizing unit <reg_file> ...

Optimizing unit <main_alu> ...

Optimizing unit <uart_tx> ...

Optimizing unit <MMU> ...
WARNING:Xst:1710 - FF/Latch <core_instance/pc_instance/pc_value_0> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <core_instance/reg_file_instance/registers_31_992> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_993> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_994> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_995> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_996> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_997> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_998> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_999> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1000> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1001> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1002> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1003> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1004> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1005> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1006> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1007> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1008> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1009> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1010> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1011> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1012> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1013> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1014> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1015> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1016> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1017> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1018> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1019> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1020> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1021> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1022> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core_instance/reg_file_instance/registers_31_1023> (without init value) has a constant value of 0 in block <pc_one>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pc_one, actual ratio is 35.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1047
 Flip-Flops                                            : 1047

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pc_one.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2988
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 89
#      LUT3                        : 395
#      LUT4                        : 156
#      LUT5                        : 133
#      LUT6                        : 1769
#      MUXCY                       : 171
#      MUXF7                       : 99
#      VCC                         : 1
#      XORCY                       : 144
# FlipFlops/Latches                : 1047
#      FDC                         : 46
#      FDCE                        : 992
#      FDP                         : 9
# RAMS                             : 8
#      RAMB16BWER                  : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1047  out of  18224     5%  
 Number of Slice LUTs:                 2572  out of   9112    28%  
    Number used as Logic:              2572  out of   9112    28%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2572
   Number with an unused Flip Flop:    1525  out of   2572    59%  
   Number with an unused LUT:             0  out of   2572     0%  
   Number of fully used LUT-FF pairs:  1047  out of   2572    40%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    232     1%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of     32    25%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_from_FPGA_100MHz               | BUFGP                  | 1055  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 15.388ns (Maximum Frequency: 64.986MHz)
   Minimum input arrival time before clock: 3.870ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_from_FPGA_100MHz'
  Clock period: 15.388ns (frequency: 64.986MHz)
  Total number of paths / destination ports: 205155027 / 2179
-------------------------------------------------------------------------
Delay:               15.388ns (Levels of Logic = 12)
  Source:            rom_instance/Mram_mem3 (RAM)
  Destination:       core_instance/reg_file_instance/registers_31_989 (FF)
  Source Clock:      clk_from_FPGA_100MHz rising
  Destination Clock: clk_from_FPGA_100MHz rising

  Data Path: rom_instance/Mram_mem3 to core_instance/reg_file_instance/registers_31_989
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA3  271   1.850   2.173  rom_instance/Mram_mem3 (instruction<21>)
     LUT6:I4->O            1   0.203   0.827  core_instance/reg_file_instance/Mmux_src2_reg_value_81 (core_instance/reg_file_instance/Mmux_src2_reg_value_81)
     LUT6:I2->O            1   0.203   0.000  core_instance/reg_file_instance/Mmux_src2_reg_value_3 (core_instance/reg_file_instance/Mmux_src2_reg_value_3)
     MUXF7:I1->O          15   0.140   0.982  core_instance/reg_file_instance/Mmux_src2_reg_value_2_f7 (cpu_data_to_mmu<0>)
     LUT5:I4->O           11   0.205   0.987  core_instance/alu_src_mux/Mmux_out110_4 (core_instance/alu_src_mux/Mmux_out110_1)
     LUT6:I4->O            2   0.203   0.864  core_instance/main_alu_instance/Sh1091 (core_instance/main_alu_instance/Sh109)
     LUT6:I2->O            2   0.203   0.617  core_instance/main_alu_instance/Sh1411 (core_instance/main_alu_instance/Sh141)
     LUT6:I5->O            1   0.205   0.580  core_instance/main_alu_instance/Mmux_out11105 (core_instance/main_alu_instance/Mmux_out11104)
     LUT6:I5->O            7   0.205   1.002  core_instance/main_alu_instance/Mmux_out11107 (mem_add<13>)
     LUT4:I1->O            8   0.205   1.031  MMU_instance/uart_write14_SW0 (N106)
     LUT6:I3->O           15   0.205   0.982  MMU_instance/ram_read1_1 (MMU_instance/ram_read1)
     LUT6:I5->O           16   0.205   1.005  core_instance/reg_write_mux/Mmux_out72 (core_instance/reg_write_mux/Mmux_out71)
     LUT6:I5->O            1   0.205   0.000  core_instance/reg_file_instance/Mmux_registers[1][31]_reg_write_data[31]_mux_32_OUT71 (core_instance/reg_file_instance/registers[1][31]_reg_write_data[31]_mux_32_OUT<15>)
     FDCE:D                    0.102          core_instance/reg_file_instance/registers_31_975
    ----------------------------------------
    Total                     15.388ns (4.339ns logic, 11.049ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_from_FPGA_100MHz'
  Total number of paths / destination ports: 1047 / 1047
-------------------------------------------------------------------------
Offset:              3.870ns (Levels of Logic = 1)
  Source:            rst_from_FPGA (PAD)
  Destination:       core_instance/pc_instance/pc_value_31 (FF)
  Destination Clock: clk_from_FPGA_100MHz rising

  Data Path: rst_from_FPGA to core_instance/pc_instance/pc_value_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1047   1.222   2.218  rst_from_FPGA_IBUF (rst_from_FPGA_IBUF)
     FDC:CLR                   0.430          core_instance/pc_instance/pc_value_1
    ----------------------------------------
    Total                      3.870ns (1.652ns logic, 2.218ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_from_FPGA_100MHz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            uart_instance/shift_reg_0 (FF)
  Destination:       uart_tx_pin_for_FPGA (PAD)
  Source Clock:      clk_from_FPGA_100MHz rising

  Data Path: uart_instance/shift_reg_0 to uart_tx_pin_for_FPGA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.447   0.650  uart_instance/shift_reg_0 (uart_instance/shift_reg_0)
     OBUF:I->O                 2.571          uart_tx_pin_for_FPGA_OBUF (uart_tx_pin_for_FPGA)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_from_FPGA_100MHz
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_from_FPGA_100MHz|   15.388|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.98 secs
 
--> 

Total memory usage is 4531816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    3 (   0 filtered)

