---
structs:
  ppb:
    description: Cortex-M4 Private Peripheral Block
    instances:
      - name: PPB
        address: '0xE000E000'
    fields:
      - name: ACTLR
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        description: (read-write) Auxiliary Control Register
        fields:
          - name: DISOOFP
            description: Disable out of order FP execution
            index: 9
            width: 1
            read: true
            write: true
          - name: DISFPCA
            description: Disable FPCA update
            index: 8
            width: 1
            read: true
            write: true
          - name: DISFOLD
            description: Disable IT folding
            index: 2
            width: 1
            read: true
            write: true
          - name: DISDEFWBUF
            description: Disable write buffer
            index: 1
            width: 1
            read: true
            write: true
          - name: DISMCYCINT
            description: Disable load/store multiple
            index: 0
            width: 1
            read: true
            write: true
      - name: SYST_CSR
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) SysTick Control and Status Register
        fields:
          - name: COUNTFLAG
            description: Counter Flag
            index: 16
            width: 1
            read: true
            write: true
          - name: CLKSOURCE
            description: 'Indicates the clock source:'
            index: 2
            width: 1
            read: true
            write: true
          - name: TICKINT
            description: Tick Interrupt Enable
            index: 1
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable
            index: 0
            width: 1
            read: true
            write: true
      - name: SYST_RVR
        type: uint32_t
        expected_size: 4
        expected_offset: 20
        description: (read-write) SysTick Reload Value Register
        fields:
          - name: RELOAD
            description: Reload Value
            index: 0
            width: 24
            read: true
            write: true
      - name: SYST_CVR
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        description: (read-write) SysTick Current Value Register
        fields:
          - name: CURRENT
            description: Current Value
            index: 0
            width: 24
            read: true
            write: true
      - name: SYST_CALIB
        type: uint32_t
        expected_size: 4
        expected_offset: 28
        description: (read-write) SysTick Calibration Value Register r
        fields:
          - name: NOREF
            description: No Reference Clock
            index: 31
            width: 1
            read: true
            write: true
          - name: SKEW
            description: Ten Milliseconds Skewed
            index: 30
            width: 1
            read: true
            write: true
          - name: TENMS
            description: Ten Milliseconds Reload Value
            index: 0
            width: 24
            read: true
            write: true
      - name: NVIC_ISER0
        type: uint32_t
        expected_size: 4
        expected_offset: 256
        description: (read-write) Interrupt Set-enable Register 0
        fields:
          - name: SETENA
            description: Interrupt set-enable bits
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISER0_SETENA
      - name: NVIC_ISER1
        type: uint32_t
        expected_size: 4
        expected_offset: 260
        description: (read-write) Interrupt Set-enable Register 1
        fields:
          - name: SETENA
            description: Interrupt set-enable bits
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISER0_SETENA
      - name: NVIC_ISER2
        type: uint32_t
        expected_size: 4
        expected_offset: 264
        description: (read-write) Interrupt Set-enable Register 2
        fields:
          - name: SETENA
            description: Interrupt set-enable bits
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISER0_SETENA
      - name: NVIC_ISER3
        type: uint32_t
        expected_size: 4
        expected_offset: 268
        description: (read-write) Interrupt Set-enable Register 3
        fields:
          - name: SETENA
            description: Interrupt set-enable bits
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISER0_SETENA
      - name: NVIC_ICER0
        type: uint32_t
        expected_size: 4
        expected_offset: 384
        description: (read-write) Interrupt Clear-enable Register 0
        fields:
          - name: CLRENA
            description: Interrupt clear-enable bits.
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISER0_SETENA
      - name: NVIC_ICER1
        type: uint32_t
        expected_size: 4
        expected_offset: 388
        description: (read-write) Interrupt Clear-enable Register 1
        fields:
          - name: CLRENA
            description: Interrupt clear-enable bits.
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISER0_SETENA
      - name: NVIC_ICER2
        type: uint32_t
        expected_size: 4
        expected_offset: 392
        description: (read-write) Interrupt Clear-enable Register 2
        fields:
          - name: CLRENA
            description: Interrupt clear-enable bits.
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISER0_SETENA
      - name: NVIC_ICER3
        type: uint32_t
        expected_size: 4
        expected_offset: 396
        description: (read-write) Interrupt Clear-enable Register 3
        fields:
          - name: CLRENA
            description: Interrupt clear-enable bits.
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISER0_SETENA
      - name: NVIC_ISPR0
        type: uint32_t
        expected_size: 4
        expected_offset: 512
        description: (read-write) Interrupt Set-pending Register 0
        fields:
          - name: SETPEND
            description: Interrupt set-pending bits.
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISPR0_SETPEND
      - name: NVIC_ISPR1
        type: uint32_t
        expected_size: 4
        expected_offset: 516
        description: (read-write) Interrupt Set-pending Register 1
        fields:
          - name: SETPEND
            description: Interrupt set-pending bits.
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISPR0_SETPEND
      - name: NVIC_ISPR2
        type: uint32_t
        expected_size: 4
        expected_offset: 520
        description: (read-write) Interrupt Set-pending Register 2
        fields:
          - name: SETPEND
            description: Interrupt set-pending bits.
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISPR0_SETPEND
      - name: NVIC_ISPR3
        type: uint32_t
        expected_size: 4
        expected_offset: 524
        description: (read-write) Interrupt Set-pending Register 3
        fields:
          - name: SETPEND
            description: Interrupt set-pending bits.
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISPR0_SETPEND
      - name: NVIC_ICPR0
        type: uint32_t
        expected_size: 4
        expected_offset: 640
        description: (read-write) Interrupt Clear-pending Register 0
        fields:
          - name: CLRPEND
            description: Interrupt set-pending bits.
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISPR0_SETPEND
      - name: NVIC_ICPR1
        type: uint32_t
        expected_size: 4
        expected_offset: 644
        description: (read-write) Interrupt Clear-pending Register 1
        fields:
          - name: CLRPEND
            description: Interrupt set-pending bits.
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISPR0_SETPEND
      - name: NVIC_ICPR2
        type: uint32_t
        expected_size: 4
        expected_offset: 648
        description: (read-write) Interrupt Clear-pending Register 2
        fields:
          - name: CLRPEND
            description: Interrupt set-pending bits.
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISPR0_SETPEND
      - name: NVIC_ICPR3
        type: uint32_t
        expected_size: 4
        expected_offset: 652
        description: (read-write) Interrupt Clear-pending Register 3
        fields:
          - name: CLRPEND
            description: Interrupt set-pending bits.
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_ISPR0_SETPEND
      - name: NVIC_IABR0
        type: uint32_t
        expected_size: 4
        expected_offset: 768
        description: (read-write) Interrupt Active Bit Register 0
        fields:
          - name: ACTIVE
            description: 'Interrupt active flags:'
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_IABR0_ACTIVE
      - name: NVIC_IABR1
        type: uint32_t
        expected_size: 4
        expected_offset: 772
        description: (read-write) Interrupt Active Bit Register 1
        fields:
          - name: ACTIVE
            description: 'Interrupt active flags:'
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_IABR0_ACTIVE
      - name: NVIC_IABR2
        type: uint32_t
        expected_size: 4
        expected_offset: 776
        description: (read-write) Interrupt Active Bit Register 2
        fields:
          - name: ACTIVE
            description: 'Interrupt active flags:'
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_IABR0_ACTIVE
      - name: NVIC_IABR3
        type: uint32_t
        expected_size: 4
        expected_offset: 780
        description: (read-write) Interrupt Active Bit Register 3
        fields:
          - name: ACTIVE
            description: 'Interrupt active flags:'
            index: 0
            width: 32
            read: true
            write: true
            type: PPB_NVIC_IABR0_ACTIVE
      - name: NVIC_IPR0
        type: uint32_t
        expected_size: 4
        expected_offset: 1024
        description: (read-write) Interrupt Priority Register 0
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR1
        type: uint32_t
        expected_size: 4
        expected_offset: 1028
        description: (read-write) Interrupt Priority Register 1
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR2
        type: uint32_t
        expected_size: 4
        expected_offset: 1032
        description: (read-write) Interrupt Priority Register 2
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR3
        type: uint32_t
        expected_size: 4
        expected_offset: 1036
        description: (read-write) Interrupt Priority Register 3
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR4
        type: uint32_t
        expected_size: 4
        expected_offset: 1040
        description: (read-write) Interrupt Priority Register 4
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR5
        type: uint32_t
        expected_size: 4
        expected_offset: 1044
        description: (read-write) Interrupt Priority Register 5
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR6
        type: uint32_t
        expected_size: 4
        expected_offset: 1048
        description: (read-write) Interrupt Priority Register 6
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR7
        type: uint32_t
        expected_size: 4
        expected_offset: 1052
        description: (read-write) Interrupt Priority Register 7
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR8
        type: uint32_t
        expected_size: 4
        expected_offset: 1056
        description: (read-write) Interrupt Priority Register 8
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR9
        type: uint32_t
        expected_size: 4
        expected_offset: 1060
        description: (read-write) Interrupt Priority Register 9
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR10
        type: uint32_t
        expected_size: 4
        expected_offset: 1064
        description: (read-write) Interrupt Priority Register 10
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR11
        type: uint32_t
        expected_size: 4
        expected_offset: 1068
        description: (read-write) Interrupt Priority Register 11
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR12
        type: uint32_t
        expected_size: 4
        expected_offset: 1072
        description: (read-write) Interrupt Priority Register 12
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR13
        type: uint32_t
        expected_size: 4
        expected_offset: 1076
        description: (read-write) Interrupt Priority Register 13
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR14
        type: uint32_t
        expected_size: 4
        expected_offset: 1080
        description: (read-write) Interrupt Priority Register 14
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR15
        type: uint32_t
        expected_size: 4
        expected_offset: 1084
        description: (read-write) Interrupt Priority Register 15
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR16
        type: uint32_t
        expected_size: 4
        expected_offset: 1088
        description: (read-write) Interrupt Priority Register 16
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR17
        type: uint32_t
        expected_size: 4
        expected_offset: 1092
        description: (read-write) Interrupt Priority Register 17
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR18
        type: uint32_t
        expected_size: 4
        expected_offset: 1096
        description: (read-write) Interrupt Priority Register 18
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR19
        type: uint32_t
        expected_size: 4
        expected_offset: 1100
        description: (read-write) Interrupt Priority Register 19
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR20
        type: uint32_t
        expected_size: 4
        expected_offset: 1104
        description: (read-write) Interrupt Priority Register 20
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR21
        type: uint32_t
        expected_size: 4
        expected_offset: 1108
        description: (read-write) Interrupt Priority Register 21
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR22
        type: uint32_t
        expected_size: 4
        expected_offset: 1112
        description: (read-write) Interrupt Priority Register 22
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR23
        type: uint32_t
        expected_size: 4
        expected_offset: 1116
        description: (read-write) Interrupt Priority Register 23
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR24
        type: uint32_t
        expected_size: 4
        expected_offset: 1120
        description: (read-write) Interrupt Priority Register 24
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR25
        type: uint32_t
        expected_size: 4
        expected_offset: 1124
        description: (read-write) Interrupt Priority Register 25
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR26
        type: uint32_t
        expected_size: 4
        expected_offset: 1128
        description: (read-write) Interrupt Priority Register 26
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: NVIC_IPR27
        type: uint32_t
        expected_size: 4
        expected_offset: 1132
        description: (read-write) Interrupt Priority Register 27
        fields:
          - name: PRI_3
            description: Priority value 3
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_2
            description: Priority value 2
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_1
            description: Priority value 1
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_0
            description: Priority value 0
            index: 0
            width: 8
            read: true
            write: true
      - name: CPUID
        type: uint32_t
        expected_size: 4
        expected_offset: 3328
        const: true
        description: (read-only) CPUID Base Register
        fields:
          - name: Implementer
            description: Implementer code
            index: 24
            width: 8
            read: true
            write: false
            type: PPB_CPUID_Implementer
          - name: Variant
            description: Variant number
            index: 20
            width: 4
            read: true
            write: false
            type: PPB_CPUID_Variant
          - name: Constant
            description: Reads as 0xF
            index: 16
            width: 4
            read: true
            write: false
          - name: PartNo
            description: Part number of the processor
            index: 4
            width: 12
            read: true
            write: false
            type: PPB_CPUID_PartNo
          - name: Revision
            description: Revision number
            index: 0
            width: 4
            read: true
            write: false
            type: PPB_CPUID_Revision
      - name: ICSR
        type: uint32_t
        expected_size: 4
        expected_offset: 3332
        description: (read-write) Interrupt Control and State Register
        fields:
          - name: NMIPENDSET
            description: 'NMI set-pending bit: 0b0=no effect, 0b1=changes NMI exception
              state to pending., 0b0=NMI exception is not pending, 0b1=NMI exception
              is pending., '
            index: 31
            width: 1
            read: true
            write: true
          - name: PENDSVSET
            description: 'PendSV set-pending bit: 0b0=no effect, 0b1=changes PendSV
              exception state to pending., 0b0=PendSV exception is not pending, 0b1=PendSV
              exception is pending., '
            index: 28
            width: 1
            read: true
            write: true
          - name: PENDSVCLR
            description: PendSV clear-pending bit
            index: 27
            width: 1
            read: false
            write: true
          - name: PENDSTSET
            description: SysTick exception set-pending bit
            index: 26
            width: 1
            read: true
            write: true
          - name: PENDSTCLR
            description: SysTick exception clear-pending bit
            index: 25
            width: 1
            read: false
            write: true
          - name: ISRPENDING
            description: Interrupt pending flag
            index: 22
            width: 1
            read: true
            write: false
          - name: VECTPENDING
            description: Vector Pending
            index: 12
            width: 6
            read: true
            write: false
            type: PPB_ICSR_VECTPENDING
          - name: RETTOBASE
            description: Return to Base
            index: 11
            width: 1
            read: true
            write: false
          - name: VECTACTIVE
            description: Active exception number
            index: 0
            width: 9
            read: true
            write: false
            type: PPB_ICSR_VECTACTIVE
      - name: VTOR
        type: uint32_t
        expected_size: 4
        expected_offset: 3336
        description: (read-write) Vector Table Offset Register
        fields:
          - name: TBLOFF
            description: Vector table base offset field
            index: 10
            width: 22
            read: true
            write: true
      - name: AIRCR
        type: uint32_t
        expected_size: 4
        expected_offset: 3340
        description: (read-write) Application Interrupt and Reset Control Register
        fields:
          - name: VECTKEY
            description: Register key
            index: 16
            width: 16
            read: true
            write: true
          - name: ENDIANNESS
            description: Data endianness bit
            index: 15
            width: 1
            read: true
            write: false
          - name: PRIGROUP
            description: Interrupt priority grouping field
            index: 8
            width: 3
            read: true
            write: true
          - name: SYSRESETREQ
            description: System reset request
            index: 2
            width: 1
            read: false
            write: true
          - name: VECTCLRACTIVE
            description: Reserved for Debug use.
            index: 1
            width: 1
            read: false
            write: true
          - name: VECTRESET
            description: Reserved for Debug use.
            index: 0
            width: 1
            read: false
            write: true
      - name: SCR
        type: uint32_t
        expected_size: 4
        expected_offset: 3344
        description: (read-write) System Control Register
        fields:
          - name: SEVONPEND
            description: 'Send Event on Pending bit:'
            index: 4
            width: 1
            read: true
            write: true
          - name: SLEEPDEEP
            description: Sleep or Deep Sleep
            index: 2
            width: 1
            read: true
            write: true
          - name: SLEEPONEXIT
            description: Sleep on Exit
            index: 1
            width: 1
            read: true
            write: true
      - name: CCR
        type: uint32_t
        expected_size: 4
        expected_offset: 3348
        description: (read-write) Configuration and Control Register
        fields:
          - name: STKALIGN
            description: Stack Alignment
            index: 9
            width: 1
            read: true
            write: true
          - name: BFHFNMIGN
            description: Bus Fault Hard Fault and NMI Ignore
            index: 8
            width: 1
            read: true
            write: true
          - name: DIV_0_TRP
            description: Divide by Zero Trap Enable
            index: 4
            width: 1
            read: true
            write: true
          - name: UNALIGN_TRP
            description: Unaligned Access Trap Enable
            index: 3
            width: 1
            read: true
            write: true
          - name: USERSETMPEND
            description: User Set Pending Enable
            index: 1
            width: 1
            read: true
            write: true
          - name: NONBASETHRDENA
            description: Non Base Thread Mode Enable
            index: 0
            width: 1
            read: true
            write: true
      - name: SHPR1
        type: uint32_t
        expected_size: 4
        expected_offset: 3352
        description: (read-write) System Handler Priority Register 1
        fields:
          - name: PRI_6
            description: Priority of system handler 6, UsageFault
            index: 16
            width: 8
            read: true
            write: true
          - name: PRI_5
            description: Priority of system handler 5, BusFault
            index: 8
            width: 8
            read: true
            write: true
          - name: PRI_4
            description: Priority of system handler 4, MemManage
            index: 0
            width: 8
            read: true
            write: true
      - name: SHPR2
        type: uint32_t
        expected_size: 4
        expected_offset: 3356
        description: (read-write) System Handler Priority Register 2
        fields:
          - name: PRI_11
            description: Priority of system handler 11, SVCall
            index: 24
            width: 8
            read: true
            write: true
      - name: SHPR3
        type: uint32_t
        expected_size: 4
        expected_offset: 3360
        description: (read-write) System Handler Priority Register 3
        fields:
          - name: PRI_15
            description: Priority of system handler 15
            index: 24
            width: 8
            read: true
            write: true
          - name: PRI_14
            description: Priority of system handler 14
            index: 16
            width: 8
            read: true
            write: true
      - name: SHCSR
        type: uint32_t
        expected_size: 4
        expected_offset: 3364
        description: (read-write) System Handler Control and State Register
        fields:
          - name: USGFAULTENA
            description: UsageFault enable bit
            index: 18
            width: 1
            read: true
            write: true
          - name: BUSFAULTENA
            description: BusFault enable bit
            index: 17
            width: 1
            read: true
            write: true
          - name: MEMFAULTENA
            description: MemManage enable bit
            index: 16
            width: 1
            read: true
            write: true
          - name: SVCALLPENDED
            description: SVCall pending bit
            index: 15
            width: 1
            read: true
            write: true
          - name: BUSFAULTPENDED
            description: BusFault exception pending bit
            index: 14
            width: 1
            read: true
            write: true
          - name: MEMFAULTPENDED
            description: MemManage exception pending bit
            index: 13
            width: 1
            read: true
            write: true
          - name: USGFAULTPENDED
            description: UsageFault exception pending bit
            index: 12
            width: 1
            read: true
            write: true
          - name: SYSTICKACT
            description: SysTick exception active bit
            index: 11
            width: 1
            read: true
            write: true
          - name: PENDSVACT
            description: PendSV exception active bit
            index: 10
            width: 1
            read: true
            write: true
          - name: MONITORACT
            description: Debug monitor active bit
            index: 8
            width: 1
            read: true
            write: true
          - name: SVCALLACT
            description: SVCall active bit
            index: 7
            width: 1
            read: true
            write: true
          - name: USGFAULTACT
            description: UsageFault exception active bit
            index: 3
            width: 1
            read: true
            write: true
          - name: BUSFAULTACT
            description: BusFault exception active bit
            index: 1
            width: 1
            read: true
            write: true
          - name: MEMFAULTACT
            description: MemManage exception active bit
            index: 0
            width: 1
            read: true
            write: true
      - name: CFSR
        type: uint32_t
        expected_size: 4
        expected_offset: 3368
        description: (read-write) Configurable Fault Status Register
        fields:
          - name: DIVBYZERO
            description: Divide by zero UsageFault
            index: 25
            width: 1
            read: true
            write: true
          - name: UNALIGNED
            description: Unaligned access UsageFault
            index: 24
            width: 1
            read: true
            write: true
          - name: NOCP
            description: No coprocessor UsageFault
            index: 19
            width: 1
            read: true
            write: true
          - name: INVPC
            description: Invalid PC load UsageFault
            index: 18
            width: 1
            read: true
            write: true
          - name: INVSTATE
            description: Invalid state UsageFault
            index: 17
            width: 1
            read: true
            write: true
          - name: UNDEFINSTR
            description: Undefined instruction UsageFault
            index: 16
            width: 1
            read: true
            write: true
          - name: BFARVALID
            description: BusFault Address Register (BFAR) valid flag
            index: 15
            width: 1
            read: true
            write: true
          - name: LSPERR
            description: BusFault during floating point lazy state preservation
            index: 13
            width: 1
            read: true
            write: true
          - name: STKERR
            description: BusFault on stacking for exception entry
            index: 12
            width: 1
            read: true
            write: true
          - name: UNSTKERR
            description: BusFault on unstacking for a return from exception
            index: 11
            width: 1
            read: true
            write: true
          - name: IMPRECISERR
            description: Imprecise data bus error
            index: 10
            width: 1
            read: true
            write: true
          - name: PRECISERR
            description: Precise data bus error
            index: 9
            width: 1
            read: true
            write: true
          - name: IBUSERR
            description: Instruction bus error
            index: 8
            width: 1
            read: true
            write: true
          - name: MMARVALID
            description: MemManage Fault Address Register (MMFAR) valid flag
            index: 7
            width: 1
            read: true
            write: true
          - name: MLSPERR
            description: MemManage fault during floating point lazy state preservation
            index: 5
            width: 1
            read: true
            write: true
          - name: MSTKERR
            description: MemManage fault on stacking for exception entry
            index: 4
            width: 1
            read: true
            write: true
          - name: MUNSTKERR
            description: MemManage fault on unstacking for a return from exception
            index: 3
            width: 1
            read: true
            write: true
          - name: DACCVIOL
            description: Data access violation flag
            index: 1
            width: 1
            read: true
            write: true
          - name: IACCVIOL
            description: Instruction access violation flag
            index: 0
            width: 1
            read: true
            write: true
      - name: HFSR
        type: uint32_t
        expected_size: 4
        expected_offset: 3372
        description: (read-write) HardFault Status Register
        fields:
          - name: DEBUGEVT
            description: Reserved for Debug use
            index: 31
            width: 1
            read: true
            write: true
          - name: FORCED
            description: Forced HardFault
            index: 30
            width: 1
            read: true
            write: true
          - name: VECTTBL
            description: BusFault on vector table read
            index: 1
            width: 1
            read: true
            write: true
      - name: MMFAR
        type: uint32_t
        expected_size: 4
        expected_offset: 3380
        description: (read-write) MemManage Fault Address Register
        fields:
          - name: ADDRESS
            description: Address causing the fault
            index: 0
            width: 32
            read: true
            write: true
      - name: BFAR
        type: uint32_t
        expected_size: 4
        expected_offset: 3384
        description: (read-write) BusFault Address Register
        fields:
          - name: ADDRESS
            description: Address causing the fault
            index: 0
            width: 32
            read: true
            write: true
      - name: AFSR
        type: uint32_t
        expected_size: 4
        expected_offset: 3388
        description: (read-write) Auxiliary Fault Status Register
        fields:
          - name: VALUE
            description: Reserved
            index: 0
            width: 32
            read: true
            write: true
      - name: CPACR
        type: uint32_t
        expected_size: 4
        expected_offset: 3464
        description: (read-write) Coprocessor Access Control Register
        fields:
          - name: CP11
            description: Access privileges for coprocessor 11
            index: 22
            width: 2
            read: true
            write: true
            type: PPB_CPACR_CP11
          - name: CP10
            description: Access privileges for coprocessor 10
            index: 20
            width: 2
            read: true
            write: true
            type: PPB_CPACR_CP11
      - name: MPU_TYPE
        type: uint32_t
        expected_size: 4
        expected_offset: 3472
        const: true
        description: (read-only) MPU Type Register
        fields:
          - name: IREGION
            description: Number of supported MPU instruction regions
            index: 16
            width: 8
            read: true
            write: false
          - name: DREGION
            description: Number of supported MPU data regions
            index: 8
            width: 8
            read: true
            write: false
          - name: SEPARATE
            description: Support for unified or separate instruction and date memory
              maps
            index: 0
            width: 1
            read: true
            write: false
      - name: MPU_CTRL
        type: uint32_t
        expected_size: 4
        expected_offset: 3476
        description: (read-write) MPU Control Register
        fields:
          - name: PRIVDEFENA
            description: Enables privileged software access to the default memory
              map
            index: 2
            width: 1
            read: true
            write: true
          - name: HFNMIENA
            description: Enable the operation of MPU during hard fault, NMI, and FAULTMASK
              handlers
            index: 1
            width: 1
            read: true
            write: true
          - name: ENABLE
            description: Enable MPU
            index: 0
            width: 1
            read: true
            write: true
      - name: MPU_RNR
        type: uint32_t
        expected_size: 4
        expected_offset: 3480
        description: (read-write) MPU Region Number Register
        fields:
          - name: REGION
            description: Region
            index: 0
            width: 8
            read: true
            write: true
      - name: MPU_RBAR
        type: uint32_t
        expected_size: 4
        expected_offset: 3484
        description: (read-write) MPU Region Base Address Register
        fields:
          - name: ADDR
            description: Region base address field
            index: 9
            width: 23
            read: true
            write: true
          - name: VALID
            description: MPU Region Number valid bit
            index: 4
            width: 1
            read: true
            write: true
          - name: REGION
            description: MPU region field
            index: 0
            width: 4
            read: true
            write: true
      - name: MPU_RASR
        type: uint32_t
        expected_size: 4
        expected_offset: 3488
        description: (read-write) MPU Region Attribute and Size Register
        fields:
          - name: XN
            description: Instruction access disable bit
            index: 28
            width: 1
            read: true
            write: true
          - name: AP
            description: Access permission field
            index: 24
            width: 3
            read: true
            write: true
          - name: TEX
            description: Memory access attribute
            index: 19
            width: 3
            read: true
            write: true
          - name: S
            description: Shareable bit
            index: 18
            width: 1
            read: true
            write: true
          - name: C
            description: Memory access attribute
            index: 17
            width: 1
            read: true
            write: true
          - name: B
            description: Memory access attribute
            index: 16
            width: 1
            read: true
            write: true
          - name: SRD
            description: Subregion disable bits
            index: 8
            width: 8
            read: true
            write: true
            type: PPB_MPU_RASR_SRD
          - name: SIZE
            description: MPU protection region size
            index: 1
            width: 5
            read: true
            write: true
          - name: ENABLE
            description: Region enable bit.
            index: 0
            width: 1
            read: true
            write: true
      - name: MPU_RBAR_A1
        type: uint32_t
        expected_size: 4
        expected_offset: 3492
        description: (read-write) MPU Region Base Address Register A1
        fields:
          - name: ADDR
            description: Region base address field
            index: 9
            width: 23
            read: true
            write: true
          - name: VALID
            description: MPU Region Number valid bit
            index: 4
            width: 1
            read: true
            write: true
          - name: REGION
            description: MPU region field
            index: 0
            width: 4
            read: true
            write: true
      - name: MPU_RASR_A1
        type: uint32_t
        expected_size: 4
        expected_offset: 3496
        description: (read-write) MPU Region Attribute and Size Register A1
        fields:
          - name: XN
            description: Instruction access disable bit
            index: 28
            width: 1
            read: true
            write: true
          - name: AP
            description: Access permission field
            index: 24
            width: 3
            read: true
            write: true
          - name: TEX
            description: Memory access attribute
            index: 19
            width: 3
            read: true
            write: true
          - name: S
            description: Shareable bit
            index: 18
            width: 1
            read: true
            write: true
          - name: C
            description: Memory access attribute
            index: 17
            width: 1
            read: true
            write: true
          - name: B
            description: Memory access attribute
            index: 16
            width: 1
            read: true
            write: true
          - name: SRD
            description: Subregion disable bits
            index: 8
            width: 8
            read: true
            write: true
            type: PPB_MPU_RASR_SRD
          - name: SIZE
            description: MPU protection region size
            index: 1
            width: 5
            read: true
            write: true
          - name: ENABLE
            description: Region enable bit.
            index: 0
            width: 1
            read: true
            write: true
      - name: MPU_RBAR_A2
        type: uint32_t
        expected_size: 4
        expected_offset: 3500
        description: (read-write) MPU Region Base Address Register A2
        fields:
          - name: ADDR
            description: Region base address field
            index: 9
            width: 23
            read: true
            write: true
          - name: VALID
            description: MPU Region Number valid bit
            index: 4
            width: 1
            read: true
            write: true
          - name: REGION
            description: MPU region field
            index: 0
            width: 4
            read: true
            write: true
      - name: MPU_RASR_A2
        type: uint32_t
        expected_size: 4
        expected_offset: 3504
        description: (read-write) MPU Region Attribute and Size Register A2
        fields:
          - name: XN
            description: Instruction access disable bit
            index: 28
            width: 1
            read: true
            write: true
          - name: AP
            description: Access permission field
            index: 24
            width: 3
            read: true
            write: true
          - name: TEX
            description: Memory access attribute
            index: 19
            width: 3
            read: true
            write: true
          - name: S
            description: Shareable bit
            index: 18
            width: 1
            read: true
            write: true
          - name: C
            description: Memory access attribute
            index: 17
            width: 1
            read: true
            write: true
          - name: B
            description: Memory access attribute
            index: 16
            width: 1
            read: true
            write: true
          - name: SRD
            description: Subregion disable bits
            index: 8
            width: 8
            read: true
            write: true
            type: PPB_MPU_RASR_SRD
          - name: SIZE
            description: MPU protection region size
            index: 1
            width: 5
            read: true
            write: true
          - name: ENABLE
            description: Region enable bit.
            index: 0
            width: 1
            read: true
            write: true
      - name: MPU_RBAR_A3
        type: uint32_t
        expected_size: 4
        expected_offset: 3508
        description: (read-write) MPU Region Base Address Register A3
        fields:
          - name: ADDR
            description: Region base address field
            index: 9
            width: 23
            read: true
            write: true
          - name: VALID
            description: MPU Region Number valid bit
            index: 4
            width: 1
            read: true
            write: true
          - name: REGION
            description: MPU region field
            index: 0
            width: 4
            read: true
            write: true
      - name: MPU_RASR_A3
        type: uint32_t
        expected_size: 4
        expected_offset: 3512
        description: (read-write) MPU Region Attribute and Size Register A3
        fields:
          - name: XN
            description: Instruction access disable bit
            index: 28
            width: 1
            read: true
            write: true
          - name: AP
            description: Access permission field
            index: 24
            width: 3
            read: true
            write: true
          - name: TEX
            description: Memory access attribute
            index: 19
            width: 3
            read: true
            write: true
          - name: S
            description: Shareable bit
            index: 18
            width: 1
            read: true
            write: true
          - name: C
            description: Memory access attribute
            index: 17
            width: 1
            read: true
            write: true
          - name: B
            description: Memory access attribute
            index: 16
            width: 1
            read: true
            write: true
          - name: SRD
            description: Subregion disable bits
            index: 8
            width: 8
            read: true
            write: true
            type: PPB_MPU_RASR_SRD
          - name: SIZE
            description: MPU protection region size
            index: 1
            width: 5
            read: true
            write: true
          - name: ENABLE
            description: Region enable bit.
            index: 0
            width: 1
            read: true
            write: true
      - name: STIR
        type: uint32_t
        expected_size: 4
        expected_offset: 3840
        description: (write-only) Software Trigger Interrupt Register
        fields:
          - name: INTID
            description: Interrupt ID of the interrupt to trigger
            index: 0
            width: 9
            read: false
            write: true
      - name: FPCCR
        type: uint32_t
        expected_size: 4
        expected_offset: 3892
        description: (read-write) Floating-point Context Control Register
        fields:
          - name: ASPEN
            description: Automatic State Preservation
            index: 31
            width: 1
            read: true
            write: true
          - name: LSPEN
            description: Lazy State Preservation Enabled
            index: 30
            width: 1
            read: true
            write: true
          - name: MONRDY
            description: Monitor Ready
            index: 8
            width: 1
            read: true
            write: true
          - name: BFRDY
            description: BusFault Ready
            index: 6
            width: 1
            read: true
            write: true
          - name: MMRDY
            description: MemManage Ready
            index: 5
            width: 1
            read: true
            write: true
          - name: HFRDY
            description: HardFault Ready
            index: 4
            width: 1
            read: true
            write: true
          - name: THREAD
            description: Thread Mode allocated Stack Frame
            index: 3
            width: 1
            read: true
            write: true
          - name: USER
            description: User allocated Stack Frame
            index: 1
            width: 1
            read: true
            write: true
          - name: LSPACT
            description: Lazy State Preservation Active
            index: 0
            width: 1
            read: true
            write: true
      - name: FPCAR
        type: uint32_t
        expected_size: 4
        expected_offset: 3896
        description: (read-write) Floating-point Context Address Register
        fields:
          - name: ADDRESS
            description: Address
            index: 3
            width: 29
            read: true
            write: true
      - name: FPDSCR
        type: uint32_t
        expected_size: 4
        expected_offset: 3900
        description: (read-write) Floating-point Default Status Control Register
        fields:
          - name: AHP
            description: Default value for FPSCR.AHP
            index: 26
            width: 1
            read: true
            write: true
          - name: DN
            description: Default value for FPSCR.DN
            index: 25
            width: 1
            read: true
            write: true
          - name: FZ
            description: Default value for FPSCR.FZ
            index: 24
            width: 1
            read: true
            write: true
          - name: RMode
            description: Default value for FPSCR.RMode
            index: 22
            width: 2
            read: true
            write: true
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  PPB_NVIC_ISER0_SETENA:
    enum:
      disabled:
        description: interrupt disabled
        value: 0
      enabled:
        description: interrupt enabled.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
    underlying: uint16_t
  PPB_NVIC_ISPR0_SETPEND:
    enum:
      not_pending:
        description: interrupt is not pending
        value: 0
      pending:
        description: interrupt is pending.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
    underlying: uint16_t
  PPB_NVIC_IABR0_ACTIVE:
    enum:
      not_active:
        description: interrupt not active
        value: 0
      active:
        description: interrupt active
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
    underlying: uint16_t
  PPB_CPUID_Implementer:
    enum:
      arm:
        description: ARM
        value: 65
    unit_test: false
    json: false
    use_map: false
    identifier: false
  PPB_CPUID_Variant:
    enum:
      revision_0:
        description: Revision 0
        value: 0
    unit_test: false
    json: false
    use_map: false
    identifier: false
  PPB_CPUID_PartNo:
    enum:
      cortex_m4:
        description: Cortex-M4
        value: 3108
    unit_test: false
    json: false
    use_map: false
    identifier: false
    underlying: uint16_t
  PPB_CPUID_Revision:
    enum:
      patch_1:
        description: Patch 1
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  PPB_ICSR_VECTPENDING:
    enum:
      no_pending_exceptions:
        description: no pending exceptions
        value: 0
    unit_test: false
    json: false
    use_map: false
    identifier: false
  PPB_ICSR_VECTACTIVE:
    enum:
      thread_mode:
        description: Thread mode
        value: 0
    unit_test: false
    json: false
    use_map: false
    identifier: false
    underlying: uint16_t
  PPB_CPACR_CP11:
    enum:
      access_denied_any_attempted_access_generates__cont:
        description: Access denied. Any attempted access generates a NOCP UsageFault.
        value: 0
      privileged_access_only_an_unprivileged_access_cont:
        description: Privileged access only. An unprivileged access generates a NOCP
          fault.
        value: 1
      full_access:
        description: Full access.
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  PPB_MPU_RASR_SRD:
    enum:
      enabled:
        description: corresponding sub-region is enabled
        value: 0
      disabled:
        description: corresponding sub-region is disabled
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
