/* This file is generated automatically. */
/****************************************************************************
 * mem_layout.h
 *
 *   Copyright 2020 Sony Semiconductor Solutions Corporation
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 * 3. Neither the name of Sony Semiconductor Solutions Corporation nor
 *    the names of its contributors may be used to endorse or promote
 *    products derived from this software without specific prior written
 *    permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 ****************************************************************************/

#ifndef MEM_LAYOUT_H_INCLUDED
#define MEM_LAYOUT_H_INCLUDED

/*
 * Memory devices
 */

/* SHM_SRAM: type=RAM, use=0x00040000, remainder=0x00000000 */

#define SHM_SRAM_ADDR  0x000c0000
#define SHM_SRAM_SIZE  0x00040000

/*
 * Fixed areas
 */

#define COMMON_WORK_AREA_ALIGN   0x00000008
#define COMMON_WORK_AREA_ADDR    0x000c0000
#define COMMON_WORK_AREA_DRM     0x000c0000 /* _DRM is obsolete macro. to use _ADDR */
#define COMMON_WORK_AREA_SIZE    0x0003d000

#define MSG_QUE_AREA_ALIGN   0x00000008
#define MSG_QUE_AREA_ADDR    0x000fd000
#define MSG_QUE_AREA_DRM     0x000fd000 /* _DRM is obsolete macro. to use _ADDR */
#define MSG_QUE_AREA_SIZE    0x00002c00

#define MEMMGR_WORK_AREA_ALIGN   0x00000008
#define MEMMGR_WORK_AREA_ADDR    0x000ffc00
#define MEMMGR_WORK_AREA_DRM     0x000ffc00 /* _DRM is obsolete macro. to use _ADDR */
#define MEMMGR_WORK_AREA_SIZE    0x00000300

#define MEMMGR_DATA_AREA_ALIGN   0x00000008
#define MEMMGR_DATA_AREA_ADDR    0x000fff00
#define MEMMGR_DATA_AREA_DRM     0x000fff00 /* _DRM is obsolete macro. to use _ADDR */
#define MEMMGR_DATA_AREA_SIZE    0x00000100

/*
 * Memory Manager max work area size
 */

#define S0_MEMMGR_WORK_AREA_ADDR  MEMMGR_WORK_AREA_ADDR
#define S1_MEMMGR_WORK_AREA_ADDR  (S0_MEMMGR_WORK_AREA_ADDR + S0_MEMMGR_WORK_AREA_SIZE)
#define S0_MEMMGR_WORK_AREA_SIZE  0x000001b0
#define S1_MEMMGR_WORK_AREA_SIZE  0x00000040

/*
 * Section IDs
 */

#define SECTION_NO0       0
#define SECTION_NO1       1

/*
 * Number of sections
 */

#define NUM_MEM_SECTIONS  2

/*
 * Pool IDs
 */

const MemMgrLite::PoolId S0_NULL_POOL                = { 0, SECTION_NO0};  /*  0 */
const MemMgrLite::PoolId S0_DEC_ES_MAIN_BUF_POOL     = { 1, SECTION_NO0};  /*  1 */
const MemMgrLite::PoolId S0_REND_PCM_BUF_POOL        = { 2, SECTION_NO0};  /*  2 */
const MemMgrLite::PoolId S0_SRC_WORK_MAIN_BUF_POOL   = { 3, SECTION_NO0};  /*  3 */
const MemMgrLite::PoolId S0_DEC_ES_SUB_BUF_POOL      = { 4, SECTION_NO0};  /*  4 */
const MemMgrLite::PoolId S0_REND_PCM_SUB_BUF_POOL    = { 5, SECTION_NO0};  /*  5 */
const MemMgrLite::PoolId S0_SRC_WORK_SUB_BUF_POOL    = { 6, SECTION_NO0};  /*  6 */
const MemMgrLite::PoolId S0_DEC_APU_CMD_POOL         = { 7, SECTION_NO0};  /*  7 */
const MemMgrLite::PoolId S0_PF0_PCM_BUF_POOL         = { 8, SECTION_NO0};  /*  8 */
const MemMgrLite::PoolId S0_PF1_PCM_BUF_POOL         = { 9, SECTION_NO0};  /*  9 */
const MemMgrLite::PoolId S0_PF0_APU_CMD_POOL         = {10, SECTION_NO0};  /* 10 */
const MemMgrLite::PoolId S0_PF1_APU_CMD_POOL         = {11, SECTION_NO0};  /* 11 */
const MemMgrLite::PoolId S0_OUTPUT_BUF_POOL          = {12, SECTION_NO0};  /* 12 */
const MemMgrLite::PoolId S0_MIC_IN_BUF_POOL          = {13, SECTION_NO0};  /* 13 */
const MemMgrLite::PoolId S0_ENC_APU_CMD_POOL         = {14, SECTION_NO0};  /* 14 */
const MemMgrLite::PoolId S0_SRC_APU_CMD_POOL         = {15, SECTION_NO0};  /* 15 */
const MemMgrLite::PoolId S0_PRE_APU_CMD_POOL         = {16, SECTION_NO0};  /* 16 */
const MemMgrLite::PoolId S0_RCG_APU_CMD_POOL         = {17, SECTION_NO0};  /* 17 */
const MemMgrLite::PoolId S1_NULL_POOL                = { 0, SECTION_NO1};  /* 18 */
const MemMgrLite::PoolId S1_SENSOR_DSP_CMD_BUF_POOL  = { 1, SECTION_NO1};  /* 19 */
const MemMgrLite::PoolId S1_SENSOR_DATA_BUF_POOL     = { 2, SECTION_NO1};  /* 20 */

#define NUM_MEM_S0_LAYOUTS   5
#define NUM_MEM_S0_POOLS    18
#define NUM_MEM_S1_LAYOUTS   1
#define NUM_MEM_S1_POOLS     3

#define NUM_MEM_LAYOUTS      5
#define NUM_MEM_POOLS       18

/*
 * Pool areas
 */

/* Section0 Layout0: */

#define MEMMGR_S0_L0_WORK_SIZE   0x00000124

/* Skip 0x0004 bytes for alignment. */

#define S0_L0_DEC_ES_MAIN_BUF_POOL_ALIGN    0x00000008
#define S0_L0_DEC_ES_MAIN_BUF_POOL_L_FENCE  0x000c0004
#define S0_L0_DEC_ES_MAIN_BUF_POOL_ADDR     0x000c0008
#define S0_L0_DEC_ES_MAIN_BUF_POOL_SIZE     0x00006000
#define S0_L0_DEC_ES_MAIN_BUF_POOL_U_FENCE  0x000c6008
#define S0_L0_DEC_ES_MAIN_BUF_POOL_NUM_SEG  0x00000004
#define S0_L0_DEC_ES_MAIN_BUF_POOL_SEG_SIZE 0x00001800

#define S0_L0_REND_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L0_REND_PCM_BUF_POOL_L_FENCE  0x000c600c
#define S0_L0_REND_PCM_BUF_POOL_ADDR     0x000c6010
#define S0_L0_REND_PCM_BUF_POOL_SIZE     0x00015f90
#define S0_L0_REND_PCM_BUF_POOL_U_FENCE  0x000dbfa0
#define S0_L0_REND_PCM_BUF_POOL_NUM_SEG  0x00000005
#define S0_L0_REND_PCM_BUF_POOL_SEG_SIZE 0x00004650

#define S0_L0_SRC_WORK_MAIN_BUF_POOL_ALIGN    0x00000008
#define S0_L0_SRC_WORK_MAIN_BUF_POOL_L_FENCE  0x000dbfa4
#define S0_L0_SRC_WORK_MAIN_BUF_POOL_ADDR     0x000dbfa8
#define S0_L0_SRC_WORK_MAIN_BUF_POOL_SIZE     0x00002000
#define S0_L0_SRC_WORK_MAIN_BUF_POOL_U_FENCE  0x000ddfa8
#define S0_L0_SRC_WORK_MAIN_BUF_POOL_NUM_SEG  0x00000001
#define S0_L0_SRC_WORK_MAIN_BUF_POOL_SEG_SIZE 0x00002000

#define S0_L0_DEC_ES_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L0_DEC_ES_SUB_BUF_POOL_L_FENCE  0x000ddfac
#define S0_L0_DEC_ES_SUB_BUF_POOL_ADDR     0x000ddfb0
#define S0_L0_DEC_ES_SUB_BUF_POOL_SIZE     0x00006000
#define S0_L0_DEC_ES_SUB_BUF_POOL_U_FENCE  0x000e3fb0
#define S0_L0_DEC_ES_SUB_BUF_POOL_NUM_SEG  0x00000004
#define S0_L0_DEC_ES_SUB_BUF_POOL_SEG_SIZE 0x00001800

#define S0_L0_REND_PCM_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L0_REND_PCM_SUB_BUF_POOL_L_FENCE  0x000e3fb4
#define S0_L0_REND_PCM_SUB_BUF_POOL_ADDR     0x000e3fb8
#define S0_L0_REND_PCM_SUB_BUF_POOL_SIZE     0x0000a028
#define S0_L0_REND_PCM_SUB_BUF_POOL_U_FENCE  0x000edfe0
#define S0_L0_REND_PCM_SUB_BUF_POOL_NUM_SEG  0x00000005
#define S0_L0_REND_PCM_SUB_BUF_POOL_SEG_SIZE 0x00002008

#define S0_L0_SRC_WORK_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L0_SRC_WORK_SUB_BUF_POOL_L_FENCE  0x000edfe4
#define S0_L0_SRC_WORK_SUB_BUF_POOL_ADDR     0x000edfe8
#define S0_L0_SRC_WORK_SUB_BUF_POOL_SIZE     0x00002000
#define S0_L0_SRC_WORK_SUB_BUF_POOL_U_FENCE  0x000effe8
#define S0_L0_SRC_WORK_SUB_BUF_POOL_NUM_SEG  0x00000001
#define S0_L0_SRC_WORK_SUB_BUF_POOL_SEG_SIZE 0x00002000

#define S0_L0_DEC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L0_DEC_APU_CMD_POOL_L_FENCE  0x000effec
#define S0_L0_DEC_APU_CMD_POOL_ADDR     0x000efff0
#define S0_L0_DEC_APU_CMD_POOL_SIZE     0x00000398
#define S0_L0_DEC_APU_CMD_POOL_U_FENCE  0x000f0388
#define S0_L0_DEC_APU_CMD_POOL_NUM_SEG  0x0000000a
#define S0_L0_DEC_APU_CMD_POOL_SEG_SIZE 0x0000005c

#define S0_L0_PF0_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L0_PF0_PCM_BUF_POOL_L_FENCE  0x000f038c
#define S0_L0_PF0_PCM_BUF_POOL_ADDR     0x000f0390
#define S0_L0_PF0_PCM_BUF_POOL_SIZE     0x00004650
#define S0_L0_PF0_PCM_BUF_POOL_U_FENCE  0x000f49e0
#define S0_L0_PF0_PCM_BUF_POOL_NUM_SEG  0x00000001
#define S0_L0_PF0_PCM_BUF_POOL_SEG_SIZE 0x00004650

#define S0_L0_PF1_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L0_PF1_PCM_BUF_POOL_L_FENCE  0x000f49e4
#define S0_L0_PF1_PCM_BUF_POOL_ADDR     0x000f49e8
#define S0_L0_PF1_PCM_BUF_POOL_SIZE     0x00004650
#define S0_L0_PF1_PCM_BUF_POOL_U_FENCE  0x000f9038
#define S0_L0_PF1_PCM_BUF_POOL_NUM_SEG  0x00000001
#define S0_L0_PF1_PCM_BUF_POOL_SEG_SIZE 0x00004650

#define S0_L0_PF0_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L0_PF0_APU_CMD_POOL_L_FENCE  0x000f903c
#define S0_L0_PF0_APU_CMD_POOL_ADDR     0x000f9040
#define S0_L0_PF0_APU_CMD_POOL_SIZE     0x00000398
#define S0_L0_PF0_APU_CMD_POOL_U_FENCE  0x000f93d8
#define S0_L0_PF0_APU_CMD_POOL_NUM_SEG  0x0000000a
#define S0_L0_PF0_APU_CMD_POOL_SEG_SIZE 0x0000005c

#define S0_L0_PF1_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L0_PF1_APU_CMD_POOL_L_FENCE  0x000f93dc
#define S0_L0_PF1_APU_CMD_POOL_ADDR     0x000f93e0
#define S0_L0_PF1_APU_CMD_POOL_SIZE     0x00000398
#define S0_L0_PF1_APU_CMD_POOL_U_FENCE  0x000f9778
#define S0_L0_PF1_APU_CMD_POOL_NUM_SEG  0x0000000a
#define S0_L0_PF1_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Remainder COMMON_WORK_AREA=0x00003884 */

/* Section0 Layout1: */

#define MEMMGR_S0_L1_WORK_SIZE   0x00000080

/* Skip 0x0004 bytes for alignment. */

#define S0_L1_OUTPUT_BUF_POOL_ALIGN    0x00000008
#define S0_L1_OUTPUT_BUF_POOL_L_FENCE  0x000c0004
#define S0_L1_OUTPUT_BUF_POOL_ADDR     0x000c0008
#define S0_L1_OUTPUT_BUF_POOL_SIZE     0x0000f000
#define S0_L1_OUTPUT_BUF_POOL_U_FENCE  0x000cf008
#define S0_L1_OUTPUT_BUF_POOL_NUM_SEG  0x00000005
#define S0_L1_OUTPUT_BUF_POOL_SEG_SIZE 0x00003000

#define S0_L1_MIC_IN_BUF_POOL_ALIGN    0x00000008
#define S0_L1_MIC_IN_BUF_POOL_L_FENCE  0x000cf00c
#define S0_L1_MIC_IN_BUF_POOL_ADDR     0x000cf010
#define S0_L1_MIC_IN_BUF_POOL_SIZE     0x00014000
#define S0_L1_MIC_IN_BUF_POOL_U_FENCE  0x000e3010
#define S0_L1_MIC_IN_BUF_POOL_NUM_SEG  0x00000005
#define S0_L1_MIC_IN_BUF_POOL_SEG_SIZE 0x00004000

#define S0_L1_ENC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L1_ENC_APU_CMD_POOL_L_FENCE  0x000e3014
#define S0_L1_ENC_APU_CMD_POOL_ADDR     0x000e3018
#define S0_L1_ENC_APU_CMD_POOL_SIZE     0x00000114
#define S0_L1_ENC_APU_CMD_POOL_U_FENCE  0x000e312c
#define S0_L1_ENC_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L1_ENC_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Skip 0x0004 bytes for alignment. */

#define S0_L1_SRC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L1_SRC_APU_CMD_POOL_L_FENCE  0x000e3134
#define S0_L1_SRC_APU_CMD_POOL_ADDR     0x000e3138
#define S0_L1_SRC_APU_CMD_POOL_SIZE     0x00000114
#define S0_L1_SRC_APU_CMD_POOL_U_FENCE  0x000e324c
#define S0_L1_SRC_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L1_SRC_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Skip 0x0004 bytes for alignment. */

#define S0_L1_PRE_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L1_PRE_APU_CMD_POOL_L_FENCE  0x000e3254
#define S0_L1_PRE_APU_CMD_POOL_ADDR     0x000e3258
#define S0_L1_PRE_APU_CMD_POOL_SIZE     0x00000114
#define S0_L1_PRE_APU_CMD_POOL_U_FENCE  0x000e336c
#define S0_L1_PRE_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L1_PRE_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Remainder COMMON_WORK_AREA=0x00019c90 */

/* Section0 Layout2: */

#define MEMMGR_S0_L2_WORK_SIZE   0x000001b0

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_DEC_ES_MAIN_BUF_POOL_ALIGN    0x00000008
#define S0_L2_DEC_ES_MAIN_BUF_POOL_L_FENCE  0x000c0004
#define S0_L2_DEC_ES_MAIN_BUF_POOL_ADDR     0x000c0008
#define S0_L2_DEC_ES_MAIN_BUF_POOL_SIZE     0x00006000
#define S0_L2_DEC_ES_MAIN_BUF_POOL_U_FENCE  0x000c6008
#define S0_L2_DEC_ES_MAIN_BUF_POOL_NUM_SEG  0x00000004
#define S0_L2_DEC_ES_MAIN_BUF_POOL_SEG_SIZE 0x00001800

#define S0_L2_REND_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L2_REND_PCM_BUF_POOL_L_FENCE  0x000c600c
#define S0_L2_REND_PCM_BUF_POOL_ADDR     0x000c6010
#define S0_L2_REND_PCM_BUF_POOL_SIZE     0x00005a14
#define S0_L2_REND_PCM_BUF_POOL_U_FENCE  0x000cba24
#define S0_L2_REND_PCM_BUF_POOL_NUM_SEG  0x00000005
#define S0_L2_REND_PCM_BUF_POOL_SEG_SIZE 0x00001204

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_SRC_WORK_MAIN_BUF_POOL_ALIGN    0x00000008
#define S0_L2_SRC_WORK_MAIN_BUF_POOL_L_FENCE  0x000cba2c
#define S0_L2_SRC_WORK_MAIN_BUF_POOL_ADDR     0x000cba30
#define S0_L2_SRC_WORK_MAIN_BUF_POOL_SIZE     0x00001000
#define S0_L2_SRC_WORK_MAIN_BUF_POOL_U_FENCE  0x000cca30
#define S0_L2_SRC_WORK_MAIN_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_SRC_WORK_MAIN_BUF_POOL_SEG_SIZE 0x00001000

#define S0_L2_DEC_ES_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L2_DEC_ES_SUB_BUF_POOL_L_FENCE  0x000cca34
#define S0_L2_DEC_ES_SUB_BUF_POOL_ADDR     0x000cca38
#define S0_L2_DEC_ES_SUB_BUF_POOL_SIZE     0x00004000
#define S0_L2_DEC_ES_SUB_BUF_POOL_U_FENCE  0x000d0a38
#define S0_L2_DEC_ES_SUB_BUF_POOL_NUM_SEG  0x00000004
#define S0_L2_DEC_ES_SUB_BUF_POOL_SEG_SIZE 0x00001000

#define S0_L2_REND_PCM_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L2_REND_PCM_SUB_BUF_POOL_L_FENCE  0x000d0a3c
#define S0_L2_REND_PCM_SUB_BUF_POOL_ADDR     0x000d0a40
#define S0_L2_REND_PCM_SUB_BUF_POOL_SIZE     0x00005a14
#define S0_L2_REND_PCM_SUB_BUF_POOL_U_FENCE  0x000d6454
#define S0_L2_REND_PCM_SUB_BUF_POOL_NUM_SEG  0x00000005
#define S0_L2_REND_PCM_SUB_BUF_POOL_SEG_SIZE 0x00001204

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_SRC_WORK_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L2_SRC_WORK_SUB_BUF_POOL_L_FENCE  0x000d645c
#define S0_L2_SRC_WORK_SUB_BUF_POOL_ADDR     0x000d6460
#define S0_L2_SRC_WORK_SUB_BUF_POOL_SIZE     0x00001000
#define S0_L2_SRC_WORK_SUB_BUF_POOL_U_FENCE  0x000d7460
#define S0_L2_SRC_WORK_SUB_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_SRC_WORK_SUB_BUF_POOL_SEG_SIZE 0x00001000

#define S0_L2_DEC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L2_DEC_APU_CMD_POOL_L_FENCE  0x000d7464
#define S0_L2_DEC_APU_CMD_POOL_ADDR     0x000d7468
#define S0_L2_DEC_APU_CMD_POOL_SIZE     0x00000398
#define S0_L2_DEC_APU_CMD_POOL_U_FENCE  0x000d7800
#define S0_L2_DEC_APU_CMD_POOL_NUM_SEG  0x0000000a
#define S0_L2_DEC_APU_CMD_POOL_SEG_SIZE 0x0000005c

#define S0_L2_PF0_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L2_PF0_PCM_BUF_POOL_L_FENCE  0x000d7804
#define S0_L2_PF0_PCM_BUF_POOL_ADDR     0x000d7808
#define S0_L2_PF0_PCM_BUF_POOL_SIZE     0x00001204
#define S0_L2_PF0_PCM_BUF_POOL_U_FENCE  0x000d8a0c
#define S0_L2_PF0_PCM_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_PF0_PCM_BUF_POOL_SEG_SIZE 0x00001204

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_PF1_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L2_PF1_PCM_BUF_POOL_L_FENCE  0x000d8a14
#define S0_L2_PF1_PCM_BUF_POOL_ADDR     0x000d8a18
#define S0_L2_PF1_PCM_BUF_POOL_SIZE     0x00001204
#define S0_L2_PF1_PCM_BUF_POOL_U_FENCE  0x000d9c1c
#define S0_L2_PF1_PCM_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_PF1_PCM_BUF_POOL_SEG_SIZE 0x00001204

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_PF0_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L2_PF0_APU_CMD_POOL_L_FENCE  0x000d9c24
#define S0_L2_PF0_APU_CMD_POOL_ADDR     0x000d9c28
#define S0_L2_PF0_APU_CMD_POOL_SIZE     0x00000398
#define S0_L2_PF0_APU_CMD_POOL_U_FENCE  0x000d9fc0
#define S0_L2_PF0_APU_CMD_POOL_NUM_SEG  0x0000000a
#define S0_L2_PF0_APU_CMD_POOL_SEG_SIZE 0x0000005c

#define S0_L2_PF1_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L2_PF1_APU_CMD_POOL_L_FENCE  0x000d9fc4
#define S0_L2_PF1_APU_CMD_POOL_ADDR     0x000d9fc8
#define S0_L2_PF1_APU_CMD_POOL_SIZE     0x00000398
#define S0_L2_PF1_APU_CMD_POOL_U_FENCE  0x000da360
#define S0_L2_PF1_APU_CMD_POOL_NUM_SEG  0x0000000a
#define S0_L2_PF1_APU_CMD_POOL_SEG_SIZE 0x0000005c

#define S0_L2_OUTPUT_BUF_POOL_ALIGN    0x00000008
#define S0_L2_OUTPUT_BUF_POOL_L_FENCE  0x000da364
#define S0_L2_OUTPUT_BUF_POOL_ADDR     0x000da368
#define S0_L2_OUTPUT_BUF_POOL_SIZE     0x00001800
#define S0_L2_OUTPUT_BUF_POOL_U_FENCE  0x000dbb68
#define S0_L2_OUTPUT_BUF_POOL_NUM_SEG  0x00000002
#define S0_L2_OUTPUT_BUF_POOL_SEG_SIZE 0x00000c00

#define S0_L2_MIC_IN_BUF_POOL_ALIGN    0x00000008
#define S0_L2_MIC_IN_BUF_POOL_L_FENCE  0x000dbb6c
#define S0_L2_MIC_IN_BUF_POOL_ADDR     0x000dbb70
#define S0_L2_MIC_IN_BUF_POOL_SIZE     0x0000b400
#define S0_L2_MIC_IN_BUF_POOL_U_FENCE  0x000e6f70
#define S0_L2_MIC_IN_BUF_POOL_NUM_SEG  0x0000000f
#define S0_L2_MIC_IN_BUF_POOL_SEG_SIZE 0x00000c00

#define S0_L2_ENC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L2_ENC_APU_CMD_POOL_L_FENCE  0x000e6f74
#define S0_L2_ENC_APU_CMD_POOL_ADDR     0x000e6f78
#define S0_L2_ENC_APU_CMD_POOL_SIZE     0x00000114
#define S0_L2_ENC_APU_CMD_POOL_U_FENCE  0x000e708c
#define S0_L2_ENC_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L2_ENC_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_SRC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L2_SRC_APU_CMD_POOL_L_FENCE  0x000e7094
#define S0_L2_SRC_APU_CMD_POOL_ADDR     0x000e7098
#define S0_L2_SRC_APU_CMD_POOL_SIZE     0x00000114
#define S0_L2_SRC_APU_CMD_POOL_U_FENCE  0x000e71ac
#define S0_L2_SRC_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L2_SRC_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_PRE_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L2_PRE_APU_CMD_POOL_L_FENCE  0x000e71b4
#define S0_L2_PRE_APU_CMD_POOL_ADDR     0x000e71b8
#define S0_L2_PRE_APU_CMD_POOL_SIZE     0x00000114
#define S0_L2_PRE_APU_CMD_POOL_U_FENCE  0x000e72cc
#define S0_L2_PRE_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L2_PRE_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Remainder COMMON_WORK_AREA=0x00015d30 */

/* Section0 Layout3: */

#define MEMMGR_S0_L3_WORK_SIZE   0x00000184

/* Skip 0x0004 bytes for alignment. */

#define S0_L3_DEC_ES_MAIN_BUF_POOL_ALIGN    0x00000008
#define S0_L3_DEC_ES_MAIN_BUF_POOL_L_FENCE  0x000c0004
#define S0_L3_DEC_ES_MAIN_BUF_POOL_ADDR     0x000c0008
#define S0_L3_DEC_ES_MAIN_BUF_POOL_SIZE     0x00004800
#define S0_L3_DEC_ES_MAIN_BUF_POOL_U_FENCE  0x000c4808
#define S0_L3_DEC_ES_MAIN_BUF_POOL_NUM_SEG  0x00000004
#define S0_L3_DEC_ES_MAIN_BUF_POOL_SEG_SIZE 0x00001200

#define S0_L3_REND_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L3_REND_PCM_BUF_POOL_L_FENCE  0x000c480c
#define S0_L3_REND_PCM_BUF_POOL_ADDR     0x000c4810
#define S0_L3_REND_PCM_BUF_POOL_SIZE     0x00005a14
#define S0_L3_REND_PCM_BUF_POOL_U_FENCE  0x000ca224
#define S0_L3_REND_PCM_BUF_POOL_NUM_SEG  0x00000005
#define S0_L3_REND_PCM_BUF_POOL_SEG_SIZE 0x00001204

/* Skip 0x0004 bytes for alignment. */

#define S0_L3_SRC_WORK_MAIN_BUF_POOL_ALIGN    0x00000008
#define S0_L3_SRC_WORK_MAIN_BUF_POOL_L_FENCE  0x000ca22c
#define S0_L3_SRC_WORK_MAIN_BUF_POOL_ADDR     0x000ca230
#define S0_L3_SRC_WORK_MAIN_BUF_POOL_SIZE     0x00001200
#define S0_L3_SRC_WORK_MAIN_BUF_POOL_U_FENCE  0x000cb430
#define S0_L3_SRC_WORK_MAIN_BUF_POOL_NUM_SEG  0x00000001
#define S0_L3_SRC_WORK_MAIN_BUF_POOL_SEG_SIZE 0x00001200

#define S0_L3_DEC_ES_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L3_DEC_ES_SUB_BUF_POOL_L_FENCE  0x000cb434
#define S0_L3_DEC_ES_SUB_BUF_POOL_ADDR     0x000cb438
#define S0_L3_DEC_ES_SUB_BUF_POOL_SIZE     0x00004800
#define S0_L3_DEC_ES_SUB_BUF_POOL_U_FENCE  0x000cfc38
#define S0_L3_DEC_ES_SUB_BUF_POOL_NUM_SEG  0x00000004
#define S0_L3_DEC_ES_SUB_BUF_POOL_SEG_SIZE 0x00001200

#define S0_L3_REND_PCM_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L3_REND_PCM_SUB_BUF_POOL_L_FENCE  0x000cfc3c
#define S0_L3_REND_PCM_SUB_BUF_POOL_ADDR     0x000cfc40
#define S0_L3_REND_PCM_SUB_BUF_POOL_SIZE     0x00005a14
#define S0_L3_REND_PCM_SUB_BUF_POOL_U_FENCE  0x000d5654
#define S0_L3_REND_PCM_SUB_BUF_POOL_NUM_SEG  0x00000005
#define S0_L3_REND_PCM_SUB_BUF_POOL_SEG_SIZE 0x00001204

/* Skip 0x0004 bytes for alignment. */

#define S0_L3_SRC_WORK_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L3_SRC_WORK_SUB_BUF_POOL_L_FENCE  0x000d565c
#define S0_L3_SRC_WORK_SUB_BUF_POOL_ADDR     0x000d5660
#define S0_L3_SRC_WORK_SUB_BUF_POOL_SIZE     0x00001200
#define S0_L3_SRC_WORK_SUB_BUF_POOL_U_FENCE  0x000d6860
#define S0_L3_SRC_WORK_SUB_BUF_POOL_NUM_SEG  0x00000001
#define S0_L3_SRC_WORK_SUB_BUF_POOL_SEG_SIZE 0x00001200

#define S0_L3_DEC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L3_DEC_APU_CMD_POOL_L_FENCE  0x000d6864
#define S0_L3_DEC_APU_CMD_POOL_ADDR     0x000d6868
#define S0_L3_DEC_APU_CMD_POOL_SIZE     0x00000398
#define S0_L3_DEC_APU_CMD_POOL_U_FENCE  0x000d6c00
#define S0_L3_DEC_APU_CMD_POOL_NUM_SEG  0x0000000a
#define S0_L3_DEC_APU_CMD_POOL_SEG_SIZE 0x0000005c

#define S0_L3_PF0_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L3_PF0_PCM_BUF_POOL_L_FENCE  0x000d6c04
#define S0_L3_PF0_PCM_BUF_POOL_ADDR     0x000d6c08
#define S0_L3_PF0_PCM_BUF_POOL_SIZE     0x00001204
#define S0_L3_PF0_PCM_BUF_POOL_U_FENCE  0x000d7e0c
#define S0_L3_PF0_PCM_BUF_POOL_NUM_SEG  0x00000001
#define S0_L3_PF0_PCM_BUF_POOL_SEG_SIZE 0x00001204

/* Skip 0x0004 bytes for alignment. */

#define S0_L3_PF1_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L3_PF1_PCM_BUF_POOL_L_FENCE  0x000d7e14
#define S0_L3_PF1_PCM_BUF_POOL_ADDR     0x000d7e18
#define S0_L3_PF1_PCM_BUF_POOL_SIZE     0x00001204
#define S0_L3_PF1_PCM_BUF_POOL_U_FENCE  0x000d901c
#define S0_L3_PF1_PCM_BUF_POOL_NUM_SEG  0x00000001
#define S0_L3_PF1_PCM_BUF_POOL_SEG_SIZE 0x00001204

/* Skip 0x0004 bytes for alignment. */

#define S0_L3_PF0_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L3_PF0_APU_CMD_POOL_L_FENCE  0x000d9024
#define S0_L3_PF0_APU_CMD_POOL_ADDR     0x000d9028
#define S0_L3_PF0_APU_CMD_POOL_SIZE     0x00000398
#define S0_L3_PF0_APU_CMD_POOL_U_FENCE  0x000d93c0
#define S0_L3_PF0_APU_CMD_POOL_NUM_SEG  0x0000000a
#define S0_L3_PF0_APU_CMD_POOL_SEG_SIZE 0x0000005c

#define S0_L3_PF1_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L3_PF1_APU_CMD_POOL_L_FENCE  0x000d93c4
#define S0_L3_PF1_APU_CMD_POOL_ADDR     0x000d93c8
#define S0_L3_PF1_APU_CMD_POOL_SIZE     0x00000398
#define S0_L3_PF1_APU_CMD_POOL_U_FENCE  0x000d9760
#define S0_L3_PF1_APU_CMD_POOL_NUM_SEG  0x0000000a
#define S0_L3_PF1_APU_CMD_POOL_SEG_SIZE 0x0000005c

#define S0_L3_MIC_IN_BUF_POOL_ALIGN    0x00000008
#define S0_L3_MIC_IN_BUF_POOL_L_FENCE  0x000d9764
#define S0_L3_MIC_IN_BUF_POOL_ADDR     0x000d9768
#define S0_L3_MIC_IN_BUF_POOL_SIZE     0x00003c00
#define S0_L3_MIC_IN_BUF_POOL_U_FENCE  0x000dd368
#define S0_L3_MIC_IN_BUF_POOL_NUM_SEG  0x00000005
#define S0_L3_MIC_IN_BUF_POOL_SEG_SIZE 0x00000c00

#define S0_L3_OUTPUT_BUF_POOL_ALIGN    0x00000008
#define S0_L3_OUTPUT_BUF_POOL_L_FENCE  0x000dd36c
#define S0_L3_OUTPUT_BUF_POOL_ADDR     0x000dd370
#define S0_L3_OUTPUT_BUF_POOL_SIZE     0x00001800
#define S0_L3_OUTPUT_BUF_POOL_U_FENCE  0x000deb70
#define S0_L3_OUTPUT_BUF_POOL_NUM_SEG  0x00000002
#define S0_L3_OUTPUT_BUF_POOL_SEG_SIZE 0x00000c00

#define S0_L3_PRE_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L3_PRE_APU_CMD_POOL_L_FENCE  0x000deb74
#define S0_L3_PRE_APU_CMD_POOL_ADDR     0x000deb78
#define S0_L3_PRE_APU_CMD_POOL_SIZE     0x00000114
#define S0_L3_PRE_APU_CMD_POOL_U_FENCE  0x000dec8c
#define S0_L3_PRE_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L3_PRE_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Skip 0x0004 bytes for alignment. */

#define S0_L3_RCG_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L3_RCG_APU_CMD_POOL_L_FENCE  0x000dec94
#define S0_L3_RCG_APU_CMD_POOL_ADDR     0x000dec98
#define S0_L3_RCG_APU_CMD_POOL_SIZE     0x00000114
#define S0_L3_RCG_APU_CMD_POOL_U_FENCE  0x000dedac
#define S0_L3_RCG_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L3_RCG_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Remainder COMMON_WORK_AREA=0x0001e250 */

/* Section0 Layout4: */

#define MEMMGR_S0_L4_WORK_SIZE   0x00000068

/* Skip 0x0004 bytes for alignment. */

#define S0_L4_MIC_IN_BUF_POOL_ALIGN    0x00000008
#define S0_L4_MIC_IN_BUF_POOL_L_FENCE  0x000c0004
#define S0_L4_MIC_IN_BUF_POOL_ADDR     0x000c0008
#define S0_L4_MIC_IN_BUF_POOL_SIZE     0x00014000
#define S0_L4_MIC_IN_BUF_POOL_U_FENCE  0x000d4008
#define S0_L4_MIC_IN_BUF_POOL_NUM_SEG  0x00000005
#define S0_L4_MIC_IN_BUF_POOL_SEG_SIZE 0x00004000

#define S0_L4_OUTPUT_BUF_POOL_ALIGN    0x00000008
#define S0_L4_OUTPUT_BUF_POOL_L_FENCE  0x000d400c
#define S0_L4_OUTPUT_BUF_POOL_ADDR     0x000d4010
#define S0_L4_OUTPUT_BUF_POOL_SIZE     0x0000f000
#define S0_L4_OUTPUT_BUF_POOL_U_FENCE  0x000e3010
#define S0_L4_OUTPUT_BUF_POOL_NUM_SEG  0x00000005
#define S0_L4_OUTPUT_BUF_POOL_SEG_SIZE 0x00003000

#define S0_L4_PRE_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L4_PRE_APU_CMD_POOL_L_FENCE  0x000e3014
#define S0_L4_PRE_APU_CMD_POOL_ADDR     0x000e3018
#define S0_L4_PRE_APU_CMD_POOL_SIZE     0x00000114
#define S0_L4_PRE_APU_CMD_POOL_U_FENCE  0x000e312c
#define S0_L4_PRE_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L4_PRE_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Skip 0x0004 bytes for alignment. */

#define S0_L4_RCG_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L4_RCG_APU_CMD_POOL_L_FENCE  0x000e3134
#define S0_L4_RCG_APU_CMD_POOL_ADDR     0x000e3138
#define S0_L4_RCG_APU_CMD_POOL_SIZE     0x00000114
#define S0_L4_RCG_APU_CMD_POOL_U_FENCE  0x000e324c
#define S0_L4_RCG_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L4_RCG_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Remainder COMMON_WORK_AREA=0x00019db0 */

/* Section1 Layout0: */

#define MEMMGR_S1_L0_WORK_SIZE   0x00000040

/* Skip 0x0004 bytes for alignment. */

#define S1_L0_SENSOR_DSP_CMD_BUF_POOL_ALIGN    0x00000008
#define S1_L0_SENSOR_DSP_CMD_BUF_POOL_ADDR     0x000f9780
#define S1_L0_SENSOR_DSP_CMD_BUF_POOL_SIZE     0x00001800
#define S1_L0_SENSOR_DSP_CMD_BUF_POOL_NUM_SEG  0x00000008
#define S1_L0_SENSOR_DSP_CMD_BUF_POOL_SEG_SIZE 0x00000300

#define S1_L0_SENSOR_DATA_BUF_POOL_ALIGN    0x00000008
#define S1_L0_SENSOR_DATA_BUF_POOL_ADDR     0x000faf80
#define S1_L0_SENSOR_DATA_BUF_POOL_SIZE     0x00001800
#define S1_L0_SENSOR_DATA_BUF_POOL_NUM_SEG  0x00000008
#define S1_L0_SENSOR_DATA_BUF_POOL_SEG_SIZE 0x00000300

/* Remainder COMMON_WORK_AREA=0x00000880 */

#endif /* MEM_LAYOUT_H_INCLUDED */
