<!doctype html><html lang=en-us><head><meta charset=utf-8><meta name=viewport content='width=device-width,initial-scale=1'><meta name=description content=' 译码阶段是香山CPU流水线后端的第一站，第一个阶段。它的输入来自于前端的指令缓冲器ibuffer ,从Ibuffer读出时由其将来自IFU的指令加预译码信息一起组装在一个CtrlFlow对象中，又由于流水线后端的宽度是6,所有译码阶段的输入就是6个CtrlFlow对象，译码阶段的输出即译码结果去往Rename中，是一排CfCtrl对象，CfCtrl就是CtrlFlow + CtrlSignals, 译码产生的结果就在CtrlSignals中，连同CtrlFlow一起往下游送。
'><title>香山源代码剖析——指令的译码和派发</title>
<link rel=canonical href=https://VastCircle.github.io/2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E6%8C%87%E4%BB%A4%E7%9A%84%E8%AF%91%E7%A0%81%E5%92%8C%E6%B4%BE%E5%8F%91/><link rel=stylesheet href=/scss/style.min.46208cabd58e8bcef0cfb7d7ea6b561adcca3b91dd1fc6657493a44f03c5db75.css><meta property='og:title' content='香山源代码剖析——指令的译码和派发'><meta property='og:description' content=' 译码阶段是香山CPU流水线后端的第一站，第一个阶段。它的输入来自于前端的指令缓冲器ibuffer ,从Ibuffer读出时由其将来自IFU的指令加预译码信息一起组装在一个CtrlFlow对象中，又由于流水线后端的宽度是6,所有译码阶段的输入就是6个CtrlFlow对象，译码阶段的输出即译码结果去往Rename中，是一排CfCtrl对象，CfCtrl就是CtrlFlow + CtrlSignals, 译码产生的结果就在CtrlSignals中，连同CtrlFlow一起往下游送。
'><meta property='og:url' content='https://VastCircle.github.io/2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E6%8C%87%E4%BB%A4%E7%9A%84%E8%AF%91%E7%A0%81%E5%92%8C%E6%B4%BE%E5%8F%91/'><meta property='og:site_name' content="VastCircle's blog"><meta property='og:type' content='article'><meta property='article:section' content='Post'><meta property='article:tag' content><meta property='article:published_time' content='2025-01-14T17:19:27+08:00'><meta property='article:modified_time' content='2025-01-14T17:19:27+08:00'><meta name=twitter:title content="香山源代码剖析——指令的译码和派发"><meta name=twitter:description content=" 译码阶段是香山CPU流水线后端的第一站，第一个阶段。它的输入来自于前端的指令缓冲器ibuffer ,从Ibuffer读出时由其将来自IFU的指令加预译码信息一起组装在一个CtrlFlow对象中，又由于流水线后端的宽度是6,所有译码阶段的输入就是6个CtrlFlow对象，译码阶段的输出即译码结果去往Rename中，是一排CfCtrl对象，CfCtrl就是CtrlFlow + CtrlSignals, 译码产生的结果就在CtrlSignals中，连同CtrlFlow一起往下游送。
"><style>:root{--article-font-family:"Noto Serif SC", var(--base-font-family)}</style><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@300;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex
<!--
extended
-->
on-phone--column extended"><div id=article-toolbar><a href=https://VastCircle.github.io/ class=back-home><svg class="icon icon-tabler icon-tabler-chevron-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="15 6 9 12 15 18"/></svg>
<span>Back</span></a></div><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label="Toggle Menu">
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header class=site-info><figure class=site-avatar><a href=/><img src=/img/avatar_hu9516569771622178000.png width=300 height=300 class=site-logo loading=lazy alt=Avatar>
</a><span class=emoji>🍥</span></figure><h1 class=site-name><a href=/>VastCircle's blog</a></h1><h2 class=site-description>To shine , not to be illuminated</h2><ol class=social-menu><li><a href=https://github.com/VastCircle target=_blank title=GitHub><svg class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li><li><a href=https://twitter.com target=_blank title=Twitter><svg class="icon icon-tabler icon-tabler-brand-twitter" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 4.01c-1 .49-1.98.689-3 .99-1.121-1.265-2.783-1.335-4.38-.737S11.977 6.323 12 8v1c-3.245.083-6.135-1.395-8-4 0 0-4.182 7.433 4 11-1.872 1.247-3.739 2.088-6 2 3.308 1.803 6.913 2.423 10.034 1.517 3.58-1.04 6.522-3.723 7.651-7.742a13.84 13.84.0 00.497-3.753C20.18 7.773 21.692 5.25 22 4.009z"/></svg></a></li></ol></header><ol class=menu id=main-menu><li><a href=/><svg class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg>
<span>Home</span></a></li><li><a href=/about/><svg class="icon icon-tabler icon-tabler-user" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="7" r="4"/><path d="M6 21v-2a4 4 0 014-4h4a4 4 0 014 4v2"/></svg>
<span>About</span></a></li><li><a href=/links/><svg class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg>
<span>friends</span></a></li><li><a href=/archives/><svg class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><rect x="3" y="4" width="18" height="4" rx="2"/><path d="M5 8v10a2 2 0 002 2h10a2 2 0 002-2V8"/><line x1="10" y1="12" x2="14" y2="12"/></svg>
<span>Archives</span></a></li><li><a href=/search/><svg class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg>
<span>Search</span></a></li><li id=dark-mode-toggle><svg class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<svg class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<span>Dark Mode</span></li></ol></aside><main class="main full-width"><article class=main-article><header class=article-header><div class=article-details><header class=article-category><a href=/categories/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81/>香山源代码</a></header><h2 class=article-title><a href=/2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E6%8C%87%E4%BB%A4%E7%9A%84%E8%AF%91%E7%A0%81%E5%92%8C%E6%B4%BE%E5%8F%91/>香山源代码剖析——指令的译码和派发</a></h2><footer class=article-time><div><svg class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg>
<time class=article-time--published>Jan 14, 2025</time></div><div><svg class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<time class=article-words>12429字</time></div></footer></div></header><section class=article-content><p><figure class=gallery-image style=flex-grow:375;flex-basis:900px><a href=/2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E6%8C%87%E4%BB%A4%E7%9A%84%E8%AF%91%E7%A0%81%E5%92%8C%E6%B4%BE%E5%8F%91/image-20250114181936853.png data-size=1028x274><img src=/2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E6%8C%87%E4%BB%A4%E7%9A%84%E8%AF%91%E7%A0%81%E5%92%8C%E6%B4%BE%E5%8F%91/image-20250114181936853.png width=1028 height=274 srcset="/2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E6%8C%87%E4%BB%A4%E7%9A%84%E8%AF%91%E7%A0%81%E5%92%8C%E6%B4%BE%E5%8F%91/image-20250114181936853_hu6670905778379539498.png 480w, /2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E6%8C%87%E4%BB%A4%E7%9A%84%E8%AF%91%E7%A0%81%E5%92%8C%E6%B4%BE%E5%8F%91/image-20250114181936853_hu6764138659097728431.png 1024w" loading=lazy></a></figure></p><p>译码阶段是香山CPU流水线后端的第一站，第一个阶段。它的输入来自于前端的指令缓冲器ibuffer ,从Ibuffer读出时由其将来自IFU的指令加预译码信息一起组装在一个CtrlFlow对象中，又由于流水线后端的宽度是6,所有译码阶段的输入就是6个CtrlFlow对象，译码阶段的输出即译码结果去往Rename中，是一排CfCtrl对象，CfCtrl就是CtrlFlow + CtrlSignals, 译码产生的结果就在CtrlSignals中，连同CtrlFlow一起往下游送。</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#c678dd>class</span> <span style=color:#e5c07b>CfCtrl</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>implicit</span> <span style=color:#e06c75>p</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Parameters</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>extends</span> <span style=color:#e5c07b>XSBundle</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>cf</span> <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>CtrlFlow</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>ctrl</span> <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>CtrlSignals</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>}</span>
</span></span></code></pre></div><p>Rename向Dispatch的输出，成为MicroOp,这是对于CtrlFlow的扩充，主要是加上有关物理寄存器映射的信息。Dispatch的输出是MicroOp. Dispatch的输出不包括物理寄存器的内容即指令的源操作数，从物理寄存器组读取源操作数是流水线下游Scheduler的事情 。</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#7f848e>// Dequeue DecodeWidth insts from Ibuffer
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span><span style=color:#c678dd>class</span> <span style=color:#e5c07b>CtrlFlow</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>implicit</span> <span style=color:#e06c75>p</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Parameters</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>extends</span> <span style=color:#e5c07b>XSBundle</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>instr</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>32.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>pc</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VAddrBits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>foldpc</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>MemPredPCWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>exceptionVec</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>ExceptionVec</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>trigger</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>TriggerAction</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>pd</span> <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>PreDecodeInfo</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>pred_taken</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>crossPageIPFFix</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>storeSetHit</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span> <span style=color:#7f848e>// inst has been allocated an store set
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>waitForRobIdx</span> <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>RobPtr</span> <span style=color:#7f848e>// store set predicted previous store robIdx
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// Load wait is needed
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// load inst will not be executed until former store (predicted by mdp) addr calcuated
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>loadWaitBit</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// If (loadWaitBit &amp;&amp; loadWaitStrict), strict load wait is needed
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// load inst will not be executed until ALL former store addr calcuated
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>loadWaitStrict</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>ssid</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>SSIDWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>ftqPtr</span> <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>FtqPtr</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>ftqOffset</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>log2Up</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PredictWidth</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>}</span>
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#7f848e>// 这个和DocodedInst基本是一毛一样的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span><span style=color:#c678dd>class</span> <span style=color:#e5c07b>CtrlSignals</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>implicit</span> <span style=color:#e06c75>p</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Parameters</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>extends</span> <span style=color:#e5c07b>XSBundle</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>debug_globalID</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>XLEN</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>srcType</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>4</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>SrcType</span><span style=color:#56b6c2>())</span>           <span style=color:#7f848e>// 源操作数的类型
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>lsrc</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>4</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>LogicRegsWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>// 源操作数的逻辑寄存器号
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>ldest</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>LogicRegsWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>        <span style=color:#7f848e>// 目标寄存器的逻辑寄存器号
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>fuType</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>()</span>                     <span style=color:#7f848e>// 指令所属大类,funtcion Unit Type
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>fuOpType</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>FuOpType</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>rfWen</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>fpWen</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>vecWen</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isXSTrap</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>noSpecExec</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>                   <span style=color:#7f848e>// wait forward
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>blockBackward</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>                <span style=color:#7f848e>// block backward
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>flushPipe</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>                    <span style=color:#7f848e>// This inst will flush all the pipe when commit, like exception but can commit
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>uopSplitType</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UopSplitType</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>selImm</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>SelImm</span><span style=color:#56b6c2>()</span>                     <span style=color:#7f848e>//立即数的类型,有符号，无符号
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>imm</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>32.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>                      <span style=color:#7f848e>//立即数
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>commitType</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>CommitType</span><span style=color:#56b6c2>()</span>             <span style=color:#7f848e>//提交结果的类型
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>fpu</span> <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>FPUCtrlSignals</span>  
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>uopIdx</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UopIdx</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isMove</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>                       <span style=color:#7f848e>//是move指令
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>vm</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>singleStep</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// This inst will flush all the pipe when it is the oldest inst in ROB,
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// then replay from this inst itself
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>replayInst</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>canRobCompress</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// 都是信号类型
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>private</span> <span style=color:#c678dd>def</span> <span style=color:#e06c75>allSignals</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>srcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>3</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>++</span> <span style=color:#e5c07b>Seq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fuOpType</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>rfWen</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fpWen</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>vecWen</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>isXSTrap</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>noSpecExec</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>blockBackward</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>flushPipe</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>canRobCompress</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopSplitType</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>selImm</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e06c75>decode</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>inst</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>table</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Iterable</span><span style=color:#56b6c2>[(</span><span style=color:#e5c07b>BitPat</span>, <span style=color:#e5c07b>List</span><span style=color:#56b6c2>[</span><span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>])])</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>CtrlSignals</span> <span style=color:#56b6c2>=</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>decoder</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>freechips</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rocketchip</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rocket</span><span style=color:#56b6c2>.</span><span style=color:#e5c07b>DecodeLogic</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>inst</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>XDecode</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>decodeDefault</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>table</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>EspressoMinimizer</span><span style=color:#56b6c2>)</span>  <span style=color:#7f848e>//实际上是调用了chisel的decoder , 译码
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>allSignals</span> <span style=color:#e06c75>zip</span> <span style=color:#e06c75>decoder</span> <span style=color:#e06c75>foreach</span> <span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>s</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>d</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>s</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>d</span> <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>commitType</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>DontCare</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>this</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e06c75>decode</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bit</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>List</span><span style=color:#56b6c2>[</span><span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>])</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>CtrlSignals</span> <span style=color:#56b6c2>=</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>allSignals</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bit</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bitPatToUInt</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>))).</span><span style=color:#e06c75>foreach</span><span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>s</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>d</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>s</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>d</span> <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>this</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e06c75>isWFI</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Bool</span> <span style=color:#56b6c2>=</span> <span style=color:#e06c75>fuType</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>csr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>fuOpType</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>CSROpType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wfi</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e06c75>isSoftPrefetch</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Bool</span> <span style=color:#56b6c2>=</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>fuType</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>alu</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>fuOpType</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>ALUOpType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>or</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>selImm</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>SelImm</span><span style=color:#56b6c2>.</span><span style=color:#e5c07b>IMM_I</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>ldest</span> <span style=color:#56b6c2>===</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e06c75>needWriteRf</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Bool</span> <span style=color:#56b6c2>=</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>rfWen</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>ldest</span> <span style=color:#56b6c2>=/=</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>fpWen</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>vecWen</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e06c75>isHyperInst</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Bool</span> <span style=color:#56b6c2>=</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>fuType</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ldu</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e5c07b>LSUOpType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isHlv</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>fuOpType</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>fuType</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>stu</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e5c07b>LSUOpType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isHsv</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>fuOpType</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>}</span>
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>  <span style=color:#c678dd>class</span> <span style=color:#e5c07b>DecodedInst</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>implicit</span> <span style=color:#e06c75>p</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Parameters</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>extends</span> <span style=color:#e5c07b>XSBundle</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>def</span> <span style=color:#e06c75>numSrc</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>numSrc</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// passed from StaticInst
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>instr</span>           <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>32.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>pc</span>              <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VAddrBits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>foldpc</span>          <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>MemPredPCWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>exceptionVec</span>    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>ExceptionVec</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>trigger</span>         <span style=color:#c678dd>=</span> <span style=color:#e5c07b>TriggerAction</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>preDecodeInfo</span>   <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>PreDecodeInfo</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>pred_taken</span>      <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>crossPageIPFFix</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>ftqPtr</span>          <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>FtqPtr</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>ftqOffset</span>       <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>log2Up</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PredictWidth</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// decoded
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>srcType</span>         <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>numSrc</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>SrcType</span><span style=color:#56b6c2>())</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>lsrc</span>            <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>numSrc</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>LogicRegsWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>ldest</span>           <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>LogicRegsWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>fuType</span>          <span style=color:#c678dd>=</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>fuOpType</span>        <span style=color:#c678dd>=</span> <span style=color:#e5c07b>FuOpType</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>rfWen</span>           <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>fpWen</span>           <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>vecWen</span>          <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>v0Wen</span>           <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>vlWen</span>           <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>isXSTrap</span>        <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>waitForward</span>     <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span> <span style=color:#7f848e>// no speculate execution
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>blockBackward</span>   <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>flushPipe</span>       <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span> <span style=color:#7f848e>// This inst will flush all the pipe when commit, like exception but can commit
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>canRobCompress</span>  <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>selImm</span>          <span style=color:#c678dd>=</span> <span style=color:#e5c07b>SelImm</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>imm</span>             <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>ImmUnion</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>maxLen</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>fpu</span>             <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>FPUCtrlSignals</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>vpu</span>             <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>VPUCtrlSignals</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>vlsInstr</span>        <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>wfflags</span>         <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>isMove</span>          <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>uopIdx</span>          <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UopIdx</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>uopSplitType</span>    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UopSplitType</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>isVset</span>          <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>firstUop</span>        <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>lastUop</span>         <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>numUops</span>         <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>log2Up</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>MaxUopSize</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// rob need this
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>numWB</span>           <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>log2Up</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>MaxUopSize</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// rob need this
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>commitType</span>      <span style=color:#c678dd>=</span> <span style=color:#e5c07b>CommitType</span><span style=color:#56b6c2>()</span> <span style=color:#7f848e>// Todo: remove it
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>needFrm</span>         <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>NeedFrmBundle</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>debug_fuType</span>    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>OptionWrapper</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>())</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>private</span> <span style=color:#c678dd>def</span> <span style=color:#e06c75>allSignals</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>srcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>3</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>++</span> <span style=color:#e5c07b>Seq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fuOpType</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>rfWen</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fpWen</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>vecWen</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>isXSTrap</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>waitForward</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>blockBackward</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>flushPipe</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>canRobCompress</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopSplitType</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>selImm</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>def</span> <span style=color:#e06c75>decode</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>inst</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>table</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Iterable</span><span style=color:#56b6c2>[(</span><span style=color:#e5c07b>BitPat</span>, <span style=color:#e5c07b>List</span><span style=color:#56b6c2>[</span><span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>])])</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>DecodedInst</span> <span style=color:#56b6c2>=</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>        <span style=color:#7f848e>// 使用listLookup去decode的，竟然不是用decode 去 decode ,返回值是一个Seq[Uint]
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#c678dd>val</span> <span style=color:#e06c75>decoder</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Seq</span><span style=color:#56b6c2>[</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>]</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>ListLookup</span><span style=color:#56b6c2>(</span>
</span></span><span style=display:flex><span>        <span style=color:#e06c75>inst</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>XDecode</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>decodeDefault</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bitPatToUInt</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>        <span style=color:#e06c75>table</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>pat</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>pats</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>pat</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>pats</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bitPatToUInt</span><span style=color:#56b6c2>))</span> <span style=color:#56b6c2>}.</span><span style=color:#e06c75>toArray</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>allSignals</span> <span style=color:#e06c75>zip</span> <span style=color:#e06c75>decoder</span> <span style=color:#e06c75>foreach</span> <span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>s</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>d</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>s</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>d</span> <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>debug_fuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>foreach</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>this</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>def</span> <span style=color:#e06c75>isSoftPrefetch</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Bool</span> <span style=color:#56b6c2>=</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>fuType</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>alu</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>fuOpType</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>ALUOpType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>or</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>selImm</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>SelImm</span><span style=color:#56b6c2>.</span><span style=color:#e5c07b>IMM_I</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>ldest</span> <span style=color:#56b6c2>===</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>def</span> <span style=color:#e06c75>connectStaticInst</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>source</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>StaticInst</span><span style=color:#56b6c2>)</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Unit</span> <span style=color:#56b6c2>=</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>for</span> <span style=color:#56b6c2>((</span><span style=color:#e06c75>name</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>data</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#c678dd>this</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>elements</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>        <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>source</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>elements</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>contains</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>name</span><span style=color:#56b6c2>))</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>          <span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>source</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>elements</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>name</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>        <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span></code></pre></div><h2 id=decode>decode</h2><h3 id=decodestage-module>DecodeStage Module</h3><p>DecodeStage module是负责把输入的inst 通过 decode转化为 ctrlflow的，之后就会发送给Rename ,具体代码还是比较清楚的 ，主要只是负责转发的</p><h3 id=decodeunit>DecodeUnit</h3><p>现在应该是不用ctrlFlow这一个数据结构了，换成了StaticInst</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#c678dd>class</span> <span style=color:#e5c07b>DecodeUnitIO</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>implicit</span> <span style=color:#e06c75>p</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Parameters</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>extends</span> <span style=color:#e5c07b>XSBundle</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>enq</span> <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>Bundle</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>ctrlFlow</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>StaticInst</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>vtype</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>VType</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>vstart</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vl</span><span style=color:#56b6c2>())</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span><span style=color:#7f848e>//  val vconfig = Input(UInt(XLEN.W))
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>deq</span> <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>DecodeUnitDeqIO</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>csrCtrl</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>CustomCSRCtrlIO</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>fromCSR</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>CSRToDecode</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>}</span>
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>    <span style=color:#e5c07b>SRL</span>     <span style=color:#56b6c2>-&gt;</span> <span style=color:#e5c07b>XSDecode</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>SrcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>reg</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>SrcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>reg</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>SrcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>alu</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>ALUOpType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>srl</span> <span style=color:#56b6c2>,</span> <span style=color:#e5c07b>SelImm</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>X</span>    <span style=color:#56b6c2>,</span> <span style=color:#e06c75>xWen</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>T</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>canRobCompress</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>T</span><span style=color:#56b6c2>),</span>
</span></span></code></pre></div><p>可以看到译码的表包括</p><p>SrcType:pc, imm, reg 等，指源寄存器需要哪里的数据，</p><p>FuType : 运算的类型 ， ldu,stu,alu，规定了指令的类型</p><p>ALUOpType or LSUOpType or .. ：这个根据FuType来分配的，实际上和指令的name是一样的</p><p>SelImm:立即数的种类，比方说用于存储类指令，用于branch指令，用于lui,auipc指令，通过这个来解码立即数</p><p>xWen,fwen,vwen : 是否写入寄存器</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#c678dd>case</span> <span style=color:#c678dd>class</span> <span style=color:#e5c07b>XSDecode</span><span style=color:#56b6c2>(</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>src1</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>src2</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>src3</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>fu</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>FuType.OHType</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fuOp</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>selImm</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>uopSplitType</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>BitPat</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>UopSplitType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>X</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>xWen</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Boolean</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>fWen</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Boolean</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>vWen</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Boolean</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>mWen</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Boolean</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>xsTrap</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Boolean</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>noSpec</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Boolean</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>blockBack</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Boolean</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>flushPipe</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Boolean</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>canRobCompress</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Boolean</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>extends</span> <span style=color:#e5c07b>XSDecodeBase</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e06c75>generate</span><span style=color:#56b6c2>()</span> <span style=color:#c678dd>:</span> <span style=color:#e5c07b>List</span><span style=color:#56b6c2>[</span><span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>]</span> <span style=color:#c678dd>=</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>List</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>src1</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>src2</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>src3</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>BitPat</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>fu</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>num</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)),</span> <span style=color:#e06c75>fuOp</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>xWen</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fWen</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>,</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>vWen</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>mWen</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>xsTrap</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>noSpec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>blockBack</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>flushPipe</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>canRobCompress</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uopSplitType</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>selImm</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>}</span>
</span></span></code></pre></div><h2 id=寄存器映射>寄存器映射</h2><p><figure class=gallery-image style=flex-grow:185;flex-basis:444px><a href=/2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E6%8C%87%E4%BB%A4%E7%9A%84%E8%AF%91%E7%A0%81%E5%92%8C%E6%B4%BE%E5%8F%91/image-20250114231810586.png data-size=1168x631><img src=/2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E6%8C%87%E4%BB%A4%E7%9A%84%E8%AF%91%E7%A0%81%E5%92%8C%E6%B4%BE%E5%8F%91/image-20250114231810586.png width=1168 height=631 srcset="/2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E6%8C%87%E4%BB%A4%E7%9A%84%E8%AF%91%E7%A0%81%E5%92%8C%E6%B4%BE%E5%8F%91/image-20250114231810586_hu8796026047750935401.png 480w, /2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E6%8C%87%E4%BB%A4%E7%9A%84%E8%AF%91%E7%A0%81%E5%92%8C%E6%B4%BE%E5%8F%91/image-20250114231810586_hu1632732958453808693.png 1024w" loading=lazy></a></figure></p><p>寄存器映射表RAT , 维护逻辑寄存器和物理寄存器之间的映射关系</p><p>细节 ：</p><p>每当指令流中有指令用到某个目标寄存器dest的时候，不管当前是否已经有映射了，总是要从FreeList中分配一个物理寄存器，比方说逻辑寄存器3建立物理寄存器33的映射， 此时需要在指令的MicroOp中记录下pdest = 33,</p><p>但是在将新的映射写入3的时候，需要将原来老的映射值记录在MicroOp的old_pdest中，</p><p>每当指令流中有指令要用所述逻辑寄存器，需要查询映射表获取当前映射，并将映射值写入本指令MiroOp的psrc中。 并且在创建该指令的ExuInput中企图从物理寄存器中读取内容，要是内容未到位就在ReservationStation中等待。</p><p>一旦物理寄存器33为pdest的指令执行完成了，就把结果写回到33号物理寄存器，</p><p>这条指令在完成回写，要冲流水线退休前夕，需要将记载的old_pdest释放掉，重置freeList，（为什么在这个时候释放，能早一点吗？原因应该是异常或者分支指令）</p><p>在寄存器rename的时候还是顺序的</p><h3 id=寄存器重映射表>寄存器重映射表</h3><h3 id=renametablewrapper>RenameTableWrapper</h3><p>5个RAT,对应定点，浮点，向量，</p><p>然后就是建立访问端口和RenameTable进行互联，每一个rat需要一对读写端口 ， dubug 和diff都是作为debug端口生成的 ，然后还有一个端口是 old_pdest,应该是在替换的时候输出的</p><p>rabcommits会代表一条指令已经commit了，此时应该去把相应的rat映射取消</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>io</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>IO</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>Bundle</span><span style=color:#56b6c2>()</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>redirect</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>())</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>rabCommits</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>RabCommitIO</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>diffCommits</span> <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>)</span> <span style=color:#e5c07b>Some</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>DiffCommitIO</span><span style=color:#56b6c2>))</span> <span style=color:#c678dd>else</span> <span style=color:#e5c07b>None</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>intReadPorts</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>2</span><span style=color:#56b6c2>,</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>RatReadPort</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>IntLogicRegs</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>intRenamePorts</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>RatWritePort</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>IntLogicRegs</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>fpReadPorts</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>3</span><span style=color:#56b6c2>,</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>RatReadPort</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>FpLogicRegs</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>fpRenamePorts</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>RatWritePort</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>FpLogicRegs</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>vecReadPorts</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>numVecRatPorts</span><span style=color:#56b6c2>,</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>RatReadPort</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecLogicRegs</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>vecRenamePorts</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>RatWritePort</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecLogicRegs</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>v0ReadPorts</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>,</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>RatReadPort</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>V0LogicRegs</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>v0RenamePorts</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>RatWritePort</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>V0LogicRegs</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>vlReadPorts</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>,</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>RatReadPort</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VlLogicRegs</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>vlRenamePorts</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>RatWritePort</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VlLogicRegs</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>int_old_pdest</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RabCommitWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>fp_old_pdest</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RabCommitWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>vec_old_pdest</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RabCommitWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>v0_old_pdest</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RabCommitWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>vl_old_pdest</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RabCommitWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>int_need_free</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RabCommitWidth</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>snpt</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>SnapshotPort</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// for debug printing
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>debug_int_rat</span>     <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>)</span> <span style=color:#e5c07b>Some</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>32</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))))</span> <span style=color:#c678dd>else</span> <span style=color:#e5c07b>None</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>debug_fp_rat</span>      <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>)</span> <span style=color:#e5c07b>Some</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>32</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))))</span> <span style=color:#c678dd>else</span> <span style=color:#e5c07b>None</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>debug_vec_rat</span>     <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>)</span> <span style=color:#e5c07b>Some</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>31</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))))</span> <span style=color:#c678dd>else</span> <span style=color:#e5c07b>None</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>debug_v0_rat</span>      <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>)</span> <span style=color:#e5c07b>Some</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span><span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))))</span> <span style=color:#c678dd>else</span> <span style=color:#e5c07b>None</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>debug_vl_rat</span>      <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>)</span> <span style=color:#e5c07b>Some</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span><span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))))</span> <span style=color:#c678dd>else</span> <span style=color:#e5c07b>None</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>diff_int_rat</span>     <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>)</span> <span style=color:#e5c07b>Some</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>32</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))))</span> <span style=color:#c678dd>else</span> <span style=color:#e5c07b>None</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>diff_fp_rat</span>      <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>)</span> <span style=color:#e5c07b>Some</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>32</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))))</span> <span style=color:#c678dd>else</span> <span style=color:#e5c07b>None</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>diff_vec_rat</span>     <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>)</span> <span style=color:#e5c07b>Some</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>31</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))))</span> <span style=color:#c678dd>else</span> <span style=color:#e5c07b>None</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>diff_v0_rat</span>      <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>)</span> <span style=color:#e5c07b>Some</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span><span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))))</span> <span style=color:#c678dd>else</span> <span style=color:#e5c07b>None</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>diff_vl_rat</span>      <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>)</span> <span style=color:#e5c07b>Some</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span><span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))))</span> <span style=color:#c678dd>else</span> <span style=color:#e5c07b>None</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>})</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>intRat</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Module</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>RenameTable</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Reg_I</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>fpRat</span>  <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Module</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>RenameTable</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Reg_F</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>vecRat</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Module</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>RenameTable</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Reg_V</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>v0Rat</span>  <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Module</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>RenameTable</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Reg_V0</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>vlRat</span>  <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Module</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>RenameTable</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Reg_Vl</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debug_int_rat</span> <span style=color:#56b6c2>.</span><span style=color:#e06c75>foreach</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>intRat</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debug_rdata</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>get</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>diff_int_rat</span>  <span style=color:#56b6c2>.</span><span style=color:#e06c75>foreach</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>intRat</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>diff_rdata</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>get</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>intRat</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>readPorts</span> <span style=color:#56b6c2>&lt;&gt;</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>intReadPorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>flatten</span> <span style=color:#7f848e>// flatten to 1D array ， RenameWidth * 2 read ports, 两个是因为两个源
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>intRat</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>intRat</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>snpt</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>snpt</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>int_old_pdest</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>intRat</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>old_pdest</span> <span style=color:#7f848e>// rabcommitwidth 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>int_need_free</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>intRat</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>need_free</span> <span style=color:#7f848e>// rabcommitwidth
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// rob可能处于commit 和 walk状态， commit代表要确认， walk代表要从转向中恢复（异常，分支）
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>intDestValid</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rfWen</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 代表此时rab的指令需要写回到寄存器
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>((</span><span style=color:#e06c75>arch</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#e06c75>intRat</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>archWritePorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span> <span style=color:#7f848e>//  rabcommitwidth ,架构寄存器
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>arch</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span>  <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isCommit</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>commitValid</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>intDestValid</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>arch</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>ldest</span>  <span style=color:#7f848e>// 逻辑寄存器
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>arch</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>pdest</span>  <span style=color:#7f848e>// 物理寄存器
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e5c07b>XSError</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>arch</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>arch</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span> <span style=color:#56b6c2>===</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>arch</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span> <span style=color:#56b6c2>=/=</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#98c379>&#34;pdest for $0 should be 0\n&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>((</span><span style=color:#e06c75>spec</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#e06c75>intRat</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>specWritePorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span> <span style=color:#7f848e>// 在指令walk的时候写入spec映射表
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>spec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span>  <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isWalk</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>walkValid</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>intDestValid</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>spec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>ldest</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>spec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>pdest</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>XSError</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>spec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>spec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span> <span style=color:#56b6c2>===</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>spec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span> <span style=color:#56b6c2>=/=</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#98c379>&#34;pdest for $0 should be 0\n&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>((</span><span style=color:#e06c75>spec</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>rename</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#e06c75>intRat</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>specWritePorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>intRenamePorts</span><span style=color:#56b6c2>))</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>when</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>rename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>   <span style=color:#7f848e>// 写入rename表, spec表是一个草稿，寄存器的映射和建立都是通过spec_table的 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#e06c75>spec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span>  <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>true</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>spec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>rename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>spec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>rename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debugEn</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>for</span> <span style=color:#56b6c2>((</span><span style=color:#e06c75>diff</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#e06c75>intRat</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>diffWritePorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>get</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>diff</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>diffCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>get</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isCommit</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>diffCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>get</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>commitValid</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>diffCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>get</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>rfWen</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>diff</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>diffCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>get</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>ldest</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>diff</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>diffCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>get</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>pdest</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span></code></pre></div><h3 id=renametable>RenameTable</h3><p>就是维护了两张rat,其中一张在rename和commit_walk的进行赋值，arch_table只在完成提交的时候进行赋值</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span> <span style=color:#c678dd>val</span> <span style=color:#e06c75>spec_table</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>rename_table_init</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>spec_table_next</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>WireInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>spec_table</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// arch state rename table
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>arch_table</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>rename_table_init</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>arch_table_next</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>WireDefault</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>arch_table</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// old_pdest
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>old_pdest</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fill</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RabCommitWidth</span><span style=color:#56b6c2>)(</span><span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>need_free</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fill</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RabCommitWidth</span><span style=color:#56b6c2>)(</span><span style=color:#e5c07b>false</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// For better timing, we optimize reading and writing to RenameTable as follows:
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// (1) Writing at T0 will be actually processed at T1.
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// (2) Reading is synchronous now.
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// (3) RAddr at T0 will be used to access the table and get data at T0.
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// (4) WData at T0 is bypassed to RData at T1.
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 不论读写其实都会先打一拍
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>t1_redirect</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>GatedValidRegNext</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>)</span>        <span style=color:#7f848e>// io.redirect是代表指令需要被取消
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>t1_raddr</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>readPorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>p</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>RegEnable</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>p</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>,</span> <span style=color:#56b6c2>!</span><span style=color:#e06c75>p</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>hold</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>// 如果不是hold话就把addr打一拍，反之保持addr不变
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>t1_rdata_use_t1_raddr</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>t1_raddr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>spec_table</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>)))</span> <span style=color:#7f848e>// 读取spec_table,和addr是同一拍
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>t1_wSpec</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegNext</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asTypeOf</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>specWritePorts</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>specWritePorts</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>// 写打了一拍 ， 向量长度为RabCommitWidth
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>t1_snpt</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegNext</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>snpt</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asTypeOf</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>snpt</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>snapshots</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>SnapshotGenerator</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>spec_table</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>t1_snpt</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>snptEnq</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>t1_snpt</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>snptDeq</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>t1_redirect</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>t1_snpt</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>flushVec</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// WRITE: when instruction commits or walking
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// t1_wSpec_addr 保存着将要写入的addr 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 串行？ 并行 ? 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>t1_wSpec_addr</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>t1_wSpec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>UIntToOH</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>),</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>))</span>   <span style=color:#7f848e>// 每一个提交的指令都会去判断wen, 然后会把地址(逻辑寄存器)转换为onehot
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>((</span><span style=color:#e06c75>next</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#e06c75>spec_table_next</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>  <span style=color:#7f848e>// 我比较好奇，难道不是直接根据addr去写入data更快吗，为什么要去遍历所有的addr,一个是flush不好flush，还有一个就是waw,如果多条指令有相同的逻辑寄存器的话，应该是写入最后那一条
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>matchVec</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>t1_wSpec_addr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>w</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>//单独判断onehot的那一位是不是1,这个i应该就是逻辑寄存器的编号,对应的话w(i)就是1, 这样是为了应对多条commit可能会写入同一个逻辑寄存器
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>wMatch</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>ParallelPriorityMux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>matchVec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>reverse</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>t1_wSpec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>reverse</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// ParallelPriorityMux应该是通过二分加速的PriorityMux,优先选左边的1, 应该是0先写入的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#7f848e>// When there&#39;s a flush, we use arch_table to update spec_table.
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>next</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>t1_redirect</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>      <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>t1_snpt</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>useSnpt</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>snapshots</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>t1_snpt</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>snptSelect</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>arch_table</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)),</span>  <span style=color:#7f848e>// flush的话使用arch_table去更新spec_table
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>matchVec</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>asUInt</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>orR</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>wMatch</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>spec_table</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>// 写入相应的spec_table
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>spec_table</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>spec_table_next</span> <span style=color:#7f848e>// 更新寄存器的内容
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// READ: decode-rename stage,如果同时发起读写,且读写地址一致,
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>((</span><span style=color:#e06c75>r</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>readPorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>  
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>t0_bypass</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>specWritePorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>r</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>hold</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span> <span style=color:#56b6c2>===</span> <span style=color:#e06c75>t1_raddr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span> <span style=color:#56b6c2>===</span> <span style=color:#e06c75>r</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>// bypass 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>t1_bypass</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegNext</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asTypeOf</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>t0_bypass</span><span style=color:#56b6c2>)),</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>t0_bypass</span><span style=color:#56b6c2>)))</span> <span style=color:#7f848e>// t0_bypass打了一拍,这一拍开始写
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>bypass_data</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>ParallelPriorityMux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>t1_bypass</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>reverse</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>t1_wSpec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>reverse</span><span style=color:#56b6c2>)</span>  <span style=color:#7f848e>// 直接将要写入的数据传递给读，要不然实际上r.data是有错误的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>r</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>t1_bypass</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asUInt</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>orR</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>bypass_data</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>t1_rdata_use_t1_raddr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// arch table, 这里就是正常的通过w.addr进行写了
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>((</span><span style=color:#e06c75>w</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>archWritePorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>  <span style=color:#7f848e>// rabcommitwidth
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>when</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>arch_table_next</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>arch_mask</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fill</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>asUInt</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>old_pdest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span>  <span style=color:#7f848e>// 对应的是commit的old_pdest
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#e5c07b>MuxCase</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>arch_table</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#e06c75>arch_mask</span><span style=color:#56b6c2>,</span> <span style=color:#7f848e>//reverse是为了保证优先级高的在左边,   arch_table(w.addr) &amp; arch_mask 指的是没写入前对应的物理寄存器
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>              <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>archWritePorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>reverse</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>x</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span> <span style=color:#56b6c2>===</span> <span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span> <span style=color:#56b6c2>&amp;</span> <span style=color:#e06c75>arch_mask</span><span style=color:#56b6c2>)))</span>  <span style=color:#7f848e>// 如果有多个commit写入同一个逻辑寄存器，那么此时old_pdest应该是前面那一写入的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>arch_table</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>arch_table_next</span>
</span></span></code></pre></div><h3 id=rename>Rename</h3><p>Rename的输入来自于DecodeInst , 输出给Dispatch 的就是 DynInst</p><p>然后还包括rename table交互的接口，</p><p>对于输入的每个Staticinst都要创建一个microop,作为Rename的输出，Micro最重要的是源寄存器和目标寄存器的物理寄存器号。源寄存器src的物理寄存器号从rat读取当前的映射，目标寄存器dest需要从FreeList分配，并在RenameTable中建立新的映射，目标寄存器号释放要由Rob决定。</p><p>其中还涉及到一些细节方面的问题，比方说需要根据rob的iswalk来决定一些mux,</p><p>还有bypass ，主要针对同一周期进行重命名的指令，本身源寄存器获取都从rat获取，但有些是需要bypass从前面指令的目的寄存器获取的</p><p>还有一些优化，比方说压缩指令，融合指令，move等等</p><p>还有freeList的stall信号，后面再看它用来干什么</p><p>无论是commit还是walk都会引起物理寄存器号的释放，提交意味着原先的old_pdest已经完全没有用了，因为后续依赖于这个逻辑寄存器的指令也会使用新的pdest,前面的指令也全部执行完成了，那就可以释放了，walk说明这一条指令要被冲刷了，那本条指令投入使用的pdest也可以释放了</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>  <span style=color:#7f848e>// decide if given instruction needs allocating a new physical register (CfCtrl: from decode; RobCommitInfo: from rob)
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>def</span> <span style=color:#e06c75>needDestReg</span><span style=color:#56b6c2>[</span><span style=color:#e5c07b>T</span> <span style=color:#c678dd>&lt;:</span> <span style=color:#e5c07b>DecodedInst</span><span style=color:#56b6c2>](</span><span style=color:#e06c75>reg_t</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>RegType</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>x</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>T</span><span style=color:#56b6c2>)</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Bool</span> <span style=color:#56b6c2>=</span> <span style=color:#e06c75>reg_t</span> <span style=color:#c678dd>match</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_I</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rfWen</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ldest</span> <span style=color:#56b6c2>=/=</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span> <span style=color:#7f848e>// 指令的逻辑目标寄存器不是r0,需要提供映射 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_F</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fpWen</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_V</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vecWen</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_V0</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>v0Wen</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_Vl</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vlWen</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e06c75>needDestRegCommit</span><span style=color:#56b6c2>[</span><span style=color:#e5c07b>T</span> <span style=color:#c678dd>&lt;:</span> <span style=color:#e5c07b>RabCommitInfo</span><span style=color:#56b6c2>](</span><span style=color:#e06c75>reg_t</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>RegType</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>x</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>T</span><span style=color:#56b6c2>)</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Bool</span> <span style=color:#56b6c2>=</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>reg_t</span> <span style=color:#c678dd>match</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_I</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rfWen</span>  <span style=color:#7f848e>// 需要写入寄存器
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_F</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fpWen</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_V</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vecWen</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_V0</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>v0Wen</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_Vl</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vlWen</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>def</span> <span style=color:#e06c75>needDestRegWalk</span><span style=color:#56b6c2>[</span><span style=color:#e5c07b>T</span> <span style=color:#c678dd>&lt;:</span> <span style=color:#e5c07b>RabCommitInfo</span><span style=color:#56b6c2>](</span><span style=color:#e06c75>reg_t</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>RegType</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>x</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>T</span><span style=color:#56b6c2>)</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Bool</span> <span style=color:#56b6c2>=</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>reg_t</span> <span style=color:#c678dd>match</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_I</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rfWen</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ldest</span> <span style=color:#56b6c2>=/=</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span> <span style=color:#7f848e>// 需要写入寄存器，且写入的不是0
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_F</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fpWen</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_V</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vecWen</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_V0</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>v0Wen</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>case</span> <span style=color:#e5c07b>Reg_Vl</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vlWen</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// connect [redirect + walk] ports for fp &amp; vec &amp; int free list
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e5c07b>Seq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>fpFreeList</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>vecFreeList</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>intFreeList</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>v0FreeList</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>vlFreeList</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>foreach</span> <span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#e06c75>fl</span> <span style=color:#c678dd>=&gt;</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>fl</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>fl</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>walk</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isWalk</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// only when all free list and dispatch1 has enough space can we do allocation
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// when isWalk, freelist can definitely allocate
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 这是可以从FreeList分配使用物理寄存器的条件,必须要所有的FreeList都可以分配,或者是walk状态
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>intFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>doAllocate</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>fpFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>vecFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>v0FreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>vlFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>dispatchCanAcc</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isWalk</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>fpFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>doAllocate</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>intFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>vecFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>v0FreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>vlFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>dispatchCanAcc</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isWalk</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>vecFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>doAllocate</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>intFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>fpFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>v0FreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>vlFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>dispatchCanAcc</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isWalk</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>v0FreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>doAllocate</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>intFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>fpFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>vecFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>vlFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>dispatchCanAcc</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isWalk</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>vlFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>doAllocate</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>intFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>fpFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>vecFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>v0FreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>dispatchCanAcc</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isWalk</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>//           dispatch1 ready ++ float point free list ready ++ int free list ready ++ vec free list ready     ++ not walk
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 这是可以向指令分发阶段发送MicorOp的条件
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>canOut</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>dispatchCanAcc</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>fpFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>intFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>vecFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>v0FreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>vlFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>!</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isWalk</span>
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>   <span style=color:#7f848e>// 后面应该有旁路相关的,
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>/**
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * How to set psrc:
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * - bypass the pdest to psrc if previous instructions write to the same ldest as lsrc
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * - default: psrc from RAT
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * How to set pdest:
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * - Mux(isMove, psrc, pdest_from_freelist).
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    *
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * The critical path of rename lies here:
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * When move elimination is enabled, we need to update the rat with psrc.
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * However, psrc maybe comes from previous instructions&#39; pdest, which comes from freelist.
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    *
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * If we expand these logic for pdest(N):
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * pdest(N) = Mux(isMove(N), psrc(N), freelist_out(N))
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    *          = Mux(isMove(N), Mux(bypass(N, N - 1), pdest(N - 1),
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    *                           Mux(bypass(N, N - 2), pdest(N - 2),
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    *                           ...
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    *                           Mux(bypass(N, 0),     pdest(0),
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    *                                                 rat_out(N))...)),
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    *                           freelist_out(N))
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    */</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// a simple functional model for now
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>pdest</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>isMove</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>psrc</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>head</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>pdest</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 如果是move指令直接就是psrc,要不然都是从freeList分配来的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// psrc(n) + pdest(1)  ,用来检测本指令的寄存器与同一批的其他指令之间是否可以旁路
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>bypassCond</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>[</span><span style=color:#e5c07b>MixedVec</span><span style=color:#56b6c2>[</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>]]</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Wire</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>numRegSrc</span> <span style=color:#56b6c2>+</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>MixedVec</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>List</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>tabulate</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>-</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>((</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>+</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))))</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>require</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>srcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>size</span> <span style=color:#56b6c2>==</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>numSrc</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>private</span> <span style=color:#c678dd>val</span> <span style=color:#e06c75>pdestLoc</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>head</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>srcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>size</span> <span style=color:#7f848e>// 2 vector src: v0, vl&amp;vtype
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>println</span><span style=color:#56b6c2>(</span><span style=color:#98c379>s&#34;[Rename] idx of pdest in bypassCond </span><span style=color:#98c379>$pdestLoc</span><span style=color:#98c379>&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>1</span> <span style=color:#e06c75>until</span> <span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>v0Cond</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>srcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>s</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#56b6c2>==</span> <span style=color:#d19a66>3</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>s</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>SrcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vp</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>||</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>s</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>SrcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>v0</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>else</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span> <span style=color:#c678dd>:</span><span style=color:#e5c07b>+</span> <span style=color:#e5c07b>needV0Dest</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>val</span> <span style=color:#e5c07b>vlCond</span> <span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>srcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>s</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#56b6c2>==</span> <span style=color:#d19a66>4</span><span style=color:#56b6c2>)</span> <span style=color:#e06c75>s</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>SrcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vp</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>else</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span> <span style=color:#c678dd>:</span><span style=color:#e5c07b>+</span> <span style=color:#e5c07b>needVlDest</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>val</span> <span style=color:#e5c07b>vecCond</span> <span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>srcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>SrcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vp</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#e5c07b>+</span> <span style=color:#e5c07b>needVecDest</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>val</span> <span style=color:#e5c07b>fpCond</span>  <span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>srcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>SrcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fp</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#e5c07b>+</span> <span style=color:#e5c07b>needFpDest</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>val</span> <span style=color:#e5c07b>intCond</span> <span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>srcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span> <span style=color:#56b6c2>===</span> <span style=color:#e5c07b>SrcType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>xp</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#e5c07b>+</span> <span style=color:#e5c07b>needIntDest</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>i</span><span style=color:#56b6c2>)</span>  <span style=color:#7f848e>// 源和目的寄存器都是需要寄存器的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>target</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>lsrc</span> <span style=color:#c678dd>:</span><span style=color:#e5c07b>+</span> <span style=color:#e5c07b>io.in</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>i</span><span style=color:#56b6c2>)</span><span style=color:#e5c07b>.bits.ldest</span> <span style=color:#7f848e>// (n 源寄存器 + 1 目标寄存器)
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>for</span> <span style=color:#56b6c2>((((((</span><span style=color:#e06c75>cond1</span><span style=color:#56b6c2>,</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>condV0</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>condVl</span><span style=color:#56b6c2>)),</span> <span style=color:#e06c75>cond2</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>cond3</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>t</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>j</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#e06c75>vecCond</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>v0Cond</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>vlCond</span><span style=color:#56b6c2>)).</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>fpCond</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>intCond</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>target</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>val</span> <span style=color:#e06c75>destToSrc</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span> <span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>in</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>j</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span>
</span></span><span style=display:flex><span>        <span style=color:#c678dd>val</span> <span style=color:#e06c75>indexMatch</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>in</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ldest</span> <span style=color:#56b6c2>===</span> <span style=color:#e06c75>t</span>  <span style=color:#7f848e>// 将第i条指令的(n 源寄存器，1目的寄存器）和前i条指令的目的寄存器进行比较,返回的是第j条指令的第t个寄存器与前i条指令的目的寄存器是否相等
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>        <span style=color:#c678dd>val</span> <span style=color:#e06c75>writeMatch</span> <span style=color:#c678dd>=</span>  <span style=color:#e06c75>cond3</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>needIntDest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>j</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>cond2</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>needFpDest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>j</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>cond1</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>needVecDest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>j</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 返回的是一个Seq,代表第i条指令的第j个寄存器是否需要寄存器 &amp;&amp; 前面i条指令是否有目的寄存器
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>        <span style=color:#c678dd>val</span> <span style=color:#e06c75>v0vlMatch</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>condV0</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>needV0Dest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>j</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>condVl</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>needVlDest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>j</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>        <span style=color:#e06c75>indexMatch</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>writeMatch</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>v0vlMatch</span> <span style=color:#7f848e>// 返回的是一个（）， 代表第i条指令的第t个寄存器与前i条指令的目的寄存器是否相等,且确实有目的寄存器 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>bypassCond</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>j</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>i</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>destToSrc</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>asUInt</span>  <span style=color:#7f848e>// 统计的就是第i条指令第j个寄存器和前i-1条指令的目的寄存器的对应情况
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// 输出经过旁路之后的寄存器号,如果是源相等的化应该是把最后一条目的寄存器赋值给源(RAW)，如果是目的寄存器和前面的目的寄存器相等的话(WAW)，其实没啥,犯贱
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#7f848e>// foldLeft从左向右遍历,next是元素，在这里是（pdest,bypassCond）,z是当前的累计值,在每一次遍历后z会被新的值更新
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>psrc</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>pdest</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bypassCond</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>-</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>asBools</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>foldLeft</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>psrc</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>))</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>(</span><span style=color:#e06c75>z</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>next</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>next</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>_2</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>next</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>_1</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>z</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>psrc</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>pdest</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bypassCond</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>-</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>asBools</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>foldLeft</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>psrc</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>))</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>(</span><span style=color:#e06c75>z</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>next</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>next</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>_2</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>next</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>_1</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>z</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>psrc</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>2</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>pdest</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bypassCond</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>2</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>-</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>asBools</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>foldLeft</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>psrc</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>2</span><span style=color:#56b6c2>))</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>(</span><span style=color:#e06c75>z</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>next</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>next</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>_2</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>next</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>_1</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>z</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>psrc</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>3</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>pdest</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bypassCond</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>3</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>-</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>asBools</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>foldLeft</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>psrc</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>3</span><span style=color:#56b6c2>))</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>(</span><span style=color:#e06c75>z</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>next</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>next</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>_2</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>next</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>_1</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>z</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>psrc</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>4</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>pdest</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bypassCond</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>4</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>-</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>asBools</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>foldLeft</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>psrc</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>4</span><span style=color:#56b6c2>))</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>(</span><span style=color:#e06c75>z</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>next</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>next</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>_2</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>next</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>_1</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>z</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>pdest</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>isMove</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>psrc</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>pdest</span><span style=color:#56b6c2>)</span>
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>/**
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * Instructions commit: update freelist and rename table
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    */</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e5c07b>RabCommitWidth</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>commitValid</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isCommit</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>commitValid</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>walkValid</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isWalk</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>walkValid</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// I. RAT Update
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#7f848e>// When redirect happens (mis-prediction), don&#39;t update the rename table
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>intRenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>wen</span>  <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>intSpecWen</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>intRenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>addr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>ldest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>log2Ceil</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>IntLogicRegs</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>intRenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>out</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>pdest</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fpRenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>wen</span>  <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>fpSpecWen</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fpRenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>addr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>ldest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>log2Ceil</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>FpLogicRegs</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fpRenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>fpFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>allocatePhyReg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vecRenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>wen</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>vecSpecWen</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vecRenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>addr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>ldest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>log2Ceil</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecLogicRegs</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vecRenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>vecFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>allocatePhyReg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>v0RenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>wen</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>v0SpecWen</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>v0RenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>addr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>ldest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>log2Ceil</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>V0LogicRegs</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>v0RenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>v0FreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>allocatePhyReg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vlRenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>wen</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>vlSpecWen</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vlRenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>addr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>uops</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>ldest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>log2Ceil</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VlLogicRegs</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vlRenamePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>vlFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>allocatePhyReg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// II. Free List Update
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>intFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freeReq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>int_need_free</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>intFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freePhyReg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>RegNext</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>int_old_pdest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>fpFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freeReq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>  <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>GatedValidRegNext</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>commitValid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>needDestRegCommit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Reg_F</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>fpFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freePhyReg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fp_old_pdest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>vecFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freeReq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>  <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>GatedValidRegNext</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>commitValid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>needDestRegCommit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Reg_V</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>vecFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freePhyReg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vec_old_pdest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>v0FreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freeReq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>GatedValidRegNext</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>commitValid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>needDestRegCommit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Reg_V0</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>v0FreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freePhyReg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>v0_old_pdest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>vlFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freeReq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>GatedValidRegNext</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>commitValid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>needDestRegCommit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Reg_Vl</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rabCommits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>vlFreeList</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freePhyReg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>vl_old_pdest</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span></code></pre></div><h2 id=compressunit>compressunit</h2><p>这应该是处理压缩指令的</p><h3 id=mefreelist-和-stdfreelist>MEFreeList 和 StdFreeList</h3><p>FreeList 记录了所有的空闲寄存器状态，其大小是可以通过类参数 <code>size</code> 配置的。FreeList 本质上是一个队列，由入队指针、出队指针和队列存储组成。</p><p>初始化时，FreeList 中包含所有可用的物理寄存器。在我们的设计中，初始时逻辑寄存器 <code>i</code> 会被映射至物理寄存器 <code>i</code>，因此 FreeList 在初始状态下包含 32-191 共 160 个空闲物理寄存器号。重命名时，FreeList 会给出至多 <code>RenameWidth</code> 个空闲物理寄存器号供使用。<strong>物理寄存器被释放时（ROB 提交指令或者回滚），FreeList 每一拍至多可以进入 <code>CommitWidth</code> 个空闲物理寄存器号。</strong></p><p>**在香山处理器的设计中，针对定点物理寄存器支持多次引用，并通过引用计数表（RefTable）记录每一个物理寄存器被引用的次数。**通过引用计数，香山支持将多个逻辑寄存器映射至同一个物理寄存器，并支持对 Move 指令的消除优化（Move Elimination）。在这种情况下，空闲的物理寄存器数量理论上最高可达到物理寄存器总数 - 1。因此，在香山处理器中，定点 FreeList 大小与物理寄存器堆大小相同（默认为 192），浮点 FreeList 大小是物理寄存器堆数量 - 32（默认为 160）。</p><p>目前，FreeList 在香山中共有两种实现，分别在不存在 / 存在引用计数功能的情况下使用，对应 <code>StdFreeList</code> 和 <code>MEFreeList</code>。对于不存在引用计数的情况，当发生 ROB 回滚时，FreeList 中释放的空闲寄存器一定是前面恰好被分配出的那一些，且与回滚指令中需要分配新物理寄存器的数量相同。在种情况下，FreeList 的存储不需要被重复写入，只需要将出队指针往前回滚即可。对于存在引用计数的情况，由于重复引用情况的存在（不需要通过 FreeList 分配，而是增加一个物理寄存器的引用计数），回滚的物理寄存器数量与 FreeList 的释放数量并不一定相同。在这种情况下，FreeList 需要维护几个写端口，方便通过引用计数机制来维护实际释放的物理寄存器。</p><h4 id=mefreelist>MEFreeList</h4><p>实际上是一个环形队列，排在队列的是空闲物理寄存器的号码 。 需要分配使用物理寄存器的时候就从头部摘除，Rob交付执行结果的时候进入队列的尾部。在正常情况下，指令成块从译码器出来进入分发模块，不管分发到哪个执行单元，都要在分发之前获取目标寄存器的映射 ， 所以空闲物理寄存器号的分配是成块的，俺指令的先后顺序不会被打乱。即使指令的执行乱序，但执行的结果要在ROB中恢复原来的排序，最后想寄存器组提交和映射物理寄存器释放也是成块的。所以freelist中两个指针的推进都是成块的</p><p>是基于BseFreeList创建的</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#c678dd>class</span> <span style=color:#e5c07b>MEFreeList</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Int</span><span style=color:#56b6c2>)(</span><span style=color:#c678dd>implicit</span> <span style=color:#e06c75>p</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Parameters</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>extends</span> <span style=color:#e5c07b>BaseFreeList</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>with</span> <span style=color:#e5c07b>HasPerfEvents</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// 用Reg建立一个寄存器堆
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>freeList</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// originally {1, 2, ..., size - 1} are free. Register 0-31 are mapped to x0.
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e5c07b>Seq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>tabulate</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#56b6c2>+</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span> <span style=color:#c678dd>:</span><span style=color:#e5c07b>+</span> 0<span style=color:#e5c07b>.U</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PhyRegIdxWidth.W</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>tailPtr</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>FreeListPtr</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>false</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>size</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>// 循环队列尾指针
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>doWalkRename</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>walk</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>doAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>!</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>doNormalRename</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>doAllocate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>!</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>doRename</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>doWalkRename</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>doNormalRename</span>  <span style=color:#7f848e>//来自Rename模块的请求
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>doCommit</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>commit</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isCommit</span>              <span style=color:#7f848e>// Rob处于提交阶段 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>/**
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * Allocation: from freelist (same as StdFreelist)
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    */</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>phyRegCandidates</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>headPtrOHVec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>sel</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>Mux1H</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>sel</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>freeList</span><span style=color:#56b6c2>)))</span> <span style=color:#7f848e>// 根据headPtrOHVec,选择空闲的物理寄存器号, headPtrOHVec 是 [1000,100,10,0] , 然后就通过这个选择 free[0],free[1]
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>  <span style=color:#7f848e>// 分配空闲寄存器
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#7f848e>//intFreeList.io.allocateReq(i) := needIntDest(i) &amp;&amp; !isMove(i) , allocateReq是这样定义的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#7f848e>//intFreeList.io.walkReq(i) := walkNeedIntDest(i) &amp;&amp; !walkIsMove(i)
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#7f848e>// enqueue instr, is move elimination
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>allocatePhyReg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>phyRegCandidates</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>allocateReq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)))</span> <span style=color:#7f848e>// 这种方法有点意思的，我现在前i个分配了x个，如果我第i+1需要分配，那显然第x+1个就是它的，反正不管,就它可以实现字增和连续分配
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// 头指针增加，代表物理寄存器被分配，尾指针增加，代表物理寄存器被释放,头尾之间的代表被分配的了的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// update arch head pointer
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>archAlloc</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>commit</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>commitValid</span> <span style=color:#e06c75>zip</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>commit</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>info</span> <span style=color:#e06c75>map</span> <span style=color:#56b6c2>{</span> <span style=color:#7f848e>// 这里是构成了需要free list的Vec
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>info</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>valid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>info</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rfWen</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>!</span><span style=color:#e06c75>info</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isMove</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>info</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ldest</span> <span style=color:#56b6c2>=/=</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span>  
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>numArchAllocate</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>archAlloc</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>archHeadPtrNew</span>  <span style=color:#c678dd>=</span> <span style=color:#e06c75>archHeadPtr</span> <span style=color:#56b6c2>+</span> <span style=color:#e06c75>numArchAllocate</span>  <span style=color:#7f848e>//头指针向前推进
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>archHeadPtrNext</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>doCommit</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>archHeadPtrNew</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>archHeadPtr</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 是否真的提交
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>archHeadPtr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>archHeadPtrNext</span> <span style=color:#7f848e>//改变头指针
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// update head pointer, 比较好奇，它不能直接把原始版本的转换成独热码版本的吗
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>numAllocate</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>walk</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>walkReq</span><span style=color:#56b6c2>),</span> <span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>allocateReq</span><span style=color:#56b6c2>))</span>  <span style=color:#7f848e>// 一种是walk,一种是rename,申请和释放
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>headPtrNew</span>   <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>lastCycleRedirect</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>redirectedHeadPtr</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtr</span> <span style=color:#56b6c2>+</span> <span style=color:#e06c75>numAllocate</span><span style=color:#56b6c2>)</span>   <span style=color:#7f848e>// 一个是archptr + walk_num,一个是headptr + allo_num
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>headPtrOHNew</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>lastCycleRedirect</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>redirectedHeadPtrOH</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtrOHVec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>numAllocate</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>headPtrNext</span>   <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>doRename</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtrNew</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 如果需要请求就换
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>headPtrOHNext</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>doRename</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtrOHNew</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtrOH</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 相对应的OH版本
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>headPtr</span>   <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>headPtrNext</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>headPtrOH</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>headPtrOHNext</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>/**
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    * Deallocation: when refCounter becomes zero, the register can be released to freelist
</span></span></span><span style=display:flex><span><span style=color:#7f848e>    */</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e5c07b>RabCommitWidth</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span> <span style=color:#7f848e>// rob的commit会导致物理寄存器的释放
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>when</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freeReq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>))</span> <span style=color:#56b6c2>{</span> <span style=color:#7f848e>//一个一个空位的添加过去
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#c678dd>val</span> <span style=color:#e06c75>freePtr</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>tailPtr</span> <span style=color:#56b6c2>+</span> <span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freeReq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>freeList</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>freePtr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>value</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freePhyReg</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// update tail pointer
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>tailPtrNext</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>tailPtr</span> <span style=color:#56b6c2>+</span> <span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>freeReq</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>tailPtr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>tailPtrNext</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// 统计空闲寄存器的数量,tailPtrNext是释放过后的尾指针，headPtr是分配前的头指针,  tailPtrNext一开始是最大的，所以它再往前已经flag反向了
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>freeRegCnt</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>doWalkRename</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>!</span><span style=color:#e06c75>lastCycleRedirect</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>distanceBetween</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>tailPtrNext</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-</span> <span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>walkReq</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>                   <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>doNormalRename</span><span style=color:#56b6c2>,</span>                     <span style=color:#e06c75>distanceBetween</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>tailPtrNext</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>-</span> <span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>allocateReq</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>                                                           <span style=color:#e06c75>distanceBetween</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>tailPtrNext</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>freeRegCntReg</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegNext</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>freeRegCnt</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAllocate</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>freeRegCntReg</span> <span style=color:#56b6c2>&gt;=</span> <span style=color:#e5c07b>RenameWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span>  <span style=color:#7f848e>//能够分配的条件是空闲寄存器的数量大于等于重命名宽度
</span></span></span></code></pre></div><p>Rename的整个过程没有用到寄存器，不构成流水线的一个阶段</p><h4 id=stdfreelist>StdFreeList</h4><h2 id=物理寄存器组>物理寄存器组</h2><p>物理寄存器组在ExuBlock的指令调度器scheduler.指令在进入scheduler时根据源寄存器当时的映射知道了它的操作数在哪一个或哪两个物理寄存器中，如果物理寄存器的数据尚未到达就会在Scheduler的某一个ReservationStation内去等待。而建立了具体映射的指令则会在取得执行结果后将结果写入相应的物理寄存器，并试图唤醒ReservationStation内正在等待这个结果的指令。一旦这条指令的源操作数都已经到位即被唤醒而可以被调度。</p><p>这里应该是做了一些优化的，写法都比较奇特</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#c678dd>class</span> <span style=color:#e5c07b>RfReadPort</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>dataWidth</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Int</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>addrWidth</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Int</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>extends</span> <span style=color:#e5c07b>Bundle</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>addr</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>addrWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>data</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Output</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>dataWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#c678dd>class</span> <span style=color:#e5c07b>RfWritePort</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>dataWidth</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Int</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>addrWidth</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Int</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>extends</span> <span style=color:#e5c07b>Bundle</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>wen</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>())</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>addr</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>addrWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>data</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Input</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>dataWidth</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>}</span>
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#c678dd>class</span> <span style=color:#e5c07b>Regfile</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>(</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>name</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>String</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>numPregs</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Int</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>numReadPorts</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Int</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>numWritePorts</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Int</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>hasZero</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Boolean</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>len</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Int</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>width</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Int</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>bankNum</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Int</span> <span style=color:#56b6c2>=</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>isVlRegfile</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Boolean</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>false</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>extends</span> <span style=color:#e5c07b>Module</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>io</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>IO</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>Bundle</span><span style=color:#56b6c2>()</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>readPorts</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>numReadPorts</span><span style=color:#56b6c2>,</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>RfReadPort</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>len</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>width</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>writePorts</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>numWritePorts</span><span style=color:#56b6c2>,</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>RfWritePort</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>len</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>width</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>debug_rports</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>65</span><span style=color:#56b6c2>,</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>RfReadPort</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>len</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>width</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>})</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>override</span> <span style=color:#c678dd>def</span> <span style=color:#e06c75>desiredName</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>name</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>println</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>name</span> <span style=color:#56b6c2>+</span> <span style=color:#98c379>&#34;: size:&#34;</span> <span style=color:#56b6c2>+</span> <span style=color:#e06c75>numPregs</span> <span style=color:#56b6c2>+</span> <span style=color:#98c379>&#34; read: &#34;</span> <span style=color:#56b6c2>+</span> <span style=color:#e06c75>numReadPorts</span> <span style=color:#56b6c2>+</span> <span style=color:#98c379>&#34; write: &#34;</span> <span style=color:#56b6c2>+</span> <span style=color:#e06c75>numWritePorts</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>mem_0</span> <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>isVlRegfile</span><span style=color:#56b6c2>)</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>len</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span> <span style=color:#c678dd>else</span> <span style=color:#e5c07b>Reg</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>len</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>mem</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Reg</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>numPregs</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>len</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))</span> <span style=color:#7f848e>// 寄存器组
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>memForRead</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Wire</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>numPregs</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>len</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))</span> <span style=color:#7f848e>// memForRead是mem的一个副本，用于读取
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>memForRead</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>m</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#56b6c2>==</span> <span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span> <span style=color:#e06c75>m</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>mem_0</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>else</span> <span style=color:#e06c75>m</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>mem</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>require</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Seq</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>2</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>4</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>contains</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bankNum</span><span style=color:#56b6c2>),</span> <span style=color:#98c379>&#34;bankNum must be 1 or 2 or 4&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// 寄存器分bank了
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>r</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>readPorts</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>bankNum</span> <span style=color:#56b6c2>==</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>r</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>memForRead</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>RegNext</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>r</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>// 打了一拍
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>else</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>val</span> <span style=color:#e06c75>banks</span> <span style=color:#c678dd>=</span> <span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>bankNum</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span> <span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#e06c75>i</span> <span style=color:#c678dd>=&gt;</span>
</span></span><span style=display:flex><span>        <span style=color:#7f848e>// filter用来筛选集合中的元素， 0 bankNum 2*bankNum 这些归于一个bank
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>        <span style=color:#e06c75>memForRead</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>filter</span><span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>m</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>index</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>index</span> <span style=color:#56b6c2>%</span> <span style=color:#e06c75>bankNum</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>==</span> <span style=color:#e06c75>i</span> <span style=color:#56b6c2>}.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>_1</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>      <span style=color:#7f848e>// 通过(bankWidth -1 ,0)选择bank 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#7f848e>// 比较好奇为什么用前bankWidth位来选择bank，如果用后bankWidth位来选择bank，那不是连续的了吗,我能想到一点好处,连续的寄存器可能会被同时读取，那分bank就能直接去并行读取了
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#7f848e>// 比较有意思的点是所有的集合其实都会通过VecInit转化为Vec类型的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#c678dd>val</span> <span style=color:#e06c75>bankWidth</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>bankNum</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>getWidth</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span>
</span></span><span style=display:flex><span>      <span style=color:#7f848e>// 选择bank
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#c678dd>val</span> <span style=color:#e06c75>hitBankWire</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>((</span><span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>bankNum</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span> <span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#e06c75>i</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>r</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bankWidth</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>===</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span> <span style=color:#56b6c2>})</span> <span style=color:#7f848e>// 独热码,正常来说hitBankWire只有一个是拉高的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#c678dd>val</span> <span style=color:#e06c75>hitBankReg</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Reg</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bankNum</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()))</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>hitBankReg</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>hitBankWire</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>val</span> <span style=color:#e06c75>banksRdata</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Wire</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>bankNum</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>UInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>len</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>bankNum</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>        <span style=color:#7f848e>// 通过后面的地址去读相应的寄存器,我比较奇怪的一点是不能直接写banks(i)(r.addr)吗，有什么区别吗
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>        <span style=color:#e06c75>banksRdata</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>RegEnable</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>banks</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>))(</span><span style=color:#e06c75>r</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>r</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>getWidth</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>bankWidth</span><span style=color:#56b6c2>)),</span> <span style=color:#e06c75>hitBankWire</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>      <span style=color:#7f848e>// 通过hitBankReg选择有效数据
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#e06c75>r</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux1H</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>hitBankReg</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>banksRdata</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>writePorts</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>writePorts</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#e06c75>writePorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>indices</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#56b6c2>&lt;</span> <span style=color:#e06c75>writePorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>size</span><span style=color:#56b6c2>-</span><span style=color:#d19a66>1</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span> <span style=color:#7f848e>//就是不检查最后一个
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#7f848e>// drop(i+1)，从第i+1端口开始的所有端口,有一个相同的hasSameWrite就会被触发
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#c678dd>val</span> <span style=color:#e06c75>hasSameWrite</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>writePorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>drop</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#56b6c2>+</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span> <span style=color:#56b6c2>===</span> <span style=color:#e06c75>writePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>addr</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>writePorts</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>wen</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>reduce</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span> <span style=color:#56b6c2>||</span> <span style=color:#c678dd>_</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>      <span style=color:#7f848e>// 直接断言了，说明这样是不行的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#e06c75>assert</span><span style=color:#56b6c2>(!</span><span style=color:#e06c75>hasSameWrite</span><span style=color:#56b6c2>,</span> <span style=color:#98c379>&#34;RegFile two or more writePorts write same addr&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// 它是自己写了一个sram,没有使用chisel的sram
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 本来mem(w.addr) = wData就可以了的，这样写有什么好处吗?
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#e06c75>mem</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>indices</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>hasZero</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>i</span> <span style=color:#56b6c2>==</span> <span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>mem_0</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>else</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>val</span> <span style=color:#e06c75>wenOH</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>writePorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>w</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>w</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span> <span style=color:#56b6c2>===</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>val</span> <span style=color:#e06c75>wData</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux1H</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>wenOH</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>writePorts</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>when</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>wenOH</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asUInt</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>orR</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>        <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#56b6c2>==</span> <span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span> <span style=color:#e06c75>mem_0</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>wData</span>
</span></span><span style=display:flex><span>        <span style=color:#c678dd>else</span> <span style=color:#e06c75>mem</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>wData</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>rport</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>debug_rports</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>rport</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>data</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>memForRead</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>rport</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>addr</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>}</span>
</span></span></code></pre></div><p>对物理寄存器的写入是来自于调度器，为什么不是通过ROB,在ROB排好顺序之后在按照程序编定的次序写入物理寄存器，这样是能够满足程序的正确次序。但是，实际上在在指令被执行之后，结果已经出来的时候就可以唤醒ReservationStation中正在等待结果的指令。从指令调度执行的角度，需要确保同一集合中的指令不会出现混淆，但是不同时间点的不同映射已经解决了这个问题。所以说，指令执行单元的回写需要进入ROB,但是真正的执行结果，可以超近路直接写入物理寄存器组和ReservationStation.</p><h2 id=指令的派发>指令的派发</h2><p>第一级派遣的源码在 <code>Dispatch.scala</code>，其中包含了对不同指令类型的判断、对每一条指令是否能够进入下一级的判断以及对 BusyTable 的置位（指令会在这一流水级把它的目的寄存器状态置为无效）。第一级 <code>Dispatch</code> 负责将指令分类并发送至定点、浮点与访存三类派遣队列（Dispatch Queue）</p><p>指令的派发是比较简单的，因为译码出来的结果带有指令应该在什么执行单元执行的信息，即FuType,Dispatch 只要根据这个信息将MicroOp发送到不同的分发队列里就可以了。另一方面，不管是怎么样的指令，都需要按顺序在Rob里留下一个副本，作为以后重新排序的依据。</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>  <span style=color:#7f848e>// valid bits for different dispatch queues ,根据FuType来判断指令的类型 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isInt</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isInt</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isIntDq0</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isIntDq0</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isIntDq1</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isIntDq1</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isAlu</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isBothDeq0</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isBrh</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>(</span><span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isBrh</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>||</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isJump</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>))))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isBranch</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// cover auipc (a fake branch)
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#56b6c2>!</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>preDecodeInfo</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>notCFI</span> <span style=color:#56b6c2>||</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isJump</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isFp</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isFArith</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isVec</span>     <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isVArith</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>||</span>
</span></span><span style=display:flex><span>                                                  <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isVsetRvfWvf</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isMem</span>    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isMem</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>||</span>
</span></span><span style=display:flex><span>                                                  <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isVls</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isLs</span>     <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isLoadStore</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isVls</span>    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isVls</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isStore</span>  <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isStore</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isVStore</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isVStore</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isAMO</span>    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isAMO</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isBlockBackward</span>  <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>x</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>blockBackward</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isWaitForward</span>    <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fromRename</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>x</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>waitForward</span><span style=color:#56b6c2>))</span>
</span></span></code></pre></div><p>有一些mdp啥的看不太懂 ， 感觉也是一种扩展 ，分发本身不是就要干分发到发射队列，写到rob,和store buffer里去吗，为什么会这么复杂</p><h3 id=派遣队列>派遣队列</h3><h4 id=队列的一些定义>队列的一些定义</h4><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>io</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>IO</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>DispatchQueueIO</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>enqnum</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>size</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>require</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>dpParams</span><span style=color:#56b6c2>.</span><span style=color:#e5c07b>IntDqDeqWidth</span> <span style=color:#56b6c2>==</span> <span style=color:#d19a66>8</span><span style=color:#56b6c2>,</span> <span style=color:#98c379>&#34;dpParams.IntDqDeqWidth must be 8&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>require</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>intSchdParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>get</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>issueBlockParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>size</span> <span style=color:#56b6c2>==</span> <span style=color:#d19a66>4</span><span style=color:#56b6c2>,</span> <span style=color:#98c379>&#34;int issueBlockParams must be 4&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>backendParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>intSchdParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>get</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>issueBlockParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>x</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>require</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>x</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>exuBlockParams</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>size</span> <span style=color:#56b6c2>==</span> <span style=color:#d19a66>2</span><span style=color:#56b6c2>,</span> <span style=color:#98c379>&#34;int issueBlockParam&#39;s must be 2&#34;</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// size: IntDqSize,队列的大小
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>s_invalid</span> <span style=color:#c678dd>:</span><span style=color:#e5c07b>:</span> <span style=color:#e5c07b>s_valid</span> <span style=color:#e5c07b>::</span> <span style=color:#e5c07b>Nil</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Enum</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>2</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// queue data array
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>private</span> <span style=color:#c678dd>def</span> <span style=color:#e06c75>hasRen</span><span style=color:#c678dd>:</span> <span style=color:#e5c07b>Boolean</span> <span style=color:#56b6c2>=</span> <span style=color:#e5c07b>true</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>dataModule</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Module</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>SyncDataModuleTemplate</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>DynInst</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>size</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>2</span> <span style=color:#56b6c2>*</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>enqnum</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>hasRen</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>hasRen</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>// 缓冲区 , enqnum = RenameWidth ,deqnum=IntDqDeqWith / 2 
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>robIdxEntries</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Reg</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span><span style=color:#56b6c2>,</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>RobPtr</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>stateEntries</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Seq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fill</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>s_invalid</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>validDeq0</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Seq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fill</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span><span style=color:#56b6c2>)(</span><span style=color:#e5c07b>false</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>validDeq1</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Seq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fill</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span><span style=color:#56b6c2>)(</span><span style=color:#e5c07b>false</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>validDeq0Num</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>validDeq0</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>stateEntries</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>{</span><span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>v</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>s</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>v</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>s</span><span style=color:#56b6c2>===</span><span style=color:#e06c75>s_valid</span><span style=color:#56b6c2>)})</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>validDeq1Num</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>validDeq1</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>stateEntries</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>{</span><span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>v</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>s</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>v</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>s</span><span style=color:#56b6c2>===</span><span style=color:#e06c75>s_valid</span><span style=color:#56b6c2>)})</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>class</span> <span style=color:#e5c07b>DispatchQueuePtr</span> <span style=color:#c678dd>extends</span> <span style=color:#e5c07b>CircularQueuePtr</span><span style=color:#56b6c2>[</span><span style=color:#e5c07b>DispatchQueuePtr</span><span style=color:#56b6c2>](</span><span style=color:#e06c75>size</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 循环缓存指针
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// head: first valid entry (dispatched entry)
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>headPtr</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>((</span><span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#d19a66>2</span> <span style=color:#56b6c2>*</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asTypeOf</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>DispatchQueuePtr</span><span style=color:#56b6c2>))))</span> <span style=color:#7f848e>// 生成这么多指针,从0 到 2*deqnum - 1
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>headPtrNext</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Wire</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>2</span> <span style=color:#56b6c2>*</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>,</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>DispatchQueuePtr</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>headPtrMask</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UIntToMask</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>value</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>size</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>headPtrOH</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>1.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>headPtrOHShift</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>CircularShift</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>headPtrOH</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>headPtrOHVec</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>tabulate</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>deqnum</span> <span style=color:#56b6c2>+</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>headPtrOHShift</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>left</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// tail: first invalid entry (free entry)
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>tailPtr</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>((</span><span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>enqnum</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>asTypeOf</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>DispatchQueuePtr</span><span style=color:#56b6c2>))))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>tailPtrMask</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>UIntToMask</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>value</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>size</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>tailPtrOH</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>1.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>tailPtrOHShift</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>CircularShift</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>tailPtrOH</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>tailPtrOHVec</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>tabulate</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>enqnum</span> <span style=color:#56b6c2>+</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>)(</span><span style=color:#e06c75>tailPtrOHShift</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>left</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// valid entries counter
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>validCounter</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>log2Ceil</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span> <span style=color:#56b6c2>+</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>W</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>allowEnqueue</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>RegInit</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>true</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>B</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>//allowEnqueue := (numNeedAlloc +&amp; currentValidCounter &lt;= (size - enqnum).U) || (numNeedAlloc +&amp; currentValidCounter - (size - enqnum).U &lt;= numDeq)
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>isTrueEmpty</span> <span style=color:#c678dd>=</span> <span style=color:#56b6c2>!</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>stateEntries</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span> <span style=color:#56b6c2>===</span> <span style=color:#e06c75>s_valid</span><span style=color:#56b6c2>)).</span><span style=color:#e06c75>asUInt</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>orR</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>canEnqueue</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>allowEnqueue</span>
</span></span></code></pre></div><h4 id=part-1-update-states-and-uops-when-enqueue-dequeue-commit-redirectreplay>Part 1: update states and uops when enqueue, dequeue, commit, redirect/replay</h4><p>队列写入</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#7f848e>/**
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   * Part 1: update states and uops when enqueue, dequeue, commit, redirect/replay
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   *
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   * uop only changes when a new instruction enqueues.
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   *
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   * state changes when
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   * (1) enqueue: from s_invalid to s_valid
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   * (2) dequeue: from s_valid to s_dispatched
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   * (3) commit: from s_dispatched to s_invalid
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   * (4) redirect (branch misprediction or exception): from any state to s_invalid (flushed)
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   * (5) redirect (replay): from s_dispatched to s_valid (re-dispatch)
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   */</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// enqueue: from s_invalid to s_valid
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 允许入队
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAccept</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>canEnqueue</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// needAlloc拉高就是fromRename.valid,反正就是dispatch那边需要分发到这个队列
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>enqOffset</span> <span style=color:#c678dd>=</span> <span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>enqnum</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>needAlloc</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)))</span>  <span style=color:#7f848e>//偏移量，从本周期的第一个入队指令开始计算,假设（0,1,1,2,3）
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>enqIndexOH</span> <span style=color:#c678dd>=</span> <span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>enqnum</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>tailPtrOHVec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>enqOffset</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)))</span>  <span style=color:#7f848e>// 把偏移量转化为OH编码 (1,10,10,100,1000), 如果选中第i个表项oh(i) = 1
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>size</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// req.valid多了两个条件，canEnterrDpq 和 dqCanAccept,应该就是没有异常或者其他的情况
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>validVec</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>enqIndexOH</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>v</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>oh</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>v</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>oh</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>}</span> <span style=color:#7f848e>// 选中的表项,为1的话代表这一条指令选择了这个表项
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>when</span> <span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>validVec</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>asUInt</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>orR</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>canEnqueue</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span><span style=color:#7f848e>//这一条表项有指令选择
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#e06c75>robIdxEntries</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux1H</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>validVec</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>robIdx</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>//把这一条指令的值赋给robIdxEntries
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#e06c75>stateEntries</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>s_valid</span> <span style=color:#7f848e>//表项有效
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>dqIndex</span> <span style=color:#56b6c2>==</span> <span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span> <span style=color:#7f848e>//队列的id
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>        <span style=color:#e06c75>validDeq0</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isIntDq0Deq0</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Mux1H</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>validVec</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>  <span style=color:#7f848e>//去判断是Deq0还是Deq1
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>        <span style=color:#e06c75>validDeq1</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isIntDq0Deq1</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Mux1H</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>validVec</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>      <span style=color:#c678dd>else</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>        <span style=color:#e06c75>validDeq0</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isIntDq1Deq0</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Mux1H</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>validVec</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>        <span style=color:#e06c75>validDeq1</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>FuType</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>isIntDq1Deq1</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Mux1H</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>validVec</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fuType</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>      <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>enqnum</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>dataModule</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wen</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>canEnqueue</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>valid</span>  <span style=color:#7f848e>// 写入缓冲区的条件,需要加入队列
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>dataModule</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>waddr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>enqOffset</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)).</span><span style=color:#e06c75>value</span>      <span style=color:#7f848e>// 写入的地址,队列的指针
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>dataModule</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>wdata</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span>               <span style=color:#7f848e>///写入的数据,bits,microop
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// dequeue: from s_valid to s_dispatched
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>size</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>validVec</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>deq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fire</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>headPtrOHVec</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>v</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>oh</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>v</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>oh</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>}</span> <span style=color:#7f848e>//指示哪一条指令可以出队列了,首先得hedPtr选择了这一条表项
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>when</span> <span style=color:#56b6c2>(</span><span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>validVec</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>asUInt</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>orR</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>!</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>stateEntries</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>s_invalid</span> <span style=color:#7f848e>//失效表项
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// redirect: cancel uops currently in the queue
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>needCancel</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Wire</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>Bool</span><span style=color:#56b6c2>()))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>size</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>needCancel</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>stateEntries</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>=/=</span> <span style=color:#e06c75>s_invalid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>robIdxEntries</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>needFlush</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>)</span>  <span style=color:#7f848e>//表项是有效的但是需要flush
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>when</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>needCancel</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>))</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>stateEntries</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>s_invalid</span> <span style=color:#7f848e>//此时就把表项置为无效
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>XSInfo</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>needCancel</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>p</span><span style=color:#98c379>&#34;valid entry($i): robIndex ${robIdxEntries(i)} &#34;</span> <span style=color:#56b6c2>+</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>p</span><span style=color:#98c379>&#34;cancelled with redirect robIndex 0x${Hexadecimal(io.redirect.bits.robIdx.asUInt)}\n&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span></code></pre></div><h4 id=part-2-update-indices>Part 2: update indices</h4><p>更新队列的头和尾指针</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#7f848e>/**
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   * Part 2: update indices,更新索引
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   *
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   * tail: (1) enqueue; (2) redirect
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   * head: dequeue
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   */</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// dequeue
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>currentValidCounter</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>distanceBetween</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>numDeqTryMask</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>currentValidCounter</span> <span style=color:#56b6c2>&gt;=</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// all deq are valid
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#56b6c2>(</span><span style=color:#d19a66>1</span> <span style=color:#56b6c2>&lt;&lt;</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// only the valid bits are set
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#7f848e>// 把currentValidCounter转化为独热码
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e5c07b>UIntToOH</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>currentValidCounter</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>)</span>  <span style=color:#7f848e>//中间的某一个
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// 感觉可以把头指针和尾指针的概念互换一下，现在头指针是负责出队列的，尾指针是负责入队列的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 这些是已经放在端口上了，但是还没有被取出的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 选择没握手的但是entry数据有效的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// numDeqTryMask是tailPtr(0)和headPtr(0)的距离,headPtr是同时增加的,tailPtr不是同时增加的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 它应该是要保证deq的是连续的，所以如果遇到！deq.fire的话，就标记deqEnable_n,比方说deqEnable_n是000010,那么numDeq就是1
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>deqEnable_n</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>deq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zipWithIndex</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span> <span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>deq</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// For dequeue, the first entry should never be s_invalid
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#7f848e>// Otherwise, there should be a redirect and tail walks back
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#7f848e>// in this case, we set numDeq to 0
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#56b6c2>==</span> <span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>!</span><span style=color:#e06c75>deq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fire</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>numDeqTryMask</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// When the state is s_invalid, we set deqEnable_n to false.B because
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#7f848e>// the entry may leave earlier and require to move forward the deqPtr.
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>else</span> <span style=color:#56b6c2>(!</span><span style=color:#e06c75>deq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fire</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>stateEntries</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>value</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>=/=</span> <span style=color:#e06c75>s_invalid</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>numDeqTryMask</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span> <span style=color:#c678dd>:</span><span style=color:#e5c07b>+</span> <span style=color:#e5c07b>true.B</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>numDeq</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>PriorityEncoder</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>deqEnable_n</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// PriorityEncoder是从右到左去选择的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// agreement with reservation station: don&#39;t dequeue when redirect.valid
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#d19a66>2</span> <span style=color:#56b6c2>*</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// 如果是redirect,那么就不出队列,否则就去往下一个表项,说明如果没有redirect的话，headPtr是同时加一个numDeq的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>headPtrNext</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>+</span> <span style=color:#e06c75>numDeq</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// 更新头指针
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// headPtr是一个Vec,代表第更新的时候应该指向下一个要出队列的entry
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 如果deqEnable_n是000010,那么headPtrOH其实是向左边移动了1位
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>headPtr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>headPtrNext</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>headPtrOH</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtrOH</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>ParallelPriorityMux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>deqEnable_n</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtrOHVec</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#e5c07b>XSError</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>headPtrOH</span> <span style=color:#56b6c2>=/=</span> <span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>head</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>toOH</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>p</span><span style=color:#98c379>&#34;head: $headPtrOH != UIntToOH(${headPtr.head})&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// For branch mis-prediction or memory violation replay,
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// we delay updating the indices for one clock cycle.
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// For now, we simply use PopCount to count #instr cancelled.
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 上一个周期分支错误
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>lastCycleMisprediction</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>GatedValidRegNext</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// find the last one&#39;s position, starting from headPtr and searching backwards
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// 寻找最后一个有效表项
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>validBitVec</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>((</span><span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>size</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>stateEntries</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>===</span> <span style=color:#e06c75>s_valid</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>//有效表项的Vec
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>loValidBitVec</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>((</span><span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>size</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>validBitVec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>headPtrMask</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)))</span><span style=color:#7f848e>// 如果headPtrMask是3,headPtrMask是1000-1 = 0111,Cat是反过来的,0在最前面
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>hiValidBitVec</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Cat</span><span style=color:#56b6c2>((</span><span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>size</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>validBitVec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>!</span><span style=color:#e06c75>headPtrMask</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>flippedFlag</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>loValidBitVec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>orR</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>validBitVec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span> <span style=color:#56b6c2>-</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 如果loValidBitVec有1,或者最后一个表项是有效的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>leadingZeros</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>PriorityEncoder</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>loValidBitVec</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>orR</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>loValidBitVec</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>hiValidBitVec</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>// 找到最右边的表项，就是找到最大的一个表项号,但是此时是反过来的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>lastOneIndex</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>leadingZeros</span> <span style=color:#56b6c2>===</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>size</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span> <span style=color:#56b6c2>-</span> <span style=color:#e06c75>leadingZeros</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 通过size.U - 得到真正的序号
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>walkedTailPtr</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Wire</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>new</span> <span style=color:#e5c07b>DispatchQueuePtr</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>walkedTailPtr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>flag</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>flippedFlag</span> <span style=color:#56b6c2>^</span> <span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>flag</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>walkedTailPtr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>value</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>lastOneIndex</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// enqueue
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>//io.enqRob.needAlloc(i) := io.fromRename(i).valid
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>//io.enqRob.req(i).valid := io.fromRename(i).valid &amp;&amp; thisCanActualOut(i) &amp;&amp; dqCanAccept,doCanAccept指的是队列可以接受
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>numEnq</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAccept</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>)),</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 发起请求的有多少个，就进多少个
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>numNeedAlloc</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAccept</span><span style=color:#56b6c2>,</span> <span style=color:#e5c07b>PopCount</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>needAlloc</span><span style=color:#56b6c2>),</span> <span style=color:#d19a66>0.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>)</span>  <span style=color:#7f848e>// needAlloc的数量
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>lastCycleMisprediction</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>      <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>isTrueEmpty</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>walkedTailPtr</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>+</span> <span style=color:#e06c75>numEnq</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>lastLastCycleMisprediction</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>GatedValidRegNext</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>lastCycleMisprediction</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>1</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>enqnum</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>),</span>
</span></span><span style=display:flex><span>      <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>lastLastCycleMisprediction</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>        <span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>0</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>+</span> <span style=color:#e06c75>i</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>        <span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>+</span> <span style=color:#e06c75>numEnq</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>tailPtrOH</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>lastLastCycleMisprediction</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>head</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>toOH</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>tailPtrOHVec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>numEnq</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>tailPtrOHAccurate</span> <span style=color:#c678dd>=</span> <span style=color:#56b6c2>!</span><span style=color:#e06c75>lastCycleMisprediction</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>!</span><span style=color:#e06c75>lastLastCycleMisprediction</span>
</span></span><span style=display:flex><span>  <span style=color:#e5c07b>XSError</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>tailPtrOHAccurate</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>tailPtrOH</span> <span style=color:#56b6c2>=/=</span> <span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>head</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>toOH</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>p</span><span style=color:#98c379>&#34;tail: $tailPtrOH != UIntToOH(${tailPtr.head})&#34;</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// update valid counter and allowEnqueue reg
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>validCounter</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>validCounter</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>lastLastCycleMisprediction</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>currentValidCounter</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>      <span style=color:#e06c75>validCounter</span> <span style=color:#56b6c2>+</span> <span style=color:#e06c75>numEnq</span> <span style=color:#56b6c2>-</span> <span style=color:#e06c75>numDeq</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// 意思是空闲队列数是要大于enqnum的,或者就是空闲队列数大于enqnum - deqnum
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#e06c75>allowEnqueue</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>numNeedAlloc</span> <span style=color:#56b6c2>+&amp;</span> <span style=color:#e06c75>currentValidCounter</span> <span style=color:#56b6c2>&lt;=</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span> <span style=color:#56b6c2>-</span> <span style=color:#e06c75>enqnum</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>U</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>||</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>numNeedAlloc</span> <span style=color:#56b6c2>+&amp;</span> <span style=color:#e06c75>currentValidCounter</span> <span style=color:#56b6c2>-</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>size</span> <span style=color:#56b6c2>-</span> <span style=color:#e06c75>enqnum</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>U</span> <span style=color:#56b6c2>&lt;=</span> <span style=color:#e06c75>numDeq</span><span style=color:#56b6c2>)</span>
</span></span></code></pre></div><h4 id=part3set-output-valid-and-data-bits>Part3:set output valid and data bits</h4><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#7f848e>/**
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   * Part 3: set output valid and data bits
</span></span></span><span style=display:flex><span><span style=color:#7f848e>   */</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>deqData</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Reg</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>,</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>DynInst</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// How to pipeline the data read:
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// T: get the required read data
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>deq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>deqData</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// Some bits have bad timing in Dispatch but will not be used at Dispatch2
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#7f848e>// They will use the slow path from data module
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>deq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>fpu</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>dataModule</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rdata</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>fpu</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// do not dequeue when io.redirect valid because it may cause dispatchPtr work improperly
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>deq</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>valid</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux1H</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>headPtrOHVec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>),</span> <span style=color:#e06c75>stateEntries</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>===</span> <span style=color:#e06c75>s_valid</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#56b6c2>!</span><span style=color:#e06c75>lastCycleMisprediction</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// T-1: select data from the following (deqnum + 1 + numEnq) sources with priority, 从以下（deqnum  + 1 + numEnq）个数据源按照优先级选择数据
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// For data(i): (1) current output (deqnum - i); (2) next-step data (i + 1) // 对于data(i),（1）当前输出（deqnum - i),(2)下一步data (i+1)
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// For the next-step data(i): (1) enqueue data (enqnum); (2) data from storage (1)
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#7f848e>// [0,deqnum-1] 和[deqnum,2*depnum-1]数据源是不一样的,我猜测[deqnum,2*deqnum-1]是下一步的数据
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>nextStepData</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Wire</span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>Vec</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>2</span> <span style=color:#56b6c2>*</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>,</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>DynInst</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>val</span> <span style=color:#e06c75>ptrMatch</span> <span style=color:#c678dd>=</span> <span style=color:#c678dd>new</span> <span style=color:#e5c07b>QPtrMatchMatrix</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>headPtr</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>tailPtr</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#d19a66>2</span> <span style=color:#56b6c2>*</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>enqMatchVec</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>ptrMatch</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>))</span>   <span style=color:#7f848e>// i是定的,旁路应该是直接把输入的数据旁路给输出的,它应该就是在deq是定的时候去遍历enq,判断是否有一样的指针,有问题啊？？这东西应该只有一个是拉高的
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>enqBypassEnVec</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>needAlloc</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>zip</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>enqOffset</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>{</span> <span style=color:#c678dd>case</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>v</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>o</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>=&gt;</span> <span style=color:#e06c75>v</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e06c75>enqMatchVec</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>o</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>enqBypassEn</span> <span style=color:#c678dd>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>canAccept</span> <span style=color:#56b6c2>&amp;&amp;</span> <span style=color:#e5c07b>VecInit</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>enqBypassEnVec</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>asUInt</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>orR</span>  <span style=color:#7f848e>//旁路
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>enqBypassData</span> <span style=color:#c678dd>=</span> <span style=color:#e5c07b>Mux1H</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>enqBypassEnVec</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>enq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>req</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>bits</span><span style=color:#56b6c2>))</span> 
</span></span><span style=display:flex><span>    <span style=color:#c678dd>val</span> <span style=color:#e06c75>readData</span> <span style=color:#c678dd>=</span> <span style=color:#c678dd>if</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#56b6c2>&lt;</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>)</span> <span style=color:#e06c75>deqData</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>else</span> <span style=color:#e06c75>dataModule</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rdata</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>nextStepData</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>Mux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>enqBypassEn</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>enqBypassData</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>readData</span><span style=color:#56b6c2>)</span> <span style=color:#7f848e>// 读取的数据,和旁路的数据
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>when</span> <span style=color:#56b6c2>(!</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>      <span style=color:#7f848e>// 如果deqEnable_n是000100, 那么deqData(0) = nextStepData(2), deqData(1) = nextStepData(3), deqData(2) = nextStepData(4)
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#7f848e>// 因为前几个数据已经被读了，所以需要顺位过去;
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#7f848e>// 如果本次读满了，deqEnable_n = 1 &lt;&lt; (deqnum + 1) , 那实际上是直接把下一批的数据覆盖过来,要不然还是会带着一些本批的数据
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>      <span style=color:#e06c75>deqData</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e5c07b>ParallelPriorityMux</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>deqEnable_n</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>nextStepData</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>drop</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>take</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>deqnum</span> <span style=color:#56b6c2>+</span> <span style=color:#d19a66>1</span><span style=color:#56b6c2>))</span> <span style=color:#7f848e>//丢弃前i个元素，保留后面的deqnum + 1个元素
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#7f848e>// T-2: read data from storage: next
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>for</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span> <span style=color:#c678dd>&lt;-</span> <span style=color:#d19a66>0</span> <span style=color:#e06c75>until</span> <span style=color:#d19a66>2</span> <span style=color:#56b6c2>*</span> <span style=color:#e06c75>deqnum</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#7f848e>// 因为ren不一定有，所有要用get(i)确保安全访问
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>dataModule</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>ren</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>get</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>i</span><span style=color:#56b6c2>)</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>redirect</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span> <span style=color:#56b6c2>||</span> <span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>deq</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>valid</span><span style=color:#56b6c2>).</span><span style=color:#e06c75>reduce</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>|</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>)</span>  <span style=color:#7f848e>// 读取队列中的数据,读取条件是io.deq中有valid,或者
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>  <span style=color:#e06c75>dataModule</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>io</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>raddr</span> <span style=color:#c678dd>:</span><span style=color:#56b6c2>=</span> <span style=color:#e06c75>headPtrNext</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>map</span><span style=color:#56b6c2>(</span><span style=color:#c678dd>_</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>value</span><span style=color:#56b6c2>)</span>  <span style=color:#7f848e>// 设置好从dataModule读出的地址,它是直接从headPtrNext读的,T-2读数据，T-1读到数据
</span></span></span></code></pre></div><h2 id=附录>附录</h2><h3 id=参考文献>参考文献</h3><h3 id=版权信息>版权信息</h3><p>本文原载于 <a class=link href=https://vastcircle.github.io target=_blank rel=noopener>vastcircle.github.io</a>，遵循 CC BY-NC-SA 4.0 协议，复制请保留原文出处。</p></section><footer class=article-footer><section class=article-tags></section><section class=article-copyright><svg class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg>
<span>Licensed under CC BY-NC-SA 4.0</span></section></footer></article><aside class=related-contents--wrapper><h2 class=section-title>Related contents</h2><div class=related-contents><div class="flex article-list--tile"><article><a href=/2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E5%88%86%E6%94%AF%E9%A2%84%E6%B5%8B%E5%8D%95%E5%85%83/><div class=article-details><h2 class=article-title>香山源代码剖析——分支预测单元</h2></div></a></article><article><a href=/2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90%E6%89%A7%E8%A1%8C%E7%BB%93%E6%9E%9C%E7%9A%84%E5%9B%9E%E5%86%99%E5%92%8Ccommit/><div class=article-details><h2 class=article-title>香山源代码剖析——执行结果的回写和commit</h2></div></a></article><article><a href=/2025/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81%E5%89%96%E6%9E%90pma%E5%92%8Cpmp/><div class=article-details><h2 class=article-title>香山源代码剖析——PMA和PMP</h2></div></a></article></div></div></aside><div class=disqus-container><div id=disqus_thread></div><script>window.disqus_config=function(){},function(){if(["localhost","127.0.0.1"].indexOf(window.location.hostname)!=-1){document.getElementById("disqus_thread").innerHTML="Disqus comments not available by default when the website is previewed locally.";return}var t=document,e=t.createElement("script");e.async=!0,e.src="//stack.disqus.com/embed.js",e.setAttribute("data-timestamp",+new Date),(t.head||t.body).appendChild(e)}()</script><noscript>Please enable JavaScript to view the <a href=https://disqus.com/?ref_noscript>comments powered by Disqus.</a></noscript><a href=https://disqus.com class=dsq-brlink>comments powered by <span class=logo-disqus>Disqus</span></a></div><style>.disqus-container{background-color:var(--card-background);border-radius:var(--card-border-radius);box-shadow:var(--shadow-l1);padding:var(--card-padding)}</style><script>window.addEventListener("onColorSchemeChange",e=>{DISQUS&&DISQUS.reset({reload:!0})})</script><footer class=site-footer><script>(function(e,t){var s=document,o="script",n=s.createElement(o),i=s.getElementsByTagName(o)[0];n.src=e,t&&n.addEventListener("load",function(e){t(e)}),i.parentNode.insertBefore(n,i)})("//cdn.bootcss.com/pangu/3.3.0/pangu.min.js",function(){pangu.spacingPage()})</script><section class=copyright>&copy;
2023 -
2025 <a href=https://stack-theme-mod.vercel.app/>vastcircle</a>·<i class="fas fa-bell"></i> <a id=days>0</a>Days<br>共书写了210.7k字·共 71篇文章</br><span><p></section><section class=powerby>Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a><br>Theme <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.2.0>Stack</a></b> designed by <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a><br><a href=https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh target=_blank>© Licensed Under CC BY-NC-SA 4.0</a></section><script>var days,number_of_days,s1="2024-10-06",s1=new Date(s1.replace(/-/g,"/"));s2=new Date,days=s2.getTime()-s1.getTime(),number_of_days=parseInt(days/(1e3*60*60*24)),document.getElementById("days").innerHTML=number_of_days</script></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
</button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.css integrity="sha256-c0uckgykQ9v5k+IqViZOZKc47Jn7KQil4/MP3ySA3F8=" crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.css integrity="sha256-SBLU4vv6CA6lHsZ1XyTdhyjJxCjPif/TRkjnsyGAGnE=" crossorigin=anonymous></main><aside class="sidebar right-sidebar sticky"><form action=/search/ class="search-form widget"><p><label>Search</label>
<input name=keyword required placeholder="Type something...">
<button title=Search><svg class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg></button></p></form><section class="widget archives"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">Table of contents</h2><div class=widget--toc><nav id=TableOfContents><ol><li><a href=#decode>decode</a><ol><li><a href=#decodestage-module>DecodeStage Module</a></li><li><a href=#decodeunit>DecodeUnit</a></li></ol></li><li><a href=#寄存器映射>寄存器映射</a><ol><li><a href=#寄存器重映射表>寄存器重映射表</a></li><li><a href=#renametablewrapper>RenameTableWrapper</a></li><li><a href=#renametable>RenameTable</a></li><li><a href=#rename>Rename</a></li></ol></li><li><a href=#compressunit>compressunit</a><ol><li><a href=#mefreelist-和-stdfreelist>MEFreeList 和 StdFreeList</a><ol><li><a href=#mefreelist>MEFreeList</a></li><li><a href=#stdfreelist>StdFreeList</a></li></ol></li></ol></li><li><a href=#物理寄存器组>物理寄存器组</a></li><li><a href=#指令的派发>指令的派发</a><ol><li><a href=#派遣队列>派遣队列</a><ol><li><a href=#队列的一些定义>队列的一些定义</a></li><li><a href=#part-1-update-states-and-uops-when-enqueue-dequeue-commit-redirectreplay>Part 1: update states and uops when enqueue, dequeue, commit, redirect/replay</a></li><li><a href=#part-2-update-indices>Part 2: update indices</a></li><li><a href=#part3set-output-valid-and-data-bits>Part3:set output valid and data bits</a></li></ol></li></ol></li><li><a href=#附录>附录</a><ol><li><a href=#参考文献>参考文献</a></li><li><a href=#版权信息>版权信息</a></li></ol></li></ol></nav></div></section><section class="widget categories"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-infinity" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M9.828 9.172a4 4 0 100 5.656A10 10 0 0012 12a10 10 0 012.172-2.828 4 4 0 110 5.656A10 10 0 0112 12 10 10 0 009.828 9.172"/></svg></div><h2 class="widget-title section-title">Categories</h2><div class=widget-categories--list><div class=widget><h3 class=widget-title></h3><div class=widget-body><div class=category-list><div class=category-list-item><a href=https://VastCircle.github.io/categories/a_prime_on_hardware_prefetch/ class=category-list-link>a_prime_on_hardware_prefetch<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/boom%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/ class=category-list-link>boom代码阅读<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/cache/ class=category-list-link>cache<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/chipyard/ class=category-list-link>chipyard<span class=category-list-count>3</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/chisel/ class=category-list-link>chisel<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/cpu%E5%9F%BA%E7%A1%80/ class=category-list-link>cpu基础<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/gem5/ class=category-list-link>gem5<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/linux/ class=category-list-link>linux<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/riscv/ class=category-list-link>riscv<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/rocket-chip/ class=category-list-link>rocket-chip<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/runahead/ class=category-list-link>runahead<span class=category-list-count>3</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/ class=category-list-link>代码阅读<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E5%8D%9A%E5%AE%A2%E6%90%AD%E5%BB%BA/ class=category-list-link>博客搭建<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E5%A4%84%E7%90%86%E5%99%A8/ class=category-list-link>处理器<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E7%8E%AF%E5%A2%83%E6%90%AD%E5%BB%BA/ class=category-list-link>环境搭建<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/ class=category-list-link>环境配置<span class=category-list-count>3</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E7%BC%93%E5%AD%98%E4%B8%80%E8%87%B4%E6%80%A7/ class=category-list-link>缓存一致性<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E8%AE%BA%E6%96%87%E9%98%85%E8%AF%BB/ class=category-list-link>论文阅读<span class=category-list-count>8</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E8%B6%85%E6%A0%87%E9%87%8F%E5%A4%84%E7%90%86%E5%99%A8/ class=category-list-link>超标量处理器<span class=category-list-count>12</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81/ class=category-list-link>香山源代码<span class=category-list-count>7</a></span></div></div></div></div></div></section><section class="widget archives"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-infinity" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M9.828 9.172a4 4 0 100 5.656A10 10 0 0012 12a10 10 0 012.172-2.828 4 4 0 110 5.656A10 10 0 0112 12 10 10 0 009.828 9.172"/></svg></div><h2 class="widget-title section-title">Archives</h2><div class=widget-archive--list><div class=archives-year><a href=/archives/#2025><span class=year>2025</span>
<span class=count>24</span></a></div><div class=archives-year><a href=/archives/#2024><span class=year>2024</span>
<span class=count>47</span></a></div></div></section><section class="widget tagCloud"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-tag" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11 3l9 9a1.5 1.5.0 010 2l-6 6a1.5 1.5.0 01-2 0L3 11V7a4 4 0 014-4h4"/><circle cx="9" cy="9" r="2"/></svg></div><h2 class="widget-title section-title">Tags</h2><div class=tagCloud-tags><a href=/tags/runahead/ class=font_size_6>Runahead
</a><a href=/tags/vector/ class=font_size_3>Vector
</a><a href=/tags/cache/ class=font_size_2>Cache
</a><a href=/tags/chipyard/ class=font_size_2>Chipyard
</a><a href=/tags/diplomacy/ class=font_size_2>Diplomacy
</a><a href=/tags/in-order/ class=font_size_2>In-Order
</a><a href=/tags/prefetch/ class=font_size_2>Prefetch
</a><a href=/tags/rocket-chip/ class=font_size_2>Rocket-Chip
</a><a href=/tags/%E5%88%86%E6%94%AF%E9%A2%84%E6%B5%8B/ class=font_size_2>分支预测
</a><a href=/tags/%E5%AF%84%E5%AD%98%E5%99%A8%E9%87%8D%E5%91%BD%E5%90%8D/ class=font_size_2>寄存器重命名</a></div></section></aside></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.5/dist/vibrant.min.js integrity="sha256-5NovOZc4iwiAWTYIFiIM7DxKUXKWvpVEuMEPLzcm5/g=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.js defer></script><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>