{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 18:17:21 2024 " "Info: Processing started: Fri Mar 22 18:17:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ripple_counter_256_with_input -c ripple_counter_256_with_input " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ripple_counter_256_with_input -c ripple_counter_256_with_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_counter_16_with_input.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ripple_counter_16_with_input.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_16_with_input " "Info: Found entity 1: ripple_counter_16_with_input" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_counter_256_with_input.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ripple_counter_256_with_input.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_with_input " "Info: Found entity 1: ripple_counter_256_with_input" {  } { { "ripple_counter_256_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ripple_counter_256_with_input " "Info: Elaborating entity \"ripple_counter_256_with_input\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_16_with_input ripple_counter_16_with_input:inst " "Info: Elaborating entity \"ripple_counter_16_with_input\" for hierarchy \"ripple_counter_16_with_input:inst\"" {  } { { "ripple_counter_256_with_input.bdf" "inst" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_256_with_input.bdf" { { 168 288 384 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst\|inst ripple_counter_16_with_input:inst\|inst~_emulated ripple_counter_16_with_input:inst\|inst~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst\|inst\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst\|inst~_emulated\" and latch \"ripple_counter_16_with_input:inst\|inst~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst\|inst2 ripple_counter_16_with_input:inst\|inst2~_emulated ripple_counter_16_with_input:inst\|inst2~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst\|inst2\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst\|inst2~_emulated\" and latch \"ripple_counter_16_with_input:inst\|inst2~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst\|inst3 ripple_counter_16_with_input:inst\|inst3~_emulated ripple_counter_16_with_input:inst\|inst3~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst\|inst3\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst\|inst3~_emulated\" and latch \"ripple_counter_16_with_input:inst\|inst3~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst\|inst10 ripple_counter_16_with_input:inst\|inst10~_emulated ripple_counter_16_with_input:inst\|inst10~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst\|inst10\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst\|inst10~_emulated\" and latch \"ripple_counter_16_with_input:inst\|inst10~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst7\|inst ripple_counter_16_with_input:inst7\|inst~_emulated ripple_counter_16_with_input:inst7\|inst~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst7\|inst\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst7\|inst~_emulated\" and latch \"ripple_counter_16_with_input:inst7\|inst~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 256 320 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst7\|inst2 ripple_counter_16_with_input:inst7\|inst2~_emulated ripple_counter_16_with_input:inst7\|inst2~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst7\|inst2\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst7\|inst2~_emulated\" and latch \"ripple_counter_16_with_input:inst7\|inst2~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 432 496 256 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst7\|inst3 ripple_counter_16_with_input:inst7\|inst3~_emulated ripple_counter_16_with_input:inst7\|inst3~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst7\|inst3\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst7\|inst3~_emulated\" and latch \"ripple_counter_16_with_input:inst7\|inst3~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 632 696 256 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "ripple_counter_16_with_input:inst7\|inst10 ripple_counter_16_with_input:inst7\|inst10~_emulated ripple_counter_16_with_input:inst7\|inst10~latch " "Warning (13310): Register \"ripple_counter_16_with_input:inst7\|inst10\" is converted into an equivalent circuit using register \"ripple_counter_16_with_input:inst7\|inst10~_emulated\" and latch \"ripple_counter_16_with_input:inst7\|inst10~latch\"" {  } { { "ripple_counter_16_with_input.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/ripple_counter_256_with_input/ripple_counter_16_with_input.bdf" { { 176 832 896 256 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Info: Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 18:17:21 2024 " "Info: Processing ended: Fri Mar 22 18:17:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
