report number csl tr 96 706 institution stanford university computer systems laboratory title optimum placement and routing of multiplier partial product trees author al twaijry hesham author flynn michael j date september 1996 abstract an algorithm that builds a multiplier under the constraint of a limited number of wiring tracks is designed the algorithm has been implemented the program is then used to compare several designs of an ieee floating point multiplier using several delay models ftp reports stanford edu pub cstr reports csl tr 96 706 csl tr 96 706 pdf
