Line 233: NrSpSchDecDev anc full SCC_STATE:0x%08x, SCC_PARAM_FAIL:0x%08x, SCH_OBUF_CHK:0x%08x, SCH_OBUF_DEC_STATE0:0x%08x, SCH_OBUF_MODE_SETTING:0x%08x, SCH_OBUF_INT_MODE_SETTING_4G:0x%08x, OBUF_LMAC_INF_TIME_CTRL:0x%08x, EHARQ_CTRL_STATE:0x%08x, HARQ_EXT_BUS_ERR:0x%08x, nr_opmode:0x%x
Line 245: NrSpSchDecDev anc full m_CcIdx:%d, SCHCTRL_STATE:0x%08X, SYMBPROC_EN:0x%08X, LDPC_STATUS_0:0x%08X, SCH_DMAP_Q_CTRL:0x%08X, SCH_DMAP_Q_ID:0x%08X, SCHOBF_FSM:0x%08X
Line 253: NrSpSchDecDev anc full m_CcIdx:%d, NR_SCHCTRL_DEBUG_CNT:0x%08X, DBG_RPT_TICKCNT0_4G:0x%08X, DBG_RPT_TICKCNT0_NR:0x%08X, DBG_RPT_TICKCNT1:0x%08X, DBG_RPT_TICKCNT2:0x%08X
Line 301: [NR][PdschSpHal][Release] TRBK_CRC_MEM_NR_STARTADDR CC: %d
Line 509: [MAIN] NR SYMBPROC_LLR_IN, 0(%d),16/N16(%d/%d),24/N24(%d/%d),30/N30(%d/%d),31/N31(%d/%d),SCH_OBUF_CHK(0x%08x) 
Line 523: [SUB] NR SYMBPROC_LLR_IN, 0(%d),16/N16(%d/%d),24/N24(%d/%d),30/N30(%d/%d),31/N31(%d/%d),SCH_OBUF_CHK(0x%08x) 
Line 533: [virtual CBG] CRC nack and vCBG ack event : SCC_STATE: 0x%08x, SCH_OBUF_CHK: 0x%08x
Line 626: [llrChecker] Invalid llrReadFlag(0x%x)
Line 662: [PDSCHSPHAL] GrantSkip SLP RESET, DemodCoreNum: %d 
Line 750: [LMAC] CORE1 NR SCH set Lmac pending status register : 0x%x
Line 759: [LMAC] CORE0 NR SCH set Lmac pending status register core0 : 0x%x
Line 856: [PDSCHSPHAL][INIT] m_DemodIdx(%d), m_CcIdx(%d), actFlag(0x%x), sCellActFlag(0x%x), ccBit(0x%x), SYMBPROCSCH4G_SW_RESETN(0x%x), RPTCMB_INIT_START(0x%x), GetNrCcOn_Bitmap(0x%x), ccBitMain(0x%x), ccBitSub(0x%x)
Line 954: [NrPdschSpHal::WriteSymProcRegisterReconfig] SCH_OBUF_MODE_SETTING(0x%x), NR_CWBUF_SUB6_MMWAVE_BOUNDARY(0x%x), INTERN_HARQ_STARTADDR_4G(0x%x),INTERN_HARQ_STARTADDR_NR(0x%x), INTERN_HARQ_ENDADDR_NR(0x%x)  
Line 968: [NR][NrPdschSpHal::WriteSymProcRegisterReconfig] Skip other STACK, curStackId(%d) ccIdx(%d)-StackId(%d)
Line 991: [NR][NrPdschSpHal::WriteSymProcRegisterReconfig](MAIN)TRBK_CRC_MEM_NR_STARTADDR and NR_CB_MAX, CC0~CC6 : address[(%d),(%d),(%d),(%d),(%d),(%d)(%d)], cbmax/valid(3/1) [(%d),(%d),(%d),(%d),(%d),(%d),(%d)]
Line 1001: [NR][NrPdschSpHal::WriteSymProcRegisterReconfig] Skip other STACK, curStackId(%d) ccIdx(%d)-StackId(%d)
Line 1024: [NR][NrPdschSpHal::WriteSymProcRegisterReconfig](SUB)TRBK_CRC_MEM_NR_STARTADDR and NR_CB_MAX, CC7~CC12 : address[(%d),(%d),(%d),(%d),(%d),(%d)], cbmax/valid(3/1)[(%d),(%d),(%d),(%d),(%d),(%d)]
Line 1071: [NrPdschSpHal::WriteSymProcRegisterReconfig] DemodIdx(%d), mCcIdx(%d), tmpCcIdx(%d), HBFEXT_MODENR_CC(0x%x)
Line 1163: [REGINFO]NR_ID_MSGB_RNTI, slot_info.msg_b_rar_indi:%d
Line 1228: [PDSCHSPHAL][extMemAlloc] harqBufMode(%d) extMemAlloc(%d) newTx(%d)
Line 1345: [PDSCHSPHAL] (f) HARQ external address, eStartId:0x%x, Nsc:0x%x, stPos:0x%x, Necb:0x%x, infoSize:0x%x, cbRowSizeNeCB:0x%x
