/*
			Copyright (C) 2017  Coto
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.

This program is distributed in the hope that it will be useful, but
WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301
USA
*/

//TGDS IPC Version: 1.3

//Coto: Use them as you want , just make sure you read WELL the descriptions below.

#include "global_settings.h"
#include "ipcfifoTGDS.h"
#include "InterruptsARMCores_h.h"
#include "utilsTGDS.h"
#include "timerTGDS.h"
#include "dldi.h"
#include "dmaTGDS.h"
#include "eventsTGDS.h"
#include "ARM7FS.h"

#ifdef ARM7
#include <string.h>
#include "wifi_arm7.h"
#include "spifwTGDS.h"
#include "powerTGDS.h"
#include "soundTGDS.h"
#include "posixHandleTGDS.h"
#endif

#ifdef ARM9
#include <stdbool.h>
#include "dsregs.h"
#include "dsregs_asm.h"
#include "wifi_arm9.h"
#include "nds_cp15_misc.h"
#endif

//IPC
void sendMultipleByteIPC(uint8 inByte0, uint8 inByte1, uint8 inByte2, uint8 inByte3){
	
	uint8 * ipcMsg = (uint8 *)&TGDSIPC->ipcMesaggingQueue[0];
	ipcMsg[0] = (u8)inByte0;
	ipcMsg[1] = (u8)inByte1;
	ipcMsg[2] = (u8)inByte2;
	ipcMsg[3] = (u8)inByte3;
	sendByteIPCIndirect(IPC_SEND_MULTIPLE_CMDS);sendIPCIRQOnly();
}


//Async FIFO Sender
#ifdef ARM9
__attribute__((section(".itcm")))
#endif
inline __attribute__((always_inline)) 
void SendFIFOWords(uint32 data0, uint32 data1){	//format: arg0: cmd, arg1: value
	REG_IPC_FIFO_TX = (uint32)data1;	
	REG_IPC_FIFO_TX = (uint32)data0;	//last message should always be command
}

#ifdef ARM9
__attribute__((section(".itcm")))
#endif
inline __attribute__((always_inline)) 
void HandleFifoEmpty(){
	HandleFifoEmptyWeakRef((uint32)0,(uint32)0);
}
	
#ifdef ARM9
__attribute__((section(".itcm")))
#endif
inline __attribute__((always_inline)) 
void HandleFifoNotEmpty(){
	volatile uint32 data0 = 0, data1 = 0;
	while(!(REG_IPC_FIFO_CR & RECV_FIFO_IPC_EMPTY)){
		data0 = (u32)REG_IPC_FIFO_RX;
		data1 = (u32)REG_IPC_FIFO_RX;
		//Do ToolchainGenericDS IPC handle here
		switch (data1) {
			// ARM7IO from ARM9
			//	||
			// ARM9IO from ARM7
			case((uint32)WRITE_EXTARM_8):{
				uint32* fifomsg = (uint32*)data0;		//data0 == uint32 * fifomsg
				uint32* address = (uint32*)fifomsg[0];
				uint8 value = (uint8)((uint32)(fifomsg[1]&0xff));
				*(uint8*)address = (uint8)(value);
				fifomsg[1] = fifomsg[0] = 0;
			}
			break;
			case((uint32)WRITE_EXTARM_16):{
				uint32* fifomsg = (uint32*)data0;		//data0 == uint32 * fifomsg
				uint32* address = (uint32*)fifomsg[0];
				uint16 value = (uint16)((uint32)(fifomsg[1]&0xffff));
				*(uint16*)address = (uint16)(value);
				fifomsg[1] = fifomsg[0] = 0;
			}
			break;
			case((uint32)WRITE_EXTARM_32):{
				uint32* fifomsg = (uint32*)data0;		//data0 == uint32 * fifomsg
				uint32* address = (uint32*)fifomsg[0];
				uint32 value = (uint32)fifomsg[1];
				*(uint32*)address = (uint32)(value);
				fifomsg[1] = fifomsg[0] = 0;
			}
			break;
			
			case((uint32)WIFI_SYNC):{
				Wifi_Sync();
			}
			break;
			
			//ARM7 command handler
			#ifdef ARM7
			
			case((uint32)TGDS_ARM7_SETUPARM7MALLOC):{
				uint32* fifomsg = (uint32*)data0;		//data0 == uint32 * fifomsg
				u32 ARM7MallocStartaddress = (u32)fifomsg[0];
				u32 memSizeBytes = (uint32)fifomsg[1];
				initARM7Malloc(ARM7MallocStartaddress, memSizeBytes);
				fifomsg[2] = fifomsg[1] = fifomsg[0] = 0;
			}
			break;
			
			case((uint32)TGDS_ARM7_SETUPARM9MALLOC):{	//ARM7
				uint32* fifomsg = (uint32*)data0;		//data0 == uint32 * fifomsg
				u32 ARM9MallocStartaddress = (u32)fifomsg[0];
				u32 memSizeBytes = (u32)fifomsg[1];
				bool customAllocator = (bool)fifomsg[2];
				
				//Do ARM7 related things when initializing TGDS ARM9 Malloc.
				
				fifomsg[3] = fifomsg[2] = fifomsg[1] = fifomsg[0] = 0;
			}
			break;
			
			case((uint32)TGDS_ARM7_SETUPEXCEPTIONHANDLER):{
				exceptionArmRegsShared = (uint8*)data0;		//data0 == ARM9's exceptionArmRegs
				memset(exceptionArmRegsShared, 0, 0x20);	//same as exceptionArmRegs[0x20]
				setupDefaultExceptionHandler();	//ARM7 TGDS Exception Handler
			}
			break;
			
			case((uint32)TGDS_ARM7_PRINTF7SETUP):{
				uint32* fifomsg = (uint32*)data0;		//data0 == uint32 * fifomsg
				printfBufferShared = (u8*)fifomsg[0];
				arm7debugBufferShared = (u8*)fifomsg[1];
				arm7ARGVBufferShared = (int*)fifomsg[2];
				
				//ARM7 print debugger
				arm7ARGVDebugBufferShared = (int*)fifomsg[3];
				
				fifomsg[3] = fifomsg[2] = fifomsg[1] = fifomsg[0] = 0;
			}
			break;
			
			case((uint32)FIFO_INITSOUND):{
				initSound();
			}
			break;
			
			case((uint32)FIFO_PLAYSOUND):{
				uint32* fifomsg = (uint32*)data0;		//data0 == uint32 * fifomsg					
				int sampleRate = (uint32)fifomsg[0];
				u32* data = (u32*)fifomsg[1];
				u32 bytes = (uint32)fifomsg[2];
				u32 packedSnd = (uint32)fifomsg[3];
	
				u8 channel = (u8)((packedSnd >> 24)&0xff);
				u8 vol = (u8)((packedSnd >> 16)&0xff);
				u8 pan = (u8)((packedSnd >> 8)&0xff);
				u8 format = (u8)(packedSnd&0xff);
				
				//Try to play the sample through the specified channel
				s32 chan = isFreeSoundChannel(channel);
				if(chan != -1){ //means free channel / or channel is not auto (-1)
					startSound(sampleRate, (const void*)data, bytes, chan, vol, pan, format);
				}
				//Otherwise, use a random alloc'd channel
				else{
					chan = getFreeSoundChannel();
					if (chan >= 0){
						startSound(sampleRate, (const void*)data, bytes, chan, vol, pan, format);
					}
				}
				fifomsg[0] = 0;
				fifomsg[1] = 0;
				fifomsg[2] = 0;
				fifomsg[3] = 0;
			}
			break;
			
			case((uint32)FIFO_POWERCNT_ON):{
				powerON((uint16)data0);
			}
			break;
			case((uint32)FIFO_POWERCNT_OFF):{
				powerOFF((uint16)data0);
			}
			break;
			//Power Management: 
				//Supported mode(s): NTR
			case((uint32)FIFO_POWERMGMT_WRITE):{
				
				uint32* fifomsg = (uint32*)data0;		//data0 == uint32 * fifomsg
				uint32 cmd = (uint32)fifomsg[0];
				uint32 flags = (uint32)fifomsg[1];
				fifomsg[1] = fifomsg[0] = 0;
				switch(cmd){
					//screen power write
					case(FIFO_SCREENPOWER_WRITE):{
						int PMBitsRead = PowerManagementDeviceRead((int)POWMAN_READ_BIT);
						PMBitsRead &= ~(POWMAN_BACKLIGHT_BOTTOM_BIT|POWMAN_BACKLIGHT_TOP_BIT);
						PMBitsRead |= (int)(flags & (POWMAN_BACKLIGHT_BOTTOM_BIT|POWMAN_BACKLIGHT_TOP_BIT));
						PowerManagementDeviceWrite(POWMAN_WRITE_BIT, (int)PMBitsRead);				
					}
					break;
				}
				
			}
			break;
			//arm9 wants to send a WIFI context block address / userdata is always zero here
			case((uint32)WIFI_INIT):{
				//	wifiAddressHandler( void * address, void * userdata )
				wifiAddressHandler((Wifi_MainStruct *)(uint32)data0, 0);
			}
			break;
			// Deinit WIFI
			case((uint32)WIFI_DEINIT):{
				DeInitWIFI();
			}
			break;
			
			//ARM7 DLDI implementation
			#ifdef ARM7_DLDI
			case(TGDS_DLDI_ARM7_STATUS_DEINIT):{
				dldi_handler_deinit();
			}
			break;
			#endif
			
			case TGDS_ARM7_ENABLE_SLEEPMODE_TIMEOUT:{
				setTurnOffScreensTimeout((int)data0);
			}
			break;
			
			case TGDS_ARM7_SET_EVENT_HANDLING:{
				TGDSSetEvent((int)data0);
			}
			break;
			
			case TGDS_ARM7_ENABLE_EVENT_HANDLING:{
				enableTGDSEventHandling();
			}
			break;
			
			case TGDS_ARM7_DISABLE_EVENT_HANDLING:{
				disableTGDSEventHandling();
			}
			break;
			
			case TGDS_ARM7_TURNON_BACKLIGHT:{
				TurnOnScreens();
			}
			break;
			case TGDS_ARM7_TURNOFF_BACKLIGHT:{
				TurnOffScreens();
			}
			break;
			case TGDS_ARM7_DISABLE_SLEEPMODE:{
				disableSleepMode();
			}
			break;
			case TGDS_ARM7_ENABLE_SLEEPMODE:{
				enableSleepMode();
			}
			break;
			#endif
			
			//ARM9 command handler
			#ifdef ARM9
			case((uint32)TGDS_ARM7_DETECTTURNOFFCONSOLE):{
				detectAndTurnOffConsole();
			}
			break;
			
			case((uint32)TGDS_ARM7_SETUPARM9MALLOC):{	//ARM9 impl.
				
			}
			break;
			
			//ARM7 FS: read from ARM9 POSIX filehandle to ARM7
			case(IR_ARM7FS_Read):{
				uint32* fifomsg = (uint32*)data0;		//data1 == uint32 * fifomsg
				//Index 0 -- 4 used, do not use.
				u8* readbuf = (u8*)fifomsg[5];
				int readBufferSize = (int)fifomsg[6];
				int fileOffset = (int)fifomsg[7];
				switch(ARM7FS_HandleMethod){
					case(TGDS_ARM7FS_FILEHANDLEPOSIX):{
						int readSoFar = ARM7FS_ReadBuffer_ARM9CallbackPOSIX(readbuf, fileOffset, ARM7FS_TGDSFileDescriptorRead, readBufferSize);	//UpdateDPG_Audio();
					}
					break;
					case(TGDS_ARM7FS_TGDSFILEDESCRIPTOR):{
						int readSoFar = ARM7FS_ReadBuffer_ARM9TGDSFD(readbuf, fileOffset, ARM7FS_TGDSFileDescriptorRead, readBufferSize);
					}
					break;
				}
				
				coherent_user_range_by_size((uint32)readbuf, readBufferSize);
				fifomsg[7] = fifomsg[6] = fifomsg[5] = 0;
				setARM7FSIOStatus(ARM7FS_IOSTATUS_IDLE);
			}
			break;
			
			//ARM7 FS: write from ARM7 to ARM9 POSIX filehandle
			case(IR_ARM7FS_Save):{
				uint32* fifomsg = (uint32*)data0;		//data1 == uint32 * fifomsg
				//Index 0 -- 4 used, do not use.
				u8* readbuf = (u8*)fifomsg[5];
				int writeBufferSize = (int)fifomsg[6];
				int fileOffset = (int)fifomsg[7];
				coherent_user_range_by_size((uint32)readbuf, writeBufferSize);
				
				switch(ARM7FS_HandleMethod){
					case(TGDS_ARM7FS_FILEHANDLEPOSIX):{
						if(ARM7FS_TGDSFileDescriptorWrite != NULL){
							int writtenSoFar = ARM7FS_SaveBuffer_ARM9CallbackPOSIX(readbuf, fileOffset, ARM7FS_TGDSFileDescriptorWrite, writeBufferSize);
						}
					}
					break;
					case(TGDS_ARM7FS_TGDSFILEDESCRIPTOR):{
						if(ARM7FS_TGDSFileDescriptorWrite != NULL){
							int writtenSoFar = ARM7FS_SaveBuffer_ARM9TGDSFD(readbuf, fileOffset, ARM7FS_TGDSFileDescriptorWrite, writeBufferSize);
						}
					}
					break;
				}
				
				fifomsg[7] = fifomsg[6] = fifomsg[5] = 0;
				setARM7FSIOStatus(ARM7FS_IOSTATUS_IDLE);
			}
			break;
			
			case((uint32)TGDS_ARM7_PRINTF7):{
				uint32* fifomsg = (uint32*)data0;		//data0 == uint32 * fifomsg
				u8 * printfBufferShared = (u8 *)fifomsg[0];		//uint32 * printfBufferShared
				int * arm7ARGVBufferShared = (int *)fifomsg[1];
				int argvCount = (int)fifomsg[2];
				fifomsg[2] = fifomsg[1] = fifomsg[0] = 0;
				printf7(printfBufferShared, arm7ARGVBufferShared, argvCount);
			}
			break;
			
				//ARM7 DLDI implementation
				#ifdef ARM7_DLDI
				case(TGDS_DLDI_ARM7_INIT_OK):{
					//printf("DLDI 7 INIT OK!");
				}
				break;
				
				case(TGDS_DLDI_ARM7_INIT_ERROR):{
					//printf("DLDI 7 INIT ERROR!");
				}
				break;
				
				case(TGDS_DLDI_ARM7_STATUS_INIT):{
					
				}
				break;
				#endif
			
			//ARM7: Exception Handler
			case((uint32)EXCEPTION_ARM7):{
				switch((uint32)data0){
					case(generalARM7Exception):{
						exception_handler((uint32)generalARM7Exception);
					}
					break;
					case(unexpectedsysexit_7):{
						exception_handler((uint32)unexpectedsysexit_7);
					}
					break;
				}
			}
			break;
			//LID signaling open (ARM7 is hw triggered, but here, ARM9 is soft-triggered)
			case((uint32)FIFO_IRQ_LIDHASOPENED_SIGNAL):{
				screenLidHasOpenedhandlerUser();
			}
			break;
			case((uint32)FIFO_IRQ_LIDHASCLOSED_SIGNAL):{
				screenLidHasClosedhandlerUser();
			}
			break;
			
			case((uint32)FIFO_FLUSHSOUNDCONTEXT):{
				int curChannelFreed = (int)data0;
				flushSoundContext(curChannelFreed);
			}
			break;
			
			#endif
		}
		HandleFifoNotEmptyWeakRef(data1, data0);	//this one follows: cmd, value order
	}
}

//Note: u32* srcMemory must be in EWRAM in both cases

//Allows to read (EWRAM) memory from source ARM Core to destination ARM Core; IRQ Safe and blocking
//u32 * targetMemory == EWRAM Memory source buffer to copy -FROM- u32 * srcMemory
//u32 * srcMemory == External ARM Core Base Address
#ifdef ARM9
__attribute__((section(".itcm")))
#endif
void ReadMemoryExt(u32 * srcMemory, u32 * targetMemory, int bytesToRead){
	dmaFillWord(0, 0, (uint32)targetMemory, (uint32)bytesToRead);
	uint32 * fifomsg = (uint32 *)&TGDSIPC->fifoMesaggingQueue[0];
	fifomsg[0] = (uint32)srcMemory;
	fifomsg[1] = (uint32)targetMemory;
	fifomsg[2] = (uint32)bytesToRead;
	fifomsg[7] = (uint32)ARM7FS_IOSTATUS_BUSY;
	sendByteIPCIndirect(IPC_ARM7READMEMORY_REQBYIRQ);sendIPCIRQOnly();
	while((uint32)fifomsg[7] == (uint32)ARM7FS_IOSTATUS_BUSY){
		swiDelay(2);
	}
	#ifdef ARM9
	coherent_user_range_by_size((uint32)targetMemory, (sint32)bytesToRead);
	#endif
}

//Allows to save (EWRAM) memory from source ARM Core to destination ARM Core; IRQ Safe and blocking
//u32 * targetMemory == EWRAM Memory source buffer to copy -TO- u32 * srcMemory
//u32 * srcMemory == External ARM Core Base Address
#ifdef ARM9
__attribute__((section(".itcm")))
#endif
void SaveMemoryExt(u32 * srcMemory, u32 * targetMemory, int bytesToRead){
	#ifdef ARM9
	coherent_user_range_by_size((uint32)targetMemory, (sint32)bytesToRead);
	#endif
	uint32 * fifomsg = (uint32 *)&TGDSIPC->fifoMesaggingQueue[0];
	fifomsg[0] = (uint32)srcMemory;
	fifomsg[1] = (uint32)targetMemory;
	fifomsg[2] = (uint32)bytesToRead;
	fifomsg[7] = (uint32)ARM7FS_IOSTATUS_BUSY;
	sendByteIPCIndirect(IPC_ARM7SAVEMEMORY_REQBYIRQ);sendIPCIRQOnly();
	while((uint32)fifomsg[7] == (uint32)ARM7FS_IOSTATUS_BUSY){
		swiDelay(2);
	}
}
