set a(0-3422) {NAME asn(acc#8(0))#1 TYPE ASSIGN PAR 0-3421 XREFS 65796 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3430 {}}} SUCCS {{258 0 0-3430 {}}} CYCLES {}}
set a(0-3423) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-3421 XREFS 65797 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3430 {}}} SUCCS {{258 0 0-3430 {}}} CYCLES {}}
set a(0-3424) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-3421 XREFS 65798 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3430 {}}} SUCCS {{258 0 0-3430 {}}} CYCLES {}}
set a(0-3425) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-3421 XREFS 65799 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3430 {}}} SUCCS {{258 0 0-3430 {}}} CYCLES {}}
set a(0-3426) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-3421 XREFS 65800 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3430 {}}} SUCCS {{258 0 0-3430 {}}} CYCLES {}}
set a(0-3427) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-3421 XREFS 65801 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3430 {}}} SUCCS {{258 0 0-3430 {}}} CYCLES {}}
set a(0-3428) {NAME asn(blue_xy_previous(0))#1 TYPE ASSIGN PAR 0-3421 XREFS 65802 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3430 {}}} SUCCS {{258 0 0-3430 {}}} CYCLES {}}
set a(0-3429) {NAME asn(blue_xy_previous(1))#1 TYPE ASSIGN PAR 0-3421 XREFS 65803 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3430 {}}} SUCCS {{259 0 0-3430 {}}} CYCLES {}}
set a(0-3431) {NAME aif#44:aif:aif:asn(aif#44:land.sva#1) TYPE ASSIGN PAR 0-3430 XREFS 65804 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-3806 {}}} CYCLES {}}
set a(0-3432) {NAME aif#42:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-3430 XREFS 65805 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {} SUCCS {{258 0 0-3787 {}}} CYCLES {}}
set a(0-3433) {NAME aif#38:aif:aif:asn(aif#38:land.sva#1) TYPE ASSIGN PAR 0-3430 XREFS 65806 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-3811 {}}} CYCLES {}}
set a(0-3434) {NAME aif#36:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-3430 XREFS 65807 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3435) {NAME aif#34:aif:asn(land#10.sva#1) TYPE ASSIGN PAR 0-3430 XREFS 65808 LOC {0 0.9999999250000037 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {} SUCCS {{258 0 0-3736 {}}} CYCLES {}}
set a(0-3436) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-3430 XREFS 65809 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {} SUCCS {{258 0 0-3682 {}}} CYCLES {}}
set a(0-3437) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-3430 XREFS 65810 LOC {0 0.9999999250000037 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-3680 {}}} CYCLES {}}
set a(0-3438) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-3430 XREFS 65811 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 4 0.40364405481779725} PREDS {} SUCCS {{258 0 0-3647 {}}} CYCLES {}}
set a(0-3439) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-3430 XREFS 65812 LOC {0 0.9999999250000037 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {} SUCCS {{258 0 0-3645 {}}} CYCLES {}}
set a(0-3440) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-3430 XREFS 65813 LOC {0 0.9999999250000037 2 0.17517546624122668 2 0.17517546624122668 2 0.37788005610599723} PREDS {} SUCCS {{258 0 0-3612 {}}} CYCLES {}}
set a(0-3441) {NAME aif#17:aif#1:asn(land#4.sva#1) TYPE ASSIGN PAR 0-3430 XREFS 65814 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {} SUCCS {{258 0 0-3609 {}}} CYCLES {}}
set a(0-3442) {NAME aif#13:aif:aif:asn(aif#13:land.sva#1) TYPE ASSIGN PAR 0-3430 XREFS 65815 LOC {0 0.9999999250000037 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {} SUCCS {{258 0 0-3602 {}}} CYCLES {}}
set a(0-3443) {NAME acc:asn(acc#8(0).sva#2) TYPE ASSIGN PAR 0-3430 XREFS 65816 LOC {0 0.9999999250000037 2 0.18912839054358047 2 0.18912839054358047 3 0.4470618526469074} PREDS {} SUCCS {{258 0 0-3580 {}}} CYCLES {}}
set a(0-3444) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-3430 XREFS 65817 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {} SUCCS {{258 0 0-3577 {}}} CYCLES {}}
set a(0-3445) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-3430 XREFS 65818 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{258 0 0-3547 {}}} CYCLES {}}
set a(0-3446) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65819 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-3447 {}}} CYCLES {}}
set a(0-3447) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-3430 XREFS 65820 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-3446 {}}} SUCCS {{259 0 0-3448 {}}} CYCLES {}}
set a(0-3448) {NAME if:conc#3 TYPE CONCATENATE PAR 0-3430 XREFS 65821 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-3447 {}}} SUCCS {{258 0 0-3459 {}}} CYCLES {}}
set a(0-3449) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65822 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-3450 {}}} CYCLES {}}
set a(0-3450) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-3430 XREFS 65823 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-3449 {}}} SUCCS {{259 0 0-3451 {}}} CYCLES {}}
set a(0-3451) {NAME if:conc#4 TYPE CONCATENATE PAR 0-3430 XREFS 65824 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-3450 {}}} SUCCS {{258 0 0-3457 {}}} CYCLES {}}
set a(0-3452) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65825 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-3453 {}}} CYCLES {}}
set a(0-3453) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-3430 XREFS 65826 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-3452 {}}} SUCCS {{258 0 0-3456 {}}} CYCLES {}}
set a(0-3454) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65827 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-3455 {}}} CYCLES {}}
set a(0-3455) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-3430 XREFS 65828 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-3454 {}}} SUCCS {{259 0 0-3456 {}}} CYCLES {}}
set a(0-3456) {NAME if:conc#5 TYPE CONCATENATE PAR 0-3430 XREFS 65829 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-3453 {}} {259 0 0-3455 {}}} SUCCS {{259 0 0-3457 {}}} CYCLES {}}
set a(0-3457) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-3430 XREFS 65830 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-3451 {}} {259 0 0-3456 {}}} SUCCS {{259 0 0-3458 {}}} CYCLES {}}
set a(0-3458) {NAME if:slc TYPE READSLICE PAR 0-3430 XREFS 65831 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-3457 {}}} SUCCS {{259 0 0-3459 {}}} CYCLES {}}
set a(0-3459) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3430 XREFS 65832 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-3448 {}} {259 0 0-3458 {}}} SUCCS {{258 0 0-3474 {}}} CYCLES {}}
set a(0-3460) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65833 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-3461 {}}} CYCLES {}}
set a(0-3461) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-3430 XREFS 65834 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3460 {}}} SUCCS {{259 0 0-3462 {}}} CYCLES {}}
set a(0-3462) {NAME if:not#1 TYPE NOT PAR 0-3430 XREFS 65835 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3461 {}}} SUCCS {{259 0 0-3463 {}}} CYCLES {}}
set a(0-3463) {NAME if:conc#6 TYPE CONCATENATE PAR 0-3430 XREFS 65836 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3462 {}}} SUCCS {{259 0 0-3464 {}}} CYCLES {}}
set a(0-3464) {NAME if:conc TYPE CONCATENATE PAR 0-3430 XREFS 65837 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3463 {}}} SUCCS {{258 0 0-3472 {}}} CYCLES {}}
set a(0-3465) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65838 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-3466 {}}} CYCLES {}}
set a(0-3466) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-3430 XREFS 65839 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3465 {}}} SUCCS {{259 0 0-3467 {}}} CYCLES {}}
set a(0-3467) {NAME if:not#2 TYPE NOT PAR 0-3430 XREFS 65840 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3466 {}}} SUCCS {{259 0 0-3468 {}}} CYCLES {}}
set a(0-3468) {NAME if:conc#1 TYPE CONCATENATE PAR 0-3430 XREFS 65841 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3467 {}}} SUCCS {{258 0 0-3471 {}}} CYCLES {}}
set a(0-3469) {NAME asn#198 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65842 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-3470 {}}} CYCLES {}}
set a(0-3470) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-3430 XREFS 65843 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3469 {}}} SUCCS {{259 0 0-3471 {}}} CYCLES {}}
set a(0-3471) {NAME if:conc#7 TYPE CONCATENATE PAR 0-3430 XREFS 65844 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-3468 {}} {259 0 0-3470 {}}} SUCCS {{259 0 0-3472 {}}} CYCLES {}}
set a(0-3472) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-3430 XREFS 65845 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-3464 {}} {259 0 0-3471 {}}} SUCCS {{259 0 0-3473 {}}} CYCLES {}}
set a(0-3473) {NAME if:slc#1 TYPE READSLICE PAR 0-3430 XREFS 65846 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-3472 {}}} SUCCS {{259 0 0-3474 {}}} CYCLES {}}
set a(0-3474) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3430 XREFS 65847 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-3459 {}} {259 0 0-3473 {}}} SUCCS {{259 0 0-3475 {}} {258 0 0-3479 {}} {258 0 0-3480 {}} {258 0 0-3484 {}}} CYCLES {}}
set a(0-3475) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-3430 XREFS 65848 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-3474 {}}} SUCCS {{259 0 0-3476 {}}} CYCLES {}}
set a(0-3476) {NAME if:not#3 TYPE NOT PAR 0-3430 XREFS 65849 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-3475 {}}} SUCCS {{259 0 0-3477 {}}} CYCLES {}}
set a(0-3477) {NAME if:conc#2 TYPE CONCATENATE PAR 0-3430 XREFS 65850 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-3476 {}}} SUCCS {{259 0 0-3478 {}}} CYCLES {}}
set a(0-3478) {NAME if:conc#9 TYPE CONCATENATE PAR 0-3430 XREFS 65851 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-3477 {}}} SUCCS {{258 0 0-3482 {}}} CYCLES {}}
set a(0-3479) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-3430 XREFS 65852 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-3474 {}}} SUCCS {{258 0 0-3481 {}}} CYCLES {}}
set a(0-3480) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-3430 XREFS 65853 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-3474 {}}} SUCCS {{259 0 0-3481 {}}} CYCLES {}}
set a(0-3481) {NAME if:conc#10 TYPE CONCATENATE PAR 0-3430 XREFS 65854 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-3479 {}} {259 0 0-3480 {}}} SUCCS {{259 0 0-3482 {}}} CYCLES {}}
set a(0-3482) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3430 XREFS 65855 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-3478 {}} {259 0 0-3481 {}}} SUCCS {{259 0 0-3483 {}}} CYCLES {}}
set a(0-3483) {NAME if:slc#2 TYPE READSLICE PAR 0-3430 XREFS 65856 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-3482 {}}} SUCCS {{258 0 0-3486 {}}} CYCLES {}}
set a(0-3484) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-3430 XREFS 65857 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-3474 {}}} SUCCS {{259 0 0-3485 {}}} CYCLES {}}
set a(0-3485) {NAME if:conc#8 TYPE CONCATENATE PAR 0-3430 XREFS 65858 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-3484 {}}} SUCCS {{259 0 0-3486 {}}} CYCLES {}}
set a(0-3486) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-3430 XREFS 65859 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-3483 {}} {259 0 0-3485 {}}} SUCCS {{259 0 0-3487 {}} {258 0 0-3490 {}}} CYCLES {}}
set a(0-3487) {NAME slc(exs.imod) TYPE READSLICE PAR 0-3430 XREFS 65860 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-3486 {}}} SUCCS {{259 0 0-3488 {}}} CYCLES {}}
set a(0-3488) {NAME if:not TYPE NOT PAR 0-3430 XREFS 65861 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-3487 {}}} SUCCS {{259 0 0-3489 {}}} CYCLES {}}
set a(0-3489) {NAME if:xor TYPE XOR PAR 0-3430 XREFS 65862 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-3488 {}}} SUCCS {{259 0 0-3490 {}}} CYCLES {}}
set a(0-3490) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-3430 XREFS 65863 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.16742966121533853} PREDS {{258 0 0-3486 {}} {259 0 0-3489 {}}} SUCCS {{259 0 0-3491 {}} {258 0 0-3492 {}} {258 0 0-3493 {}} {258 0 0-3494 {}}} CYCLES {}}
set a(0-3491) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-3430 XREFS 65864 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{259 0 0-3490 {}}} SUCCS {{258 0 0-3495 {}}} CYCLES {}}
set a(0-3492) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-3430 XREFS 65865 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-3490 {}}} SUCCS {{258 0 0-3495 {}}} CYCLES {}}
set a(0-3493) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-3430 XREFS 65866 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-3490 {}}} SUCCS {{258 0 0-3495 {}}} CYCLES {}}
set a(0-3494) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-3430 XREFS 65867 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-3490 {}}} SUCCS {{259 0 0-3495 {}}} CYCLES {}}
set a(0-3495) {NAME or TYPE OR PAR 0-3430 XREFS 65868 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-3493 {}} {258 0 0-3492 {}} {258 0 0-3491 {}} {259 0 0-3494 {}}} SUCCS {{258 0 0-3497 {}} {258 0 0-3500 {}}} CYCLES {}}
set a(0-3496) {NAME asn#199 TYPE ASSIGN PAR 0-3430 XREFS 65869 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 3 0.2366116381694181} PREDS {{262 0 0-3816 {}}} SUCCS {{258 0 0-3498 {}} {256 0 0-3816 {}}} CYCLES {}}
set a(0-3497) {NAME exs TYPE SIGNEXTEND PAR 0-3430 XREFS 65870 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 3 0.2366116381694181} PREDS {{258 0 0-3495 {}}} SUCCS {{259 0 0-3498 {}}} CYCLES {}}
set a(0-3498) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3430 XREFS 65871 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 3 0.28583182949997027} PREDS {{258 0 0-3496 {}} {259 0 0-3497 {}}} SUCCS {{258 0 0-3579 {}} {258 0 0-3580 {}}} CYCLES {}}
set a(0-3499) {NAME asn#200 TYPE ASSIGN PAR 0-3430 XREFS 65872 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{262 0 0-3817 {}}} SUCCS {{258 0 0-3501 {}} {256 0 0-3817 {}}} CYCLES {}}
set a(0-3500) {NAME exs#6 TYPE SIGNEXTEND PAR 0-3430 XREFS 65873 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-3495 {}}} SUCCS {{259 0 0-3501 {}}} CYCLES {}}
set a(0-3501) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3430 XREFS 65874 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.2166500329590601} PREDS {{258 0 0-3499 {}} {259 0 0-3500 {}}} SUCCS {{258 0 0-3611 {}} {258 0 0-3612 {}}} CYCLES {}}
set a(0-3502) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65875 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3503 {}}} CYCLES {}}
set a(0-3503) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-3430 XREFS 65876 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3502 {}}} SUCCS {{259 0 0-3504 {}}} CYCLES {}}
set a(0-3504) {NAME asel TYPE SELECT PAR 0-3430 XREFS 65877 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3503 {}}} SUCCS {{146 0 0-3505 {}} {146 0 0-3506 {}} {146 0 0-3507 {}} {146 0 0-3508 {}} {146 0 0-3509 {}} {146 0 0-3510 {}} {146 0 0-3511 {}} {146 0 0-3512 {}} {146 0 0-3513 {}} {146 0 0-3514 {}} {146 0 0-3515 {}} {146 0 0-3516 {}} {146 0 0-3517 {}} {146 0 0-3518 {}} {146 0 0-3519 {}} {146 0 0-3520 {}} {146 0 0-3521 {}} {146 0 0-3522 {}} {146 0 0-3523 {}} {146 0 0-3524 {}} {146 0 0-3525 {}}} CYCLES {}}
set a(0-3505) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65878 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}}} SUCCS {{259 0 0-3506 {}}} CYCLES {}}
set a(0-3506) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-3430 XREFS 65879 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}} {259 0 0-3505 {}}} SUCCS {{258 0 0-3525 {}}} CYCLES {}}
set a(0-3507) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65880 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}}} SUCCS {{259 0 0-3508 {}}} CYCLES {}}
set a(0-3508) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-3430 XREFS 65881 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}} {259 0 0-3507 {}}} SUCCS {{258 0 0-3525 {}}} CYCLES {}}
set a(0-3509) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65882 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}}} SUCCS {{259 0 0-3510 {}}} CYCLES {}}
set a(0-3510) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-3430 XREFS 65883 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}} {259 0 0-3509 {}}} SUCCS {{258 0 0-3525 {}}} CYCLES {}}
set a(0-3511) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65884 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}}} SUCCS {{259 0 0-3512 {}}} CYCLES {}}
set a(0-3512) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-3430 XREFS 65885 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}} {259 0 0-3511 {}}} SUCCS {{258 0 0-3525 {}}} CYCLES {}}
set a(0-3513) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65886 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}}} SUCCS {{259 0 0-3514 {}}} CYCLES {}}
set a(0-3514) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-3430 XREFS 65887 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}} {259 0 0-3513 {}}} SUCCS {{258 0 0-3525 {}}} CYCLES {}}
set a(0-3515) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65888 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}}} SUCCS {{259 0 0-3516 {}}} CYCLES {}}
set a(0-3516) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-3430 XREFS 65889 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}} {259 0 0-3515 {}}} SUCCS {{258 0 0-3525 {}}} CYCLES {}}
set a(0-3517) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65890 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}}} SUCCS {{259 0 0-3518 {}}} CYCLES {}}
set a(0-3518) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-3430 XREFS 65891 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}} {259 0 0-3517 {}}} SUCCS {{258 0 0-3525 {}}} CYCLES {}}
set a(0-3519) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65892 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}}} SUCCS {{259 0 0-3520 {}}} CYCLES {}}
set a(0-3520) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-3430 XREFS 65893 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}} {259 0 0-3519 {}}} SUCCS {{258 0 0-3525 {}}} CYCLES {}}
set a(0-3521) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65894 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}}} SUCCS {{259 0 0-3522 {}}} CYCLES {}}
set a(0-3522) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-3430 XREFS 65895 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}} {259 0 0-3521 {}}} SUCCS {{258 0 0-3525 {}}} CYCLES {}}
set a(0-3523) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65896 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}}} SUCCS {{259 0 0-3524 {}}} CYCLES {}}
set a(0-3524) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-3430 XREFS 65897 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}} {259 0 0-3523 {}}} SUCCS {{259 0 0-3525 {}}} CYCLES {}}
set a(0-3525) {NAME aif:nor TYPE NOR PAR 0-3430 XREFS 65898 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3504 {}} {258 0 0-3522 {}} {258 0 0-3520 {}} {258 0 0-3518 {}} {258 0 0-3516 {}} {258 0 0-3514 {}} {258 0 0-3512 {}} {258 0 0-3510 {}} {258 0 0-3508 {}} {258 0 0-3506 {}} {259 0 0-3524 {}}} SUCCS {{258 0 0-3547 {}}} CYCLES {}}
set a(0-3526) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65899 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3527 {}}} CYCLES {}}
set a(0-3527) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-3430 XREFS 65900 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3526 {}}} SUCCS {{258 0 0-3546 {}}} CYCLES {}}
set a(0-3528) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65901 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3529 {}}} CYCLES {}}
set a(0-3529) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-3430 XREFS 65902 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3528 {}}} SUCCS {{258 0 0-3546 {}}} CYCLES {}}
set a(0-3530) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65903 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3531 {}}} CYCLES {}}
set a(0-3531) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-3430 XREFS 65904 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3530 {}}} SUCCS {{258 0 0-3546 {}}} CYCLES {}}
set a(0-3532) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65905 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3533 {}}} CYCLES {}}
set a(0-3533) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-3430 XREFS 65906 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3532 {}}} SUCCS {{258 0 0-3546 {}}} CYCLES {}}
set a(0-3534) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65907 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3535 {}}} CYCLES {}}
set a(0-3535) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-3430 XREFS 65908 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3534 {}}} SUCCS {{258 0 0-3546 {}}} CYCLES {}}
set a(0-3536) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65909 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3537 {}}} CYCLES {}}
set a(0-3537) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-3430 XREFS 65910 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3536 {}}} SUCCS {{258 0 0-3546 {}}} CYCLES {}}
set a(0-3538) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65911 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3539 {}}} CYCLES {}}
set a(0-3539) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-3430 XREFS 65912 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3538 {}}} SUCCS {{258 0 0-3546 {}}} CYCLES {}}
set a(0-3540) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65913 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3541 {}}} CYCLES {}}
set a(0-3541) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-3430 XREFS 65914 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3540 {}}} SUCCS {{258 0 0-3546 {}}} CYCLES {}}
set a(0-3542) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65915 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3543 {}}} CYCLES {}}
set a(0-3543) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-3430 XREFS 65916 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3542 {}}} SUCCS {{258 0 0-3546 {}}} CYCLES {}}
set a(0-3544) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65917 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3545 {}}} CYCLES {}}
set a(0-3545) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-3430 XREFS 65918 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3544 {}}} SUCCS {{259 0 0-3546 {}}} CYCLES {}}
set a(0-3546) {NAME if#1:nor TYPE NOR PAR 0-3430 XREFS 65919 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-3543 {}} {258 0 0-3541 {}} {258 0 0-3539 {}} {258 0 0-3537 {}} {258 0 0-3535 {}} {258 0 0-3533 {}} {258 0 0-3531 {}} {258 0 0-3529 {}} {258 0 0-3527 {}} {259 0 0-3545 {}}} SUCCS {{259 0 0-3547 {}}} CYCLES {}}
set a(0-3547) {NAME if#1:and TYPE AND PAR 0-3430 XREFS 65920 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-3525 {}} {258 0 0-3445 {}} {259 0 0-3546 {}}} SUCCS {{258 0 0-3549 {}} {258 0 0-3553 {}} {258 0 0-3557 {}} {258 0 0-3561 {}}} CYCLES {}}
set a(0-3548) {NAME asn#201 TYPE ASSIGN PAR 0-3430 XREFS 65921 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{262 0 0-3818 {}}} SUCCS {{258 0 0-3551 {}} {256 0 0-3818 {}}} CYCLES {}}
set a(0-3549) {NAME not#24 TYPE NOT PAR 0-3430 XREFS 65922 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{258 0 0-3547 {}}} SUCCS {{259 0 0-3550 {}}} CYCLES {}}
set a(0-3550) {NAME exs#7 TYPE SIGNEXTEND PAR 0-3430 XREFS 65923 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{259 0 0-3549 {}}} SUCCS {{259 0 0-3551 {}}} CYCLES {}}
set a(0-3551) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3430 XREFS 65924 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 3 0.6615773857126925} PREDS {{258 0 0-3548 {}} {259 0 0-3550 {}}} SUCCS {{258 0 0-3628 {}} {258 0 0-3629 {}} {258 0 0-3630 {}} {258 0 0-3631 {}} {258 0 0-3632 {}} {258 0 0-3633 {}} {258 0 0-3634 {}} {258 0 0-3635 {}} {258 0 0-3636 {}} {258 0 0-3637 {}} {258 0 0-3645 {}}} CYCLES {}}
set a(0-3552) {NAME asn#202 TYPE ASSIGN PAR 0-3430 XREFS 65925 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{262 0 0-3819 {}}} SUCCS {{258 0 0-3555 {}} {256 0 0-3819 {}}} CYCLES {}}
set a(0-3553) {NAME not#25 TYPE NOT PAR 0-3430 XREFS 65926 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{258 0 0-3547 {}}} SUCCS {{259 0 0-3554 {}}} CYCLES {}}
set a(0-3554) {NAME exs#8 TYPE SIGNEXTEND PAR 0-3430 XREFS 65927 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{259 0 0-3553 {}}} SUCCS {{259 0 0-3555 {}}} CYCLES {}}
set a(0-3555) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3430 XREFS 65928 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 3 0.6615773857126925} PREDS {{258 0 0-3552 {}} {259 0 0-3554 {}}} SUCCS {{258 0 0-3618 {}} {258 0 0-3619 {}} {258 0 0-3620 {}} {258 0 0-3621 {}} {258 0 0-3622 {}} {258 0 0-3623 {}} {258 0 0-3624 {}} {258 0 0-3625 {}} {258 0 0-3626 {}} {258 0 0-3627 {}} {258 0 0-3647 {}}} CYCLES {}}
set a(0-3556) {NAME asn#203 TYPE ASSIGN PAR 0-3430 XREFS 65929 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-3820 {}}} SUCCS {{258 0 0-3559 {}} {256 0 0-3820 {}}} CYCLES {}}
set a(0-3557) {NAME not#26 TYPE NOT PAR 0-3430 XREFS 65930 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-3547 {}}} SUCCS {{259 0 0-3558 {}}} CYCLES {}}
set a(0-3558) {NAME exs#9 TYPE SIGNEXTEND PAR 0-3430 XREFS 65931 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3557 {}}} SUCCS {{259 0 0-3559 {}}} CYCLES {}}
set a(0-3559) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3430 XREFS 65932 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-3556 {}} {259 0 0-3558 {}}} SUCCS {{258 0 0-3663 {}} {258 0 0-3664 {}} {258 0 0-3665 {}} {258 0 0-3666 {}} {258 0 0-3667 {}} {258 0 0-3668 {}} {258 0 0-3669 {}} {258 0 0-3670 {}} {258 0 0-3671 {}} {258 0 0-3672 {}} {258 0 0-3680 {}}} CYCLES {}}
set a(0-3560) {NAME asn#204 TYPE ASSIGN PAR 0-3430 XREFS 65933 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-3821 {}}} SUCCS {{258 0 0-3563 {}} {256 0 0-3821 {}}} CYCLES {}}
set a(0-3561) {NAME not TYPE NOT PAR 0-3430 XREFS 65934 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-3547 {}}} SUCCS {{259 0 0-3562 {}}} CYCLES {}}
set a(0-3562) {NAME exs#10 TYPE SIGNEXTEND PAR 0-3430 XREFS 65935 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3561 {}}} SUCCS {{259 0 0-3563 {}}} CYCLES {}}
set a(0-3563) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3430 XREFS 65936 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-3560 {}} {259 0 0-3562 {}}} SUCCS {{258 0 0-3653 {}} {258 0 0-3654 {}} {258 0 0-3655 {}} {258 0 0-3656 {}} {258 0 0-3657 {}} {258 0 0-3658 {}} {258 0 0-3659 {}} {258 0 0-3660 {}} {258 0 0-3661 {}} {258 0 0-3662 {}} {258 0 0-3682 {}}} CYCLES {}}
set a(0-3564) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65937 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 2 0.7950479602476019} PREDS {} SUCCS {{259 0 0-3565 {}}} CYCLES {}}
set a(0-3565) {NAME slc(vin)#3 TYPE READSLICE PAR 0-3430 XREFS 65938 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 2 0.7950479602476019} PREDS {{259 0 0-3564 {}}} SUCCS {{259 0 0-3566 {}}} CYCLES {}}
set a(0-3566) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 1 NAME if#2:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-3430 XREFS 65939 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7684492487470844 2 0.9999998121695561} PREDS {{259 0 0-3565 {}}} SUCCS {{259 0 0-3567 {}}} CYCLES {}}
set a(0-3567) {NAME slc TYPE READSLICE PAR 0-3430 XREFS 65940 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{259 0 0-3566 {}}} SUCCS {{259 0 0-3568 {}} {258 0 0-3576 {}}} CYCLES {}}
set a(0-3568) {NAME asel#3 TYPE SELECT PAR 0-3430 XREFS 65941 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{259 0 0-3567 {}}} SUCCS {{146 0 0-3569 {}} {146 0 0-3570 {}} {146 0 0-3571 {}} {146 0 0-3572 {}} {146 0 0-3573 {}} {146 0 0-3574 {}} {146 0 0-3575 {}}} CYCLES {}}
set a(0-3569) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65942 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{146 0 0-3568 {}}} SUCCS {{259 0 0-3570 {}}} CYCLES {}}
set a(0-3570) {NAME slc(vin)#4 TYPE READSLICE PAR 0-3430 XREFS 65943 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{146 0 0-3568 {}} {259 0 0-3569 {}}} SUCCS {{259 0 0-3571 {}}} CYCLES {}}
set a(0-3571) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-3430 XREFS 65944 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{146 0 0-3568 {}} {259 0 0-3570 {}}} SUCCS {{259 0 0-3572 {}}} CYCLES {}}
set a(0-3572) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-3430 XREFS 65945 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{146 0 0-3568 {}} {259 0 0-3571 {}}} SUCCS {{259 0 0-3573 {}}} CYCLES {}}
set a(0-3573) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 2 NAME aif#3:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-3430 XREFS 65946 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.9999997955950702 3 0.2858318313034684} PREDS {{146 0 0-3568 {}} {259 0 0-3572 {}}} SUCCS {{259 0 0-3574 {}}} CYCLES {}}
set a(0-3574) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-3430 XREFS 65947 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{146 0 0-3568 {}} {259 0 0-3573 {}}} SUCCS {{259 0 0-3575 {}}} CYCLES {}}
set a(0-3575) {NAME if#2:not#1 TYPE NOT PAR 0-3430 XREFS 65948 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{146 0 0-3568 {}} {259 0 0-3574 {}}} SUCCS {{258 0 0-3577 {}}} CYCLES {}}
set a(0-3576) {NAME if#2:not TYPE NOT PAR 0-3430 XREFS 65949 LOC {1 0.20495196475240177 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{258 0 0-3567 {}}} SUCCS {{259 0 0-3577 {}}} CYCLES {}}
set a(0-3577) {NAME if#2:and TYPE AND PAR 0-3430 XREFS 65950 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{258 0 0-3575 {}} {258 0 0-3444 {}} {259 0 0-3576 {}}} SUCCS {{259 0 0-3578 {}} {258 0 0-3580 {}}} CYCLES {}}
set a(0-3578) {NAME asel#7 TYPE SELECT PAR 0-3430 XREFS 65951 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{259 0 0-3577 {}}} SUCCS {{146 0 0-3579 {}}} CYCLES {}}
set a(0-3579) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-3430 XREFS 65952 LOC {2 0.0 2 0.027898498605075067 2 0.027898498605075067 2 0.1891282101304111 3 0.44706167223373805} PREDS {{146 0 0-3578 {}} {258 0 0-3498 {}}} SUCCS {{259 0 0-3580 {}}} CYCLES {}}
set a(0-3580) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3430 XREFS 65953 LOC {2 0.16122989193850543 2 0.18912839054358047 2 0.18912839054358047 2 0.2583100745844963 3 0.5162435366878232} PREDS {{258 0 0-3577 {}} {258 0 0-3498 {}} {258 0 0-3443 {}} {259 0 0-3579 {}}} SUCCS {{258 0 0-3613 {}} {258 0 0-3816 {}}} CYCLES {}}
set a(0-3581) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65954 LOC {1 0.0 1 0.2171015141449243 1 0.2171015141449243 1 0.3771722061413897} PREDS {} SUCCS {{259 0 0-3582 {}}} CYCLES {}}
set a(0-3582) {NAME slc(vin) TYPE READSLICE PAR 0-3430 XREFS 65955 LOC {1 0.0 1 0.2171015141449243 1 0.2171015141449243 1 0.3771722061413897} PREDS {{259 0 0-3581 {}}} SUCCS {{259 0 0-3583 {}}} CYCLES {}}
set a(0-3583) {NAME aif#11:not#1 TYPE NOT PAR 0-3430 XREFS 65956 LOC {1 0.0 1 0.2171015141449243 1 0.2171015141449243 1 0.3771722061413897} PREDS {{259 0 0-3582 {}}} SUCCS {{259 0 0-3584 {}}} CYCLES {}}
set a(0-3584) {NAME aif#11:conc TYPE CONCATENATE PAR 0-3430 XREFS 65957 LOC {1 0.0 1 0.2171015141449243 1 0.2171015141449243 1 0.3771722061413897} PREDS {{259 0 0-3583 {}}} SUCCS {{259 0 0-3585 {}}} CYCLES {}}
set a(0-3585) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 2 NAME aif#11:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-3430 XREFS 65958 LOC {1 0.0 1 0.2171015141449243 1 0.2171015141449243 1 0.44865194816246257 1 0.608722640158928} PREDS {{259 0 0-3584 {}}} SUCCS {{259 0 0-3586 {}}} CYCLES {}}
set a(0-3586) {NAME aif#11:slc TYPE READSLICE PAR 0-3430 XREFS 65959 LOC {1 0.23155056342247185 1 0.4486520775673961 1 0.4486520775673961 1 0.6087227695638615} PREDS {{259 0 0-3585 {}}} SUCCS {{259 0 0-3587 {}} {258 0 0-3601 {}}} CYCLES {}}
set a(0-3587) {NAME asel#13 TYPE SELECT PAR 0-3430 XREFS 65960 LOC {1 0.23155056342247185 1 0.4486520775673961 1 0.4486520775673961 1 0.6087227695638615} PREDS {{259 0 0-3586 {}}} SUCCS {{146 0 0-3588 {}} {146 0 0-3589 {}} {146 0 0-3590 {}} {130 0 0-3591 {}} {130 0 0-3592 {}}} CYCLES {}}
set a(0-3588) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65961 LOC {1 0.23155056342247185 1 0.4486520775673961 1 0.4486520775673961 1 0.6087227695638615} PREDS {{146 0 0-3587 {}}} SUCCS {{259 0 0-3589 {}}} CYCLES {}}
set a(0-3589) {NAME slc(vin)#5 TYPE READSLICE PAR 0-3430 XREFS 65962 LOC {1 0.23155056342247185 1 0.4486520775673961 1 0.4486520775673961 1 0.6087227695638615} PREDS {{146 0 0-3587 {}} {259 0 0-3588 {}}} SUCCS {{259 0 0-3590 {}}} CYCLES {}}
set a(0-3590) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 2 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-3430 XREFS 65963 LOC {1 0.23155056342247185 1 0.4486520775673961 1 0.4486520775673961 1 0.6087226147947765 1 0.7687933067912419} PREDS {{146 0 0-3587 {}} {259 0 0-3589 {}}} SUCCS {{259 0 0-3591 {}}} CYCLES {}}
set a(0-3591) {NAME aif#13:slc TYPE READSLICE PAR 0-3430 XREFS 65964 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{130 0 0-3587 {}} {259 0 0-3590 {}}} SUCCS {{259 0 0-3592 {}} {258 0 0-3600 {}}} CYCLES {}}
set a(0-3592) {NAME aif#13:asel TYPE SELECT PAR 0-3430 XREFS 65965 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{130 0 0-3587 {}} {259 0 0-3591 {}}} SUCCS {{146 0 0-3593 {}} {146 0 0-3594 {}} {146 0 0-3595 {}} {146 0 0-3596 {}} {146 0 0-3597 {}} {146 0 0-3598 {}} {146 0 0-3599 {}}} CYCLES {}}
set a(0-3593) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65966 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{146 0 0-3592 {}}} SUCCS {{259 0 0-3594 {}}} CYCLES {}}
set a(0-3594) {NAME slc(vin)#1 TYPE READSLICE PAR 0-3430 XREFS 65967 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{146 0 0-3592 {}} {259 0 0-3593 {}}} SUCCS {{259 0 0-3595 {}}} CYCLES {}}
set a(0-3595) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-3430 XREFS 65968 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{146 0 0-3592 {}} {259 0 0-3594 {}}} SUCCS {{259 0 0-3596 {}}} CYCLES {}}
set a(0-3596) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-3430 XREFS 65969 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{146 0 0-3592 {}} {259 0 0-3595 {}}} SUCCS {{259 0 0-3597 {}}} CYCLES {}}
set a(0-3597) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,9,0,9) AREA_SCORE 10.25 QUANTITY 1 NAME aif#13:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-3430 XREFS 65970 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.8399290466785108 1 0.9999997386749763} PREDS {{146 0 0-3592 {}} {259 0 0-3596 {}}} SUCCS {{259 0 0-3598 {}}} CYCLES {}}
set a(0-3598) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-3430 XREFS 65971 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{146 0 0-3592 {}} {259 0 0-3597 {}}} SUCCS {{259 0 0-3599 {}}} CYCLES {}}
set a(0-3599) {NAME if#3:not#1 TYPE NOT PAR 0-3430 XREFS 65972 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{146 0 0-3592 {}} {259 0 0-3598 {}}} SUCCS {{258 0 0-3602 {}}} CYCLES {}}
set a(0-3600) {NAME if#3:not TYPE NOT PAR 0-3430 XREFS 65973 LOC {1 0.3916212554189372 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{258 0 0-3591 {}}} SUCCS {{258 0 0-3602 {}}} CYCLES {}}
set a(0-3601) {NAME if#3:not#4 TYPE NOT PAR 0-3430 XREFS 65974 LOC {1 0.23155056342247185 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{258 0 0-3586 {}}} SUCCS {{259 0 0-3602 {}}} CYCLES {}}
set a(0-3602) {NAME if#3:and#1 TYPE AND PAR 0-3430 XREFS 65975 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{258 0 0-3600 {}} {258 0 0-3599 {}} {258 0 0-3442 {}} {259 0 0-3601 {}}} SUCCS {{259 0 0-3603 {}} {258 0 0-3609 {}}} CYCLES {}}
set a(0-3603) {NAME asel#17 TYPE SELECT PAR 0-3430 XREFS 65976 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{259 0 0-3602 {}}} SUCCS {{146 0 0-3604 {}} {146 0 0-3605 {}} {146 0 0-3606 {}} {146 0 0-3607 {}} {146 0 0-3608 {}}} CYCLES {}}
set a(0-3604) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 65977 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{146 0 0-3603 {}}} SUCCS {{259 0 0-3605 {}}} CYCLES {}}
set a(0-3605) {NAME slc(vin)#2 TYPE READSLICE PAR 0-3430 XREFS 65978 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{146 0 0-3603 {}} {259 0 0-3604 {}}} SUCCS {{259 0 0-3606 {}}} CYCLES {}}
set a(0-3606) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 2 NAME if#3:acc#3 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-3430 XREFS 65979 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 1 0.9999997702309188 2 0.2166500093984068} PREDS {{146 0 0-3603 {}} {259 0 0-3605 {}}} SUCCS {{259 0 0-3607 {}}} CYCLES {}}
set a(0-3607) {NAME aif#17:slc TYPE READSLICE PAR 0-3430 XREFS 65980 LOC {1 0.7828984108550795 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-3603 {}} {259 0 0-3606 {}}} SUCCS {{259 0 0-3608 {}}} CYCLES {}}
set a(0-3608) {NAME if#3:not#2 TYPE NOT PAR 0-3430 XREFS 65981 LOC {1 0.7828984108550795 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-3603 {}} {259 0 0-3607 {}}} SUCCS {{259 0 0-3609 {}}} CYCLES {}}
set a(0-3609) {NAME if#3:and#2 TYPE AND PAR 0-3430 XREFS 65982 LOC {1 0.7828984108550795 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{258 0 0-3602 {}} {258 0 0-3441 {}} {259 0 0-3608 {}}} SUCCS {{259 0 0-3610 {}} {258 0 0-3612 {}}} CYCLES {}}
set a(0-3610) {NAME sel#3 TYPE SELECT PAR 0-3430 XREFS 65983 LOC {1 0.7828984108550795 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{259 0 0-3609 {}}} SUCCS {{146 0 0-3611 {}}} CYCLES {}}
set a(0-3611) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-3430 XREFS 65984 LOC {2 0.0 2 0.013945574302721284 2 0.013945574302721284 2 0.1751752858280573 2 0.3778798756928278} PREDS {{146 0 0-3610 {}} {258 0 0-3501 {}}} SUCCS {{259 0 0-3612 {}}} CYCLES {}}
set a(0-3612) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3430 XREFS 65985 LOC {2 0.16122989193850543 2 0.17517546624122668 2 0.17517546624122668 2 0.2443571502821425 2 0.447061740146913} PREDS {{258 0 0-3609 {}} {258 0 0-3501 {}} {258 0 0-3440 {}} {259 0 0-3611 {}}} SUCCS {{258 0 0-3648 {}} {258 0 0-3817 {}}} CYCLES {}}
set a(0-3613) {NAME not#2 TYPE NOT PAR 0-3430 XREFS 65986 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.5162436491878176} PREDS {{258 0 0-3580 {}}} SUCCS {{259 0 0-3614 {}}} CYCLES {}}
set a(0-3614) {NAME conc TYPE CONCATENATE PAR 0-3430 XREFS 65987 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.5162436491878176} PREDS {{259 0 0-3613 {}}} SUCCS {{259 0 0-3615 {}}} CYCLES {}}
set a(0-3615) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3430 XREFS 65988 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.40364393330861154 3 0.6615773954119385} PREDS {{259 0 0-3614 {}}} SUCCS {{259 0 0-3616 {}}} CYCLES {}}
set a(0-3616) {NAME slc#2 TYPE READSLICE PAR 0-3430 XREFS 65989 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{259 0 0-3615 {}}} SUCCS {{259 0 0-3617 {}} {258 0 0-3644 {}} {258 0 0-3646 {}}} CYCLES {}}
set a(0-3617) {NAME sel#4 TYPE SELECT PAR 0-3430 XREFS 65990 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{259 0 0-3616 {}}} SUCCS {{146 0 0-3618 {}} {146 0 0-3619 {}} {146 0 0-3620 {}} {146 0 0-3621 {}} {146 0 0-3622 {}} {146 0 0-3623 {}} {146 0 0-3624 {}} {146 0 0-3625 {}} {146 0 0-3626 {}} {146 0 0-3627 {}} {146 0 0-3628 {}} {146 0 0-3629 {}} {146 0 0-3630 {}} {146 0 0-3631 {}} {146 0 0-3632 {}} {146 0 0-3633 {}} {146 0 0-3634 {}} {146 0 0-3635 {}} {146 0 0-3636 {}} {146 0 0-3637 {}} {130 0 0-3638 {}} {130 0 0-3639 {}}} CYCLES {}}
set a(0-3618) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-3430 XREFS 65991 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3555 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3619) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-3430 XREFS 65992 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3555 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3620) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-3430 XREFS 65993 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3555 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3621) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-3430 XREFS 65994 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3555 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3622) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-3430 XREFS 65995 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3555 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3623) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-3430 XREFS 65996 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3555 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3624) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-3430 XREFS 65997 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3555 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3625) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-3430 XREFS 65998 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3555 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3626) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-3430 XREFS 65999 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3555 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3627) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-3430 XREFS 66000 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3555 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3628) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-3430 XREFS 66001 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3551 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3629) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-3430 XREFS 66002 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3551 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3630) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-3430 XREFS 66003 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3551 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3631) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-3430 XREFS 66004 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3551 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3632) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-3430 XREFS 66005 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3551 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3633) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-3430 XREFS 66006 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3551 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3634) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-3430 XREFS 66007 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3551 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3635) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-3430 XREFS 66008 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3551 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3636) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-3430 XREFS 66009 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3551 {}}} SUCCS {{258 0 0-3638 {}}} CYCLES {}}
set a(0-3637) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-3430 XREFS 66010 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3617 {}} {258 0 0-3551 {}}} SUCCS {{259 0 0-3638 {}}} CYCLES {}}
set a(0-3638) {NAME if#4:if:nor TYPE NOR PAR 0-3430 XREFS 66011 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{130 0 0-3617 {}} {258 0 0-3636 {}} {258 0 0-3635 {}} {258 0 0-3634 {}} {258 0 0-3633 {}} {258 0 0-3632 {}} {258 0 0-3631 {}} {258 0 0-3630 {}} {258 0 0-3629 {}} {258 0 0-3628 {}} {258 0 0-3627 {}} {258 0 0-3626 {}} {258 0 0-3625 {}} {258 0 0-3624 {}} {258 0 0-3623 {}} {258 0 0-3622 {}} {258 0 0-3621 {}} {258 0 0-3620 {}} {258 0 0-3619 {}} {258 0 0-3618 {}} {259 0 0-3637 {}}} SUCCS {{259 0 0-3639 {}} {258 0 0-3644 {}} {258 0 0-3646 {}}} CYCLES {}}
set a(0-3639) {NAME if#4:sel TYPE SELECT PAR 0-3430 XREFS 66012 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{130 0 0-3617 {}} {259 0 0-3638 {}}} SUCCS {{146 0 0-3640 {}} {146 0 0-3641 {}} {146 0 0-3642 {}} {146 0 0-3643 {}}} CYCLES {}}
set a(0-3640) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 66013 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3639 {}}} SUCCS {{259 0 0-3641 {}}} CYCLES {}}
set a(0-3641) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-3430 XREFS 66014 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-3639 {}} {259 0 0-3640 {}}} SUCCS {{258 0 0-3645 {}}} CYCLES {}}
set a(0-3642) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 66015 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 4 0.40364405481779725} PREDS {{146 0 0-3639 {}}} SUCCS {{259 0 0-3643 {}}} CYCLES {}}
set a(0-3643) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-3430 XREFS 66016 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 4 0.40364405481779725} PREDS {{146 0 0-3639 {}} {259 0 0-3642 {}}} SUCCS {{258 0 0-3647 {}}} CYCLES {}}
set a(0-3644) {NAME and#6 TYPE AND PAR 0-3430 XREFS 66017 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{258 0 0-3616 {}} {258 0 0-3638 {}}} SUCCS {{259 0 0-3645 {}}} CYCLES {}}
set a(0-3645) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3430 XREFS 66018 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.47282573885871304 3 0.7307592009620401} PREDS {{258 0 0-3551 {}} {258 0 0-3641 {}} {258 0 0-3439 {}} {259 0 0-3644 {}}} SUCCS {{258 0 0-3686 {}} {258 0 0-3818 {}}} CYCLES {}}
set a(0-3646) {NAME and#7 TYPE AND PAR 0-3430 XREFS 66019 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 4 0.40364405481779725} PREDS {{258 0 0-3616 {}} {258 0 0-3638 {}}} SUCCS {{259 0 0-3647 {}}} CYCLES {}}
set a(0-3647) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3430 XREFS 66020 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 4 0.47282573885871304} PREDS {{258 0 0-3555 {}} {258 0 0-3643 {}} {258 0 0-3438 {}} {259 0 0-3646 {}}} SUCCS {{258 0 0-3765 {}} {258 0 0-3819 {}}} CYCLES {}}
set a(0-3648) {NAME not#3 TYPE NOT PAR 0-3430 XREFS 66021 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{258 0 0-3612 {}}} SUCCS {{259 0 0-3649 {}}} CYCLES {}}
set a(0-3649) {NAME conc#1 TYPE CONCATENATE PAR 0-3430 XREFS 66022 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{259 0 0-3648 {}}} SUCCS {{259 0 0-3650 {}}} CYCLES {}}
set a(0-3650) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3430 XREFS 66023 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.38969100900625775 2 0.5923955988710283} PREDS {{259 0 0-3649 {}}} SUCCS {{259 0 0-3651 {}}} CYCLES {}}
set a(0-3651) {NAME slc#3 TYPE READSLICE PAR 0-3430 XREFS 66024 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-3650 {}}} SUCCS {{259 0 0-3652 {}} {258 0 0-3679 {}} {258 0 0-3681 {}}} CYCLES {}}
set a(0-3652) {NAME sel#6 TYPE SELECT PAR 0-3430 XREFS 66025 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-3651 {}}} SUCCS {{146 0 0-3653 {}} {146 0 0-3654 {}} {146 0 0-3655 {}} {146 0 0-3656 {}} {146 0 0-3657 {}} {146 0 0-3658 {}} {146 0 0-3659 {}} {146 0 0-3660 {}} {146 0 0-3661 {}} {146 0 0-3662 {}} {146 0 0-3663 {}} {146 0 0-3664 {}} {146 0 0-3665 {}} {146 0 0-3666 {}} {146 0 0-3667 {}} {146 0 0-3668 {}} {146 0 0-3669 {}} {146 0 0-3670 {}} {146 0 0-3671 {}} {146 0 0-3672 {}} {130 0 0-3673 {}} {130 0 0-3674 {}}} CYCLES {}}
set a(0-3653) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-3430 XREFS 66026 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3563 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3654) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-3430 XREFS 66027 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3563 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3655) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-3430 XREFS 66028 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3563 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3656) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-3430 XREFS 66029 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3563 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3657) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-3430 XREFS 66030 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3563 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3658) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-3430 XREFS 66031 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3563 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3659) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-3430 XREFS 66032 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3563 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3660) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-3430 XREFS 66033 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3563 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3661) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-3430 XREFS 66034 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3563 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3662) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-3430 XREFS 66035 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3563 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3663) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-3430 XREFS 66036 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3559 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3664) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-3430 XREFS 66037 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3559 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3665) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-3430 XREFS 66038 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3559 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3666) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-3430 XREFS 66039 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3559 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3667) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-3430 XREFS 66040 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3559 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3668) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-3430 XREFS 66041 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3559 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3669) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-3430 XREFS 66042 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3559 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3670) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-3430 XREFS 66043 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3559 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3671) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-3430 XREFS 66044 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3559 {}}} SUCCS {{258 0 0-3673 {}}} CYCLES {}}
set a(0-3672) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-3430 XREFS 66045 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3652 {}} {258 0 0-3559 {}}} SUCCS {{259 0 0-3673 {}}} CYCLES {}}
set a(0-3673) {NAME if#6:if:nor TYPE NOR PAR 0-3430 XREFS 66046 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-3652 {}} {258 0 0-3671 {}} {258 0 0-3670 {}} {258 0 0-3669 {}} {258 0 0-3668 {}} {258 0 0-3667 {}} {258 0 0-3666 {}} {258 0 0-3665 {}} {258 0 0-3664 {}} {258 0 0-3663 {}} {258 0 0-3662 {}} {258 0 0-3661 {}} {258 0 0-3660 {}} {258 0 0-3659 {}} {258 0 0-3658 {}} {258 0 0-3657 {}} {258 0 0-3656 {}} {258 0 0-3655 {}} {258 0 0-3654 {}} {258 0 0-3653 {}} {259 0 0-3672 {}}} SUCCS {{259 0 0-3674 {}} {258 0 0-3679 {}} {258 0 0-3681 {}}} CYCLES {}}
set a(0-3674) {NAME if#6:sel TYPE SELECT PAR 0-3430 XREFS 66047 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-3652 {}} {259 0 0-3673 {}}} SUCCS {{146 0 0-3675 {}} {146 0 0-3676 {}} {146 0 0-3677 {}} {146 0 0-3678 {}}} CYCLES {}}
set a(0-3675) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 66048 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3674 {}}} SUCCS {{259 0 0-3676 {}}} CYCLES {}}
set a(0-3676) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-3430 XREFS 66049 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3674 {}} {259 0 0-3675 {}}} SUCCS {{258 0 0-3680 {}}} CYCLES {}}
set a(0-3677) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 66050 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-3674 {}}} SUCCS {{259 0 0-3678 {}}} CYCLES {}}
set a(0-3678) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-3430 XREFS 66051 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-3674 {}} {259 0 0-3677 {}}} SUCCS {{258 0 0-3682 {}}} CYCLES {}}
set a(0-3679) {NAME and#8 TYPE AND PAR 0-3430 XREFS 66052 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{258 0 0-3651 {}} {258 0 0-3673 {}}} SUCCS {{259 0 0-3680 {}}} CYCLES {}}
set a(0-3680) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3430 XREFS 66053 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.45887281455635925 2 0.6615774044211298} PREDS {{258 0 0-3559 {}} {258 0 0-3676 {}} {258 0 0-3437 {}} {259 0 0-3679 {}}} SUCCS {{258 0 0-3690 {}} {258 0 0-3691 {}} {258 0 0-3692 {}} {258 0 0-3693 {}} {258 0 0-3694 {}} {258 0 0-3695 {}} {258 0 0-3696 {}} {258 0 0-3697 {}} {258 0 0-3698 {}} {258 0 0-3699 {}} {258 0 0-3722 {}} {258 0 0-3724 {}} {258 0 0-3739 {}} {258 0 0-3820 {}}} CYCLES {}}
set a(0-3681) {NAME and#9 TYPE AND PAR 0-3430 XREFS 66054 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 3 0.4739936013003199} PREDS {{258 0 0-3651 {}} {258 0 0-3673 {}}} SUCCS {{259 0 0-3682 {}}} CYCLES {}}
set a(0-3682) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3430 XREFS 66055 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.5431752853412357} PREDS {{258 0 0-3563 {}} {258 0 0-3678 {}} {258 0 0-3436 {}} {259 0 0-3681 {}}} SUCCS {{258 0 0-3742 {}} {258 0 0-3821 {}}} CYCLES {}}
set a(0-3683) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 66056 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-3684 {}}} CYCLES {}}
set a(0-3684) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-3430 XREFS 66057 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3683 {}}} SUCCS {{259 0 0-3685 {}}} CYCLES {}}
set a(0-3685) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-3430 XREFS 66058 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3684 {}}} SUCCS {{258 0 0-3688 {}}} CYCLES {}}
set a(0-3686) {NAME deltax_square_red:not TYPE NOT PAR 0-3430 XREFS 66059 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {{258 0 0-3645 {}}} SUCCS {{259 0 0-3687 {}}} CYCLES {}}
set a(0-3687) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-3430 XREFS 66060 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3686 {}}} SUCCS {{259 0 0-3688 {}}} CYCLES {}}
set a(0-3688) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-3430 XREFS 66061 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.742066332834389 3 0.999999794937716} PREDS {{258 0 0-3685 {}} {259 0 0-3687 {}}} SUCCS {{259 0 0-3689 {}}} CYCLES {}}
set a(0-3689) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-3430 XREFS 66062 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-3688 {}}} SUCCS {{258 0 0-3750 {}} {258 0 0-3752 {}} {258 0 0-3758 {}}} CYCLES {}}
set a(0-3690) {NAME blue_xy:slc(blue_xy(0)) TYPE READSLICE PAR 0-3430 XREFS 66063 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3680 {}}} SUCCS {{258 0 0-3700 {}}} CYCLES {}}
set a(0-3691) {NAME blue_xy:slc(blue_xy(0))#1 TYPE READSLICE PAR 0-3430 XREFS 66064 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3680 {}}} SUCCS {{258 0 0-3700 {}}} CYCLES {}}
set a(0-3692) {NAME blue_xy:slc(blue_xy(0))#2 TYPE READSLICE PAR 0-3430 XREFS 66065 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3680 {}}} SUCCS {{258 0 0-3700 {}}} CYCLES {}}
set a(0-3693) {NAME blue_xy:slc(blue_xy(0))#3 TYPE READSLICE PAR 0-3430 XREFS 66066 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3680 {}}} SUCCS {{258 0 0-3700 {}}} CYCLES {}}
set a(0-3694) {NAME blue_xy:slc(blue_xy(0))#4 TYPE READSLICE PAR 0-3430 XREFS 66067 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3680 {}}} SUCCS {{258 0 0-3700 {}}} CYCLES {}}
set a(0-3695) {NAME blue_xy:slc(blue_xy(0))#5 TYPE READSLICE PAR 0-3430 XREFS 66068 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3680 {}}} SUCCS {{258 0 0-3700 {}}} CYCLES {}}
set a(0-3696) {NAME blue_xy:slc(blue_xy(0))#6 TYPE READSLICE PAR 0-3430 XREFS 66069 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3680 {}}} SUCCS {{258 0 0-3700 {}}} CYCLES {}}
set a(0-3697) {NAME blue_xy:slc(blue_xy(0))#7 TYPE READSLICE PAR 0-3430 XREFS 66070 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3680 {}}} SUCCS {{258 0 0-3700 {}}} CYCLES {}}
set a(0-3698) {NAME blue_xy:slc(blue_xy(0))#8 TYPE READSLICE PAR 0-3430 XREFS 66071 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3680 {}}} SUCCS {{258 0 0-3700 {}}} CYCLES {}}
set a(0-3699) {NAME blue_xy:slc(blue_xy(0))#9 TYPE READSLICE PAR 0-3430 XREFS 66072 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3680 {}}} SUCCS {{259 0 0-3700 {}}} CYCLES {}}
set a(0-3700) {NAME if#10:nor#1 TYPE NOR PAR 0-3430 XREFS 66073 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3698 {}} {258 0 0-3697 {}} {258 0 0-3696 {}} {258 0 0-3695 {}} {258 0 0-3694 {}} {258 0 0-3693 {}} {258 0 0-3692 {}} {258 0 0-3691 {}} {258 0 0-3690 {}} {259 0 0-3699 {}}} SUCCS {{258 0 0-3721 {}}} CYCLES {}}
set a(0-3701) {NAME if#10:asn TYPE ASSIGN PAR 0-3430 XREFS 66074 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3822 {}}} SUCCS {{259 0 0-3702 {}} {256 0 0-3822 {}}} CYCLES {}}
set a(0-3702) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-3430 XREFS 66075 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3701 {}}} SUCCS {{258 0 0-3721 {}}} CYCLES {}}
set a(0-3703) {NAME if#10:asn#1 TYPE ASSIGN PAR 0-3430 XREFS 66076 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3822 {}}} SUCCS {{259 0 0-3704 {}} {256 0 0-3822 {}}} CYCLES {}}
set a(0-3704) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-3430 XREFS 66077 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3703 {}}} SUCCS {{258 0 0-3721 {}}} CYCLES {}}
set a(0-3705) {NAME if#10:asn#2 TYPE ASSIGN PAR 0-3430 XREFS 66078 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3822 {}}} SUCCS {{259 0 0-3706 {}} {256 0 0-3822 {}}} CYCLES {}}
set a(0-3706) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-3430 XREFS 66079 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3705 {}}} SUCCS {{258 0 0-3721 {}}} CYCLES {}}
set a(0-3707) {NAME if#10:asn#3 TYPE ASSIGN PAR 0-3430 XREFS 66080 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3822 {}}} SUCCS {{259 0 0-3708 {}} {256 0 0-3822 {}}} CYCLES {}}
set a(0-3708) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-3430 XREFS 66081 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3707 {}}} SUCCS {{258 0 0-3721 {}}} CYCLES {}}
set a(0-3709) {NAME if#10:asn#4 TYPE ASSIGN PAR 0-3430 XREFS 66082 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3822 {}}} SUCCS {{259 0 0-3710 {}} {256 0 0-3822 {}}} CYCLES {}}
set a(0-3710) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-3430 XREFS 66083 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3709 {}}} SUCCS {{258 0 0-3721 {}}} CYCLES {}}
set a(0-3711) {NAME if#10:asn#5 TYPE ASSIGN PAR 0-3430 XREFS 66084 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3822 {}}} SUCCS {{259 0 0-3712 {}} {256 0 0-3822 {}}} CYCLES {}}
set a(0-3712) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-3430 XREFS 66085 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3711 {}}} SUCCS {{258 0 0-3721 {}}} CYCLES {}}
set a(0-3713) {NAME if#10:asn#6 TYPE ASSIGN PAR 0-3430 XREFS 66086 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3822 {}}} SUCCS {{259 0 0-3714 {}} {256 0 0-3822 {}}} CYCLES {}}
set a(0-3714) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-3430 XREFS 66087 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3713 {}}} SUCCS {{258 0 0-3721 {}}} CYCLES {}}
set a(0-3715) {NAME if#10:asn#7 TYPE ASSIGN PAR 0-3430 XREFS 66088 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3822 {}}} SUCCS {{259 0 0-3716 {}} {256 0 0-3822 {}}} CYCLES {}}
set a(0-3716) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-3430 XREFS 66089 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3715 {}}} SUCCS {{258 0 0-3721 {}}} CYCLES {}}
set a(0-3717) {NAME if#10:asn#8 TYPE ASSIGN PAR 0-3430 XREFS 66090 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3822 {}}} SUCCS {{259 0 0-3718 {}} {256 0 0-3822 {}}} CYCLES {}}
set a(0-3718) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-3430 XREFS 66091 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3717 {}}} SUCCS {{258 0 0-3721 {}}} CYCLES {}}
set a(0-3719) {NAME if#10:asn#9 TYPE ASSIGN PAR 0-3430 XREFS 66092 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3822 {}}} SUCCS {{259 0 0-3720 {}} {256 0 0-3822 {}}} CYCLES {}}
set a(0-3720) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-3430 XREFS 66093 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3719 {}}} SUCCS {{259 0 0-3721 {}}} CYCLES {}}
set a(0-3721) {NAME if#10:nor TYPE NOR PAR 0-3430 XREFS 66094 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3718 {}} {258 0 0-3716 {}} {258 0 0-3714 {}} {258 0 0-3712 {}} {258 0 0-3710 {}} {258 0 0-3708 {}} {258 0 0-3706 {}} {258 0 0-3704 {}} {258 0 0-3702 {}} {258 0 0-3700 {}} {259 0 0-3720 {}}} SUCCS {{258 0 0-3724 {}} {258 0 0-3738 {}} {258 0 0-3741 {}}} CYCLES {}}
set a(0-3722) {NAME deltax_blue:conc TYPE CONCATENATE PAR 0-3430 XREFS 66095 LOC {2 0.4449273527536324 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{258 0 0-3680 {}}} SUCCS {{258 0 0-3727 {}}} CYCLES {}}
set a(0-3723) {NAME asn#216 TYPE ASSIGN PAR 0-3430 XREFS 66096 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3822 {}}} SUCCS {{259 0 0-3724 {}} {256 0 0-3822 {}}} CYCLES {}}
set a(0-3724) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#13 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3430 XREFS 66097 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.5280546110972695 2 0.7307592009620401} PREDS {{258 0 0-3721 {}} {258 0 0-3680 {}} {259 0 0-3723 {}}} SUCCS {{259 0 0-3725 {}}} CYCLES {}}
set a(0-3725) {NAME deltax_blue:not TYPE NOT PAR 0-3430 XREFS 66098 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-3724 {}}} SUCCS {{259 0 0-3726 {}}} CYCLES {}}
set a(0-3726) {NAME deltax_blue:conc#2 TYPE CONCATENATE PAR 0-3430 XREFS 66099 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-3725 {}}} SUCCS {{259 0 0-3727 {}}} CYCLES {}}
set a(0-3727) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-3430 XREFS 66100 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7972952050729454 2 0.999999794937716} PREDS {{258 0 0-3722 {}} {259 0 0-3726 {}}} SUCCS {{259 0 0-3728 {}}} CYCLES {}}
set a(0-3728) {NAME deltax_blue:slc TYPE READSLICE PAR 0-3430 XREFS 66101 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-3727 {}}} SUCCS {{259 0 0-3729 {}} {258 0 0-3733 {}}} CYCLES {}}
set a(0-3729) {NAME if#11:slc(deltax_blue:acc.psp) TYPE READSLICE PAR 0-3430 XREFS 66102 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-3728 {}}} SUCCS {{259 0 0-3730 {}}} CYCLES {}}
set a(0-3730) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME if#11:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-3430 XREFS 66103 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 2 0.9999997871450408 3 0.36454356891785167} PREDS {{259 0 0-3729 {}}} SUCCS {{259 0 0-3731 {}}} CYCLES {}}
set a(0-3731) {NAME slc#5 TYPE READSLICE PAR 0-3430 XREFS 66104 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-3730 {}}} SUCCS {{259 0 0-3732 {}} {258 0 0-3736 {}}} CYCLES {}}
set a(0-3732) {NAME asel#34 TYPE SELECT PAR 0-3430 XREFS 66105 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-3731 {}}} SUCCS {{146 0 0-3733 {}} {146 0 0-3734 {}} {146 0 0-3735 {}}} CYCLES {}}
set a(0-3733) {NAME deltax_blue:not#1 TYPE NOT PAR 0-3430 XREFS 66106 LOC {2 0.9860543506972825 3 0.16183911690804417 3 0.16183911690804417 3 0.36454370677281467} PREDS {{146 0 0-3732 {}} {258 0 0-3728 {}}} SUCCS {{259 0 0-3734 {}}} CYCLES {}}
set a(0-3734) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 1 NAME aif#34:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-3430 XREFS 66107 LOC {3 0.0 3 0.16183911690804417 3 0.16183911690804417 3 0.38969098924733325 3 0.5923955791121038} PREDS {{146 0 0-3732 {}} {259 0 0-3733 {}}} SUCCS {{259 0 0-3735 {}}} CYCLES {}}
set a(0-3735) {NAME aif#34:slc TYPE READSLICE PAR 0-3430 XREFS 66108 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{146 0 0-3732 {}} {259 0 0-3734 {}}} SUCCS {{259 0 0-3736 {}}} CYCLES {}}
set a(0-3736) {NAME if#11:and TYPE AND PAR 0-3430 XREFS 66109 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-3731 {}} {258 0 0-3435 {}} {259 0 0-3735 {}}} SUCCS {{258 0 0-3738 {}} {258 0 0-3741 {}}} CYCLES {}}
set a(0-3737) {NAME asn#217 TYPE ASSIGN PAR 0-3430 XREFS 66110 LOC {2 0.2970338101483095 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{262 0 0-3822 {}}} SUCCS {{258 0 0-3739 {}} {256 0 0-3822 {}}} CYCLES {}}
set a(0-3738) {NAME or#3 TYPE OR PAR 0-3430 XREFS 66111 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-3736 {}} {258 0 0-3721 {}}} SUCCS {{259 0 0-3739 {}}} CYCLES {}}
set a(0-3739) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#15 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3430 XREFS 66112 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.45887281455635925 3 0.6615774044211298} PREDS {{258 0 0-3737 {}} {258 0 0-3680 {}} {259 0 0-3738 {}}} SUCCS {{258 0 0-3746 {}} {258 0 0-3822 {}}} CYCLES {}}
set a(0-3740) {NAME asn#218 TYPE ASSIGN PAR 0-3430 XREFS 66113 LOC {2 0.2970338101483095 3 0.9308181284590936 3 0.9308181284590936 4 0.40364405481779725} PREDS {{262 0 0-3823 {}}} SUCCS {{258 0 0-3742 {}} {256 0 0-3823 {}}} CYCLES {}}
set a(0-3741) {NAME or#4 TYPE OR PAR 0-3430 XREFS 66114 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 4 0.40364405481779725} PREDS {{258 0 0-3736 {}} {258 0 0-3721 {}}} SUCCS {{259 0 0-3742 {}}} CYCLES {}}
set a(0-3742) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#16 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3430 XREFS 66115 LOC {3 0.22785201360739932 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 4 0.47282573885871304} PREDS {{258 0 0-3740 {}} {258 0 0-3682 {}} {259 0 0-3741 {}}} SUCCS {{258 0 0-3792 {}} {258 0 0-3823 {}}} CYCLES {}}
set a(0-3743) {NAME asn#219 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 66116 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-3744 {}}} CYCLES {}}
set a(0-3744) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-3430 XREFS 66117 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3743 {}}} SUCCS {{259 0 0-3745 {}}} CYCLES {}}
set a(0-3745) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-3430 XREFS 66118 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3744 {}}} SUCCS {{258 0 0-3748 {}}} CYCLES {}}
set a(0-3746) {NAME deltax_square_blue:not TYPE NOT PAR 0-3430 XREFS 66119 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{258 0 0-3739 {}}} SUCCS {{259 0 0-3747 {}}} CYCLES {}}
set a(0-3747) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-3430 XREFS 66120 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3746 {}}} SUCCS {{259 0 0-3748 {}}} CYCLES {}}
set a(0-3748) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-3430 XREFS 66121 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.999999794937716} PREDS {{258 0 0-3745 {}} {259 0 0-3747 {}}} SUCCS {{259 0 0-3749 {}}} CYCLES {}}
set a(0-3749) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-3430 XREFS 66122 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-3748 {}}} SUCCS {{258 0 0-3777 {}} {258 0 0-3779 {}} {258 0 0-3785 {}}} CYCLES {}}
set a(0-3750) {NAME slc#8 TYPE READSLICE PAR 0-3430 XREFS 66123 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{258 0 0-3689 {}}} SUCCS {{259 0 0-3751 {}}} CYCLES {}}
set a(0-3751) {NAME asel#36 TYPE SELECT PAR 0-3430 XREFS 66124 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-3750 {}}} SUCCS {{146 0 0-3752 {}} {146 0 0-3753 {}} {146 0 0-3754 {}} {146 0 0-3755 {}} {146 0 0-3756 {}} {146 0 0-3757 {}}} CYCLES {}}
set a(0-3752) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-3430 XREFS 66125 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3751 {}} {258 0 0-3689 {}}} SUCCS {{259 0 0-3753 {}}} CYCLES {}}
set a(0-3753) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-3430 XREFS 66126 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3751 {}} {259 0 0-3752 {}}} SUCCS {{259 0 0-3754 {}}} CYCLES {}}
set a(0-3754) {NAME if#12:conc TYPE CONCATENATE PAR 0-3430 XREFS 66127 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3751 {}} {259 0 0-3753 {}}} SUCCS {{259 0 0-3755 {}}} CYCLES {}}
set a(0-3755) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#36:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-3430 XREFS 66128 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 2 0.9999997853612504 4 0.47282571171995413} PREDS {{146 0 0-3751 {}} {259 0 0-3754 {}}} SUCCS {{259 0 0-3756 {}}} CYCLES {}}
set a(0-3756) {NAME aif#36:slc TYPE READSLICE PAR 0-3430 XREFS 66129 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-3751 {}} {259 0 0-3755 {}}} SUCCS {{259 0 0-3757 {}}} CYCLES {}}
set a(0-3757) {NAME if#12:not TYPE NOT PAR 0-3430 XREFS 66130 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-3751 {}} {259 0 0-3756 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3758) {NAME slc#6 TYPE READSLICE PAR 0-3430 XREFS 66131 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.47282585135870747} PREDS {{258 0 0-3689 {}}} SUCCS {{259 0 0-3759 {}}} CYCLES {}}
set a(0-3759) {NAME if#12:not#2 TYPE NOT PAR 0-3430 XREFS 66132 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-3758 {}}} SUCCS {{259 0 0-3760 {}}} CYCLES {}}
set a(0-3760) {NAME if#12:and TYPE AND PAR 0-3430 XREFS 66133 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{258 0 0-3757 {}} {258 0 0-3434 {}} {259 0 0-3759 {}}} SUCCS {{259 0 0-3761 {}} {258 0 0-3811 {}}} CYCLES {}}
set a(0-3761) {NAME asel#38 TYPE SELECT PAR 0-3430 XREFS 66134 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-3760 {}}} SUCCS {{146 0 0-3762 {}} {146 0 0-3763 {}} {146 0 0-3764 {}} {146 0 0-3765 {}} {146 0 0-3766 {}} {146 0 0-3767 {}} {130 0 0-3768 {}} {146 0 0-3769 {}} {130 0 0-3770 {}}} CYCLES {}}
set a(0-3762) {NAME asn#220 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 66135 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3761 {}}} SUCCS {{259 0 0-3763 {}}} CYCLES {}}
set a(0-3763) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-3430 XREFS 66136 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3761 {}} {259 0 0-3762 {}}} SUCCS {{259 0 0-3764 {}}} CYCLES {}}
set a(0-3764) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-3430 XREFS 66137 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3761 {}} {259 0 0-3763 {}}} SUCCS {{258 0 0-3767 {}}} CYCLES {}}
set a(0-3765) {NAME deltay_square_red:not TYPE NOT PAR 0-3430 XREFS 66138 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3761 {}} {258 0 0-3647 {}}} SUCCS {{259 0 0-3766 {}}} CYCLES {}}
set a(0-3766) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-3430 XREFS 66139 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3761 {}} {259 0 0-3765 {}}} SUCCS {{259 0 0-3767 {}}} CYCLES {}}
set a(0-3767) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-3430 XREFS 66140 LOC {3 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 4 0.742066332834389} PREDS {{146 0 0-3761 {}} {258 0 0-3764 {}} {259 0 0-3766 {}}} SUCCS {{259 0 0-3768 {}}} CYCLES {}}
set a(0-3768) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-3430 XREFS 66141 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-3761 {}} {259 0 0-3767 {}}} SUCCS {{259 0 0-3769 {}} {258 0 0-3771 {}} {258 0 0-3808 {}}} CYCLES {}}
set a(0-3769) {NAME aif#38:slc#1 TYPE READSLICE PAR 0-3430 XREFS 66142 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3761 {}} {259 0 0-3768 {}}} SUCCS {{259 0 0-3770 {}}} CYCLES {}}
set a(0-3770) {NAME aif#38:asel TYPE SELECT PAR 0-3430 XREFS 66143 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-3761 {}} {259 0 0-3769 {}}} SUCCS {{146 0 0-3771 {}} {146 0 0-3772 {}} {146 0 0-3773 {}} {146 0 0-3774 {}} {146 0 0-3775 {}} {146 0 0-3776 {}}} CYCLES {}}
set a(0-3771) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-3430 XREFS 66144 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3770 {}} {258 0 0-3768 {}}} SUCCS {{259 0 0-3772 {}}} CYCLES {}}
set a(0-3772) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-3430 XREFS 66145 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3770 {}} {259 0 0-3771 {}}} SUCCS {{259 0 0-3773 {}}} CYCLES {}}
set a(0-3773) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-3430 XREFS 66146 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3770 {}} {259 0 0-3772 {}}} SUCCS {{259 0 0-3774 {}}} CYCLES {}}
set a(0-3774) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#38:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-3430 XREFS 66147 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 4 0.9999997853612504} PREDS {{146 0 0-3770 {}} {259 0 0-3773 {}}} SUCCS {{259 0 0-3775 {}}} CYCLES {}}
set a(0-3775) {NAME aif#38:aif:slc TYPE READSLICE PAR 0-3430 XREFS 66148 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-3770 {}} {259 0 0-3774 {}}} SUCCS {{259 0 0-3776 {}}} CYCLES {}}
set a(0-3776) {NAME if#12:not#1 TYPE NOT PAR 0-3430 XREFS 66149 LOC {3 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-3770 {}} {259 0 0-3775 {}}} SUCCS {{258 0 0-3811 {}}} CYCLES {}}
set a(0-3777) {NAME slc#9 TYPE READSLICE PAR 0-3430 XREFS 66150 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{258 0 0-3749 {}}} SUCCS {{259 0 0-3778 {}}} CYCLES {}}
set a(0-3778) {NAME asel#42 TYPE SELECT PAR 0-3430 XREFS 66151 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-3777 {}}} SUCCS {{146 0 0-3779 {}} {146 0 0-3780 {}} {146 0 0-3781 {}} {146 0 0-3782 {}} {146 0 0-3783 {}} {146 0 0-3784 {}}} CYCLES {}}
set a(0-3779) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-3430 XREFS 66152 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3778 {}} {258 0 0-3749 {}}} SUCCS {{259 0 0-3780 {}}} CYCLES {}}
set a(0-3780) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-3430 XREFS 66153 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3778 {}} {259 0 0-3779 {}}} SUCCS {{259 0 0-3781 {}}} CYCLES {}}
set a(0-3781) {NAME if#13:conc TYPE CONCATENATE PAR 0-3430 XREFS 66154 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3778 {}} {259 0 0-3780 {}}} SUCCS {{259 0 0-3782 {}}} CYCLES {}}
set a(0-3782) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#42:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-3430 XREFS 66155 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 4 0.47282571171995413} PREDS {{146 0 0-3778 {}} {259 0 0-3781 {}}} SUCCS {{259 0 0-3783 {}}} CYCLES {}}
set a(0-3783) {NAME aif#42:slc TYPE READSLICE PAR 0-3430 XREFS 66156 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-3778 {}} {259 0 0-3782 {}}} SUCCS {{259 0 0-3784 {}}} CYCLES {}}
set a(0-3784) {NAME if#13:not TYPE NOT PAR 0-3430 XREFS 66157 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-3778 {}} {259 0 0-3783 {}}} SUCCS {{258 0 0-3787 {}}} CYCLES {}}
set a(0-3785) {NAME slc#7 TYPE READSLICE PAR 0-3430 XREFS 66158 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.47282585135870747} PREDS {{258 0 0-3749 {}}} SUCCS {{259 0 0-3786 {}}} CYCLES {}}
set a(0-3786) {NAME if#13:not#2 TYPE NOT PAR 0-3430 XREFS 66159 LOC {3 0.566274421686279 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-3785 {}}} SUCCS {{259 0 0-3787 {}}} CYCLES {}}
set a(0-3787) {NAME if#13:and TYPE AND PAR 0-3430 XREFS 66160 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{258 0 0-3784 {}} {258 0 0-3432 {}} {259 0 0-3786 {}}} SUCCS {{259 0 0-3788 {}} {258 0 0-3806 {}}} CYCLES {}}
set a(0-3788) {NAME asel#44 TYPE SELECT PAR 0-3430 XREFS 66161 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-3787 {}}} SUCCS {{146 0 0-3789 {}} {146 0 0-3790 {}} {146 0 0-3791 {}} {146 0 0-3792 {}} {146 0 0-3793 {}} {146 0 0-3794 {}} {130 0 0-3795 {}} {146 0 0-3796 {}} {130 0 0-3797 {}}} CYCLES {}}
set a(0-3789) {NAME asn#221 TYPE {I/O_READ SIGNAL} PAR 0-3430 XREFS 66162 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3788 {}}} SUCCS {{259 0 0-3790 {}}} CYCLES {}}
set a(0-3790) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-3430 XREFS 66163 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3788 {}} {259 0 0-3789 {}}} SUCCS {{259 0 0-3791 {}}} CYCLES {}}
set a(0-3791) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-3430 XREFS 66164 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3788 {}} {259 0 0-3790 {}}} SUCCS {{258 0 0-3794 {}}} CYCLES {}}
set a(0-3792) {NAME deltay_square_blue:not TYPE NOT PAR 0-3430 XREFS 66165 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3788 {}} {258 0 0-3742 {}}} SUCCS {{259 0 0-3793 {}}} CYCLES {}}
set a(0-3793) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-3430 XREFS 66166 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3788 {}} {259 0 0-3792 {}}} SUCCS {{259 0 0-3794 {}}} CYCLES {}}
set a(0-3794) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-3430 XREFS 66167 LOC {4 0.0 4 0.47282585135870747 4 0.47282585135870747 4 0.742066332834389 4 0.742066332834389} PREDS {{146 0 0-3788 {}} {258 0 0-3791 {}} {259 0 0-3793 {}}} SUCCS {{259 0 0-3795 {}}} CYCLES {}}
set a(0-3795) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-3430 XREFS 66168 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-3788 {}} {259 0 0-3794 {}}} SUCCS {{259 0 0-3796 {}} {258 0 0-3798 {}} {258 0 0-3804 {}}} CYCLES {}}
set a(0-3796) {NAME aif#44:slc#1 TYPE READSLICE PAR 0-3430 XREFS 66169 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3788 {}} {259 0 0-3795 {}}} SUCCS {{259 0 0-3797 {}}} CYCLES {}}
set a(0-3797) {NAME aif#44:asel TYPE SELECT PAR 0-3430 XREFS 66170 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-3788 {}} {259 0 0-3796 {}}} SUCCS {{146 0 0-3798 {}} {146 0 0-3799 {}} {146 0 0-3800 {}} {146 0 0-3801 {}} {146 0 0-3802 {}} {146 0 0-3803 {}}} CYCLES {}}
set a(0-3798) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-3430 XREFS 66171 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3797 {}} {258 0 0-3795 {}}} SUCCS {{259 0 0-3799 {}}} CYCLES {}}
set a(0-3799) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-3430 XREFS 66172 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3797 {}} {259 0 0-3798 {}}} SUCCS {{259 0 0-3800 {}}} CYCLES {}}
set a(0-3800) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-3430 XREFS 66173 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3797 {}} {259 0 0-3799 {}}} SUCCS {{259 0 0-3801 {}}} CYCLES {}}
set a(0-3801) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#44:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-3430 XREFS 66174 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999997853612504 4 0.9999997853612504} PREDS {{146 0 0-3797 {}} {259 0 0-3800 {}}} SUCCS {{259 0 0-3802 {}}} CYCLES {}}
set a(0-3802) {NAME aif#44:aif:slc TYPE READSLICE PAR 0-3430 XREFS 66175 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-3797 {}} {259 0 0-3801 {}}} SUCCS {{259 0 0-3803 {}}} CYCLES {}}
set a(0-3803) {NAME if#13:not#1 TYPE NOT PAR 0-3430 XREFS 66176 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-3797 {}} {259 0 0-3802 {}}} SUCCS {{258 0 0-3806 {}}} CYCLES {}}
set a(0-3804) {NAME aif#44:slc TYPE READSLICE PAR 0-3430 XREFS 66177 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999999250000037} PREDS {{258 0 0-3795 {}}} SUCCS {{259 0 0-3805 {}}} CYCLES {}}
set a(0-3805) {NAME if#13:not#3 TYPE NOT PAR 0-3430 XREFS 66178 LOC {4 0.2692406115379694 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-3804 {}}} SUCCS {{259 0 0-3806 {}}} CYCLES {}}
set a(0-3806) {NAME if#13:and#2 TYPE AND PAR 0-3430 XREFS 66179 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3787 {}} {258 0 0-3803 {}} {258 0 0-3431 {}} {259 0 0-3805 {}}} SUCCS {{258 0 0-3810 {}} {258 0 0-3813 {}}} CYCLES {}}
set a(0-3807) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-3430 XREFS 66180 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-3807 {}} {80 0 0-3815 {}}} SUCCS {{260 0 0-3807 {}} {80 0 0-3815 {}}} CYCLES {}}
set a(0-3808) {NAME aif#38:slc TYPE READSLICE PAR 0-3430 XREFS 66181 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.9999999250000037} PREDS {{258 0 0-3768 {}}} SUCCS {{259 0 0-3809 {}}} CYCLES {}}
set a(0-3809) {NAME if#12:not#3 TYPE NOT PAR 0-3430 XREFS 66182 LOC {3 0.2692406115379694 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-3808 {}}} SUCCS {{258 0 0-3811 {}}} CYCLES {}}
set a(0-3810) {NAME not#19 TYPE NOT PAR 0-3430 XREFS 66183 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3806 {}}} SUCCS {{259 0 0-3811 {}}} CYCLES {}}
set a(0-3811) {NAME and#10 TYPE AND PAR 0-3430 XREFS 66184 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3760 {}} {258 0 0-3809 {}} {258 0 0-3776 {}} {258 0 0-3433 {}} {259 0 0-3810 {}}} SUCCS {{259 0 0-3812 {}}} CYCLES {}}
set a(0-3812) {NAME exs#4 TYPE SIGNEXTEND PAR 0-3430 XREFS 66185 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-3811 {}}} SUCCS {{258 0 0-3814 {}}} CYCLES {}}
set a(0-3813) {NAME exs#2 TYPE SIGNEXTEND PAR 0-3430 XREFS 66186 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3806 {}}} SUCCS {{259 0 0-3814 {}}} CYCLES {}}
set a(0-3814) {NAME conc#18 TYPE CONCATENATE PAR 0-3430 XREFS 66187 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3812 {}} {259 0 0-3813 {}}} SUCCS {{259 0 0-3815 {}}} CYCLES {}}
set a(0-3815) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-3430 XREFS 66188 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-3815 {}} {80 0 0-3807 {}} {259 0 0-3814 {}}} SUCCS {{80 0 0-3807 {}} {260 0 0-3815 {}}} CYCLES {}}
set a(0-3816) {NAME vin:asn(acc#8(0).sva) TYPE ASSIGN PAR 0-3430 XREFS 66189 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 4 0.2366116381694181} PREDS {{260 0 0-3816 {}} {256 0 0-3496 {}} {258 0 0-3580 {}}} SUCCS {{262 0 0-3496 {}} {260 0 0-3816 {}}} CYCLES {}}
set a(0-3817) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-3430 XREFS 66190 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 3 0.16742984162850794} PREDS {{260 0 0-3817 {}} {256 0 0-3499 {}} {258 0 0-3612 {}}} SUCCS {{262 0 0-3499 {}} {260 0 0-3817 {}}} CYCLES {}}
set a(0-3818) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-3430 XREFS 66191 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 4 0.6123571943821403} PREDS {{260 0 0-3818 {}} {256 0 0-3548 {}} {258 0 0-3645 {}}} SUCCS {{262 0 0-3548 {}} {260 0 0-3818 {}}} CYCLES {}}
set a(0-3819) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-3430 XREFS 66192 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 4 0.6123571943821403} PREDS {{260 0 0-3819 {}} {256 0 0-3552 {}} {258 0 0-3647 {}}} SUCCS {{262 0 0-3552 {}} {260 0 0-3819 {}}} CYCLES {}}
set a(0-3820) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-3430 XREFS 66193 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-3820 {}} {256 0 0-3556 {}} {258 0 0-3680 {}}} SUCCS {{262 0 0-3556 {}} {260 0 0-3820 {}}} CYCLES {}}
set a(0-3821) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-3430 XREFS 66194 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-3821 {}} {256 0 0-3560 {}} {258 0 0-3682 {}}} SUCCS {{262 0 0-3560 {}} {260 0 0-3821 {}}} CYCLES {}}
set a(0-3822) {NAME vin:asn(blue_xy_previous(0).sva) TYPE ASSIGN PAR 0-3430 XREFS 66195 LOC {3 0.2970338101483095 3 0.4588729270563537 3 0.4588729270563537 3 0.6615775169211242} PREDS {{260 0 0-3822 {}} {256 0 0-3701 {}} {256 0 0-3703 {}} {256 0 0-3705 {}} {256 0 0-3707 {}} {256 0 0-3709 {}} {256 0 0-3711 {}} {256 0 0-3713 {}} {256 0 0-3715 {}} {256 0 0-3717 {}} {256 0 0-3719 {}} {256 0 0-3723 {}} {256 0 0-3737 {}} {258 0 0-3739 {}}} SUCCS {{262 0 0-3701 {}} {262 0 0-3703 {}} {262 0 0-3705 {}} {262 0 0-3707 {}} {262 0 0-3709 {}} {262 0 0-3711 {}} {262 0 0-3713 {}} {262 0 0-3715 {}} {262 0 0-3717 {}} {262 0 0-3719 {}} {262 0 0-3723 {}} {262 0 0-3737 {}} {260 0 0-3822 {}}} CYCLES {}}
set a(0-3823) {NAME vin:asn(blue_xy_previous(1).sva) TYPE ASSIGN PAR 0-3430 XREFS 66196 LOC {3 0.2970338101483095 3 0.9999999250000037 3 0.9999999250000037 5 0.40364405481779725} PREDS {{260 0 0-3823 {}} {256 0 0-3740 {}} {258 0 0-3742 {}}} SUCCS {{262 0 0-3740 {}} {260 0 0-3823 {}}} CYCLES {}}
set a(0-3430) {CHI {0-3431 0-3432 0-3433 0-3434 0-3435 0-3436 0-3437 0-3438 0-3439 0-3440 0-3441 0-3442 0-3443 0-3444 0-3445 0-3446 0-3447 0-3448 0-3449 0-3450 0-3451 0-3452 0-3453 0-3454 0-3455 0-3456 0-3457 0-3458 0-3459 0-3460 0-3461 0-3462 0-3463 0-3464 0-3465 0-3466 0-3467 0-3468 0-3469 0-3470 0-3471 0-3472 0-3473 0-3474 0-3475 0-3476 0-3477 0-3478 0-3479 0-3480 0-3481 0-3482 0-3483 0-3484 0-3485 0-3486 0-3487 0-3488 0-3489 0-3490 0-3491 0-3492 0-3493 0-3494 0-3495 0-3496 0-3497 0-3498 0-3499 0-3500 0-3501 0-3502 0-3503 0-3504 0-3505 0-3506 0-3507 0-3508 0-3509 0-3510 0-3511 0-3512 0-3513 0-3514 0-3515 0-3516 0-3517 0-3518 0-3519 0-3520 0-3521 0-3522 0-3523 0-3524 0-3525 0-3526 0-3527 0-3528 0-3529 0-3530 0-3531 0-3532 0-3533 0-3534 0-3535 0-3536 0-3537 0-3538 0-3539 0-3540 0-3541 0-3542 0-3543 0-3544 0-3545 0-3546 0-3547 0-3548 0-3549 0-3550 0-3551 0-3552 0-3553 0-3554 0-3555 0-3556 0-3557 0-3558 0-3559 0-3560 0-3561 0-3562 0-3563 0-3564 0-3565 0-3566 0-3567 0-3568 0-3569 0-3570 0-3571 0-3572 0-3573 0-3574 0-3575 0-3576 0-3577 0-3578 0-3579 0-3580 0-3581 0-3582 0-3583 0-3584 0-3585 0-3586 0-3587 0-3588 0-3589 0-3590 0-3591 0-3592 0-3593 0-3594 0-3595 0-3596 0-3597 0-3598 0-3599 0-3600 0-3601 0-3602 0-3603 0-3604 0-3605 0-3606 0-3607 0-3608 0-3609 0-3610 0-3611 0-3612 0-3613 0-3614 0-3615 0-3616 0-3617 0-3618 0-3619 0-3620 0-3621 0-3622 0-3623 0-3624 0-3625 0-3626 0-3627 0-3628 0-3629 0-3630 0-3631 0-3632 0-3633 0-3634 0-3635 0-3636 0-3637 0-3638 0-3639 0-3640 0-3641 0-3642 0-3643 0-3644 0-3645 0-3646 0-3647 0-3648 0-3649 0-3650 0-3651 0-3652 0-3653 0-3654 0-3655 0-3656 0-3657 0-3658 0-3659 0-3660 0-3661 0-3662 0-3663 0-3664 0-3665 0-3666 0-3667 0-3668 0-3669 0-3670 0-3671 0-3672 0-3673 0-3674 0-3675 0-3676 0-3677 0-3678 0-3679 0-3680 0-3681 0-3682 0-3683 0-3684 0-3685 0-3686 0-3687 0-3688 0-3689 0-3690 0-3691 0-3692 0-3693 0-3694 0-3695 0-3696 0-3697 0-3698 0-3699 0-3700 0-3701 0-3702 0-3703 0-3704 0-3705 0-3706 0-3707 0-3708 0-3709 0-3710 0-3711 0-3712 0-3713 0-3714 0-3715 0-3716 0-3717 0-3718 0-3719 0-3720 0-3721 0-3722 0-3723 0-3724 0-3725 0-3726 0-3727 0-3728 0-3729 0-3730 0-3731 0-3732 0-3733 0-3734 0-3735 0-3736 0-3737 0-3738 0-3739 0-3740 0-3741 0-3742 0-3743 0-3744 0-3745 0-3746 0-3747 0-3748 0-3749 0-3750 0-3751 0-3752 0-3753 0-3754 0-3755 0-3756 0-3757 0-3758 0-3759 0-3760 0-3761 0-3762 0-3763 0-3764 0-3765 0-3766 0-3767 0-3768 0-3769 0-3770 0-3771 0-3772 0-3773 0-3774 0-3775 0-3776 0-3777 0-3778 0-3779 0-3780 0-3781 0-3782 0-3783 0-3784 0-3785 0-3786 0-3787 0-3788 0-3789 0-3790 0-3791 0-3792 0-3793 0-3794 0-3795 0-3796 0-3797 0-3798 0-3799 0-3800 0-3801 0-3802 0-3803 0-3804 0-3805 0-3806 0-3807 0-3808 0-3809 0-3810 0-3811 0-3812 0-3813 0-3814 0-3815 0-3816 0-3817 0-3818 0-3819 0-3820 0-3821 0-3822 0-3823} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 5 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 5.0 CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME main TYPE LOOP DELAY {40.00 ns} PAR 0-3421 XREFS 66197 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{258 0 0-3428 {}} {774 0 0-3430 {}} {258 0 0-3427 {}} {258 0 0-3426 {}} {258 0 0-3425 {}} {258 0 0-3424 {}} {258 0 0-3423 {}} {258 0 0-3422 {}} {259 0 0-3429 {}}} SUCCS {{772 0 0-3422 {}} {772 0 0-3423 {}} {772 0 0-3424 {}} {772 0 0-3425 {}} {772 0 0-3426 {}} {772 0 0-3427 {}} {772 0 0-3428 {}} {772 0 0-3429 {}} {774 0 0-3430 {}}} CYCLES {}}
set a(0-3421) {CHI {0-3422 0-3423 0-3424 0-3425 0-3426 0-3427 0-3428 0-3429 0-3430} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 5 TOTAL_CYCLES 5 NAME core:rlp TYPE LOOP DELAY {40.00 ns} PAR {} XREFS 66198 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-3421-TOTALCYCLES) {5}
set a(0-3421-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-3457 0-3486} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-3459 0-3474 0-3482 0-3615 0-3650} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-3472 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-3490 0-3579 0-3611} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-3498 0-3501} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-3551 0-3555 0-3559 0-3563} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,7) 0-3566 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-3573 0-3585} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-3580 0-3612} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,1,7) {0-3590 0-3606} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,9,0,9) 0-3597 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-3645 0-3647 0-3680 0-3682 0-3724 0-3739 0-3742} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-3688 0-3727 0-3748 0-3767 0-3794} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,4,1,10) 0-3730 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,6,1,12) 0-3734 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,7,1,11) {0-3755 0-3774 0-3782 0-3801} mgc_ioport.mgc_out_stdreg(4,8) 0-3807 mgc_ioport.mgc_out_stdreg(2,30) 0-3815}
set a(0-3421-PROC_NAME) {core}
set a(0-3421-HIER_NAME) {/markers/core}
set a(TOP) {0-3421}

