LIBRARY IEEE;
USE IEee.std_logic_1164.all;
use work.ee_232_packg.all;

entity mux_16_4 is 

port(x0, x1, x2, x3 : in std_logic_vector(3 downto 0);
s : in std_logic_vector(1 downto 0);
y : out std_logic_vector(3 downto 0)); 
end entity;

architecture func of mux_16_4 is
begin 
y <= x0 when "00",
	  x1 when "01"'
	  x2 when "02",
	  x3 when "03";
	  
end architecture;

