;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL 0, <402
	JMZ 102, #300
	SLT -36, 9
	ADD 10, 20
	JMZ <1, 2
	SPL 10, 207
	JMZ <1, 2
	SUB 0, -100
	JMZ <0, #2
	SUB 12, @10
	SUB @124, 106
	SUB @124, 106
	ADD 10, 20
	SUB 102, @300
	SUB 102, @300
	SUB @124, 106
	SUB -12, -4
	SUB -12, -4
	SUB -12, -4
	SUB -12, -0
	ADD #121, 106
	SUB 14, @10
	CMP 721, 1
	SUB 101, 0
	ADD 1, 20
	SPL 206, <101
	CMP 721, 1
	JMZ @270, @1
	ADD 30, 9
	SUB 101, 0
	JMZ 102, #300
	SPL 10, 20
	CMP @121, 103
	SUB @124, 106
	SUB @121, 103
	SUB 0, @0
	SUB 10, 0
	SUB 10, 0
	MOV -4, <-20
	DJN -1, @-20
	SUB @124, 106
	CMP -207, <-129
	SPL 0, <402
	SPL 0, <402
	MOV -4, <-20
	MOV -4, <-20
