# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_CMOS_FDD.srcs/sources_1/imports/Project_CMOS_FDD/AD80305_SPI_READ_WRITE.v"
verilog xil_defaultlib  "../../../project_CMOS_FDD.srcs/sources_1/imports/Project_CMOS_FDD/AD80305_CONFIG_PART1.v"
verilog xil_defaultlib  "../../../project_CMOS_FDD.srcs/SPI_INTF/new/Test4In.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
