;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	MOV 10, 0
	SUB #-0, <0
	MOV -1, <-20
	SUB #-0, <0
	SUB @121, 106
	SUB #72, @200
	SPL 105, 201
	SLT 5, -9
	SPL 105, 201
	ADD 210, 60
	SPL 105, 201
	SLT 2, @5
	SUB #0, <-0
	MOV -11, <-20
	DJN -1, @-20
	SUB #0, -0
	SPL <-127, 100
	JMP 72, 1
	MOV 10, 0
	SUB @12, @10
	SLT 5, -9
	SLT 5, -9
	SPL 105, 201
	SPL 0, <-2
	SLT 5, -9
	MOV 10, 0
	SPL 105, 201
	SUB @121, 906
	JMP 15, <50
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @90
	JMP <121, 106
	ADD 210, 60
	SUB @0, @2
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-126
	SPL 105, 201
	SPL 105, 201
	MOV 10, 0
	SPL 105, 201
	SPL 105, 201
