// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myFuncAccel,hls_ip_2018_3,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=4066,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=21,HLS_SYN_FF=4172,HLS_SYN_LUT=5098,HLS_VERSION=2018_3}" *)

module myFuncAccel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        size,
        dim,
        threshold,
        data0_req_din,
        data0_req_full_n,
        data0_req_write,
        data0_rsp_empty_n,
        data0_rsp_read,
        data0_address,
        data0_datain,
        data0_dataout,
        data0_size,
        data1_req_din,
        data1_req_full_n,
        data1_req_write,
        data1_rsp_empty_n,
        data1_rsp_read,
        data1_address,
        data1_datain,
        data1_dataout,
        data1_size,
        data2_req_din,
        data2_req_full_n,
        data2_req_write,
        data2_rsp_empty_n,
        data2_rsp_read,
        data2_address,
        data2_datain,
        data2_dataout,
        data2_size
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_pp0_stage0 = 14'd512;
parameter    ap_ST_fsm_pp0_stage1 = 14'd1024;
parameter    ap_ST_fsm_pp0_stage2 = 14'd2048;
parameter    ap_ST_fsm_pp0_stage3 = 14'd4096;
parameter    ap_ST_fsm_state46 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] size;
input  [31:0] dim;
input  [31:0] threshold;
output   data0_req_din;
input   data0_req_full_n;
output   data0_req_write;
input   data0_rsp_empty_n;
output   data0_rsp_read;
output  [31:0] data0_address;
input  [31:0] data0_datain;
output  [31:0] data0_dataout;
output  [31:0] data0_size;
output   data1_req_din;
input   data1_req_full_n;
output   data1_req_write;
input   data1_rsp_empty_n;
output   data1_rsp_read;
output  [31:0] data1_address;
input  [31:0] data1_datain;
output  [31:0] data1_dataout;
output  [31:0] data1_size;
output   data2_req_din;
input   data2_req_full_n;
output   data2_req_write;
input   data2_rsp_empty_n;
output   data2_rsp_read;
output  [31:0] data2_address;
input  [31:0] data2_datain;
output  [31:0] data2_dataout;
output  [31:0] data2_size;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data0_req_write;
reg data0_rsp_read;
reg[31:0] data0_address;
reg[31:0] data0_size;
reg data1_req_write;
reg data1_rsp_read;
reg data2_req_din;
reg data2_req_write;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] i_reg_319;
reg   [31:0] reg_379;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [31:0] grp_fu_370_p2;
reg   [31:0] reg_383;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] tmp_s_reg_1058;
reg    ap_block_state13_pp0_stage3_iter0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state17_pp0_stage3_iter1;
wire    ap_block_state21_pp0_stage3_iter2;
wire    ap_block_state25_pp0_stage3_iter3;
wire    ap_block_state29_pp0_stage3_iter4;
wire    ap_block_state33_pp0_stage3_iter5;
wire    ap_block_state37_pp0_stage3_iter6;
wire    ap_block_state41_pp0_stage3_iter7;
reg   [0:0] tmp_s_reg_1058_pp0_iter8_reg;
reg    ap_block_state45_pp0_stage3_iter8;
reg    ap_enable_reg_pp0_iter8;
reg    ap_block_pp0_stage3_11001;
reg   [0:0] tmp_s_reg_1058_pp0_iter7_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_block_state14_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state18_pp0_stage0_iter2;
wire    ap_block_state22_pp0_stage0_iter3;
wire    ap_block_state26_pp0_stage0_iter4;
wire    ap_block_state30_pp0_stage0_iter5;
wire    ap_block_state34_pp0_stage0_iter6;
wire    ap_block_state38_pp0_stage0_iter7;
reg    ap_block_state42_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state11_pp0_stage1_iter0;
reg   [0:0] tmp_s_reg_1058_pp0_iter1_reg;
reg    ap_block_state15_pp0_stage1_iter1;
wire    ap_block_state19_pp0_stage1_iter2;
wire    ap_block_state23_pp0_stage1_iter3;
wire    ap_block_state27_pp0_stage1_iter4;
wire    ap_block_state31_pp0_stage1_iter5;
wire    ap_block_state35_pp0_stage1_iter6;
wire    ap_block_state39_pp0_stage1_iter7;
reg    ap_block_state43_pp0_stage1_iter8;
reg    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state12_pp0_stage2_iter0;
reg    ap_block_state16_pp0_stage2_iter1;
wire    ap_block_state20_pp0_stage2_iter2;
wire    ap_block_state24_pp0_stage2_iter3;
wire    ap_block_state28_pp0_stage2_iter4;
wire    ap_block_state32_pp0_stage2_iter5;
wire    ap_block_state36_pp0_stage2_iter6;
wire    ap_block_state40_pp0_stage2_iter7;
reg    ap_block_state44_pp0_stage2_iter8;
reg    ap_block_pp0_stage2_11001;
wire   [0:0] tmp_fu_388_p2;
wire    ap_CS_fsm_state2;
wire   [2:0] z_1_fu_394_p2;
reg   [2:0] z_1_reg_939;
wire   [1:0] tmp_6_fu_400_p1;
reg   [1:0] tmp_6_reg_944;
wire   [3:0] tmp_1_fu_404_p3;
reg   [3:0] tmp_1_reg_951;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_15_fu_459_p2;
reg   [0:0] tmp_15_reg_968;
wire   [0:0] tmp_17_fu_472_p2;
reg   [0:0] tmp_17_reg_976;
wire   [0:0] tmp_19_fu_485_p2;
reg   [0:0] tmp_19_reg_986;
wire   [31:0] p_043_1_fu_490_p3;
reg   [31:0] p_043_1_reg_998;
wire   [31:0] p_144_1_fu_506_p3;
reg   [31:0] p_144_1_reg_1003;
wire   [31:0] p_245_1_fu_514_p3;
reg   [31:0] p_245_1_reg_1008;
wire   [31:0] p_346_1_fu_538_p3;
reg   [31:0] p_346_1_reg_1013;
wire   [31:0] p_072_1_fu_560_p3;
reg   [31:0] p_072_1_reg_1018;
wire   [31:0] p_173_1_fu_574_p3;
reg   [31:0] p_173_1_reg_1023;
wire   [31:0] p_274_1_fu_581_p3;
reg   [31:0] p_274_1_reg_1028;
wire   [31:0] p_375_1_fu_602_p3;
reg   [31:0] p_375_1_reg_1033;
wire   [31:0] p_0101_1_fu_623_p3;
wire    ap_CS_fsm_state9;
wire   [31:0] p_1102_1_fu_637_p3;
wire   [31:0] p_2103_1_fu_644_p3;
wire   [31:0] p_3104_1_fu_665_p3;
wire   [0:0] tmp_s_fu_672_p2;
reg   [0:0] tmp_s_reg_1058_pp0_iter2_reg;
reg   [0:0] tmp_s_reg_1058_pp0_iter3_reg;
reg   [0:0] tmp_s_reg_1058_pp0_iter4_reg;
reg   [0:0] tmp_s_reg_1058_pp0_iter5_reg;
reg   [0:0] tmp_s_reg_1058_pp0_iter6_reg;
wire   [9:0] i_1_fu_678_p2;
reg   [9:0] i_1_reg_1062;
wire   [11:0] tmp_7_fu_684_p3;
reg   [11:0] tmp_7_reg_1067;
reg   [31:0] data2_addr_reg_1072;
reg   [31:0] data2_addr_reg_1072_pp0_iter1_reg;
reg   [31:0] data2_addr_reg_1072_pp0_iter2_reg;
reg   [31:0] data2_addr_reg_1072_pp0_iter3_reg;
reg   [31:0] data2_addr_reg_1072_pp0_iter4_reg;
reg   [31:0] data2_addr_reg_1072_pp0_iter5_reg;
reg   [31:0] data2_addr_reg_1072_pp0_iter6_reg;
reg   [31:0] data2_addr_reg_1072_pp0_iter7_reg;
reg   [31:0] data1_addr_read_reg_1083;
reg   [31:0] data1_addr_read_1_reg_1111;
reg   [31:0] data1_addr_read_2_reg_1119;
reg   [31:0] data1_addr_read_3_reg_1127;
wire   [31:0] grp_fu_342_p2;
reg   [31:0] tmp_9_reg_1135;
wire   [31:0] grp_fu_346_p2;
reg   [31:0] tmp_24_1_reg_1140;
wire   [31:0] grp_fu_350_p2;
reg   [31:0] tmp_24_2_reg_1145;
wire   [31:0] grp_fu_354_p2;
reg   [31:0] tmp_24_3_reg_1150;
reg   [31:0] tmp_10_reg_1155;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] tmp_25_1_reg_1160;
reg   [31:0] tmp_25_2_reg_1165;
reg   [31:0] tmp_25_3_reg_1170;
reg   [31:0] tmp_12_reg_1175;
reg   [31:0] tmp_12_reg_1175_pp0_iter3_reg;
reg   [31:0] tmp_27_1_reg_1180;
reg   [31:0] tmp_27_1_reg_1180_pp0_iter3_reg;
reg   [31:0] tmp_27_2_reg_1185;
reg   [31:0] tmp_27_2_reg_1185_pp0_iter3_reg;
reg   [31:0] tmp_27_3_reg_1190;
reg   [31:0] tmp_27_3_reg_1190_pp0_iter3_reg;
reg   [31:0] tmp_20_reg_1195;
reg   [31:0] tmp_20_reg_1195_pp0_iter3_reg;
reg   [31:0] tmp_20_reg_1195_pp0_iter4_reg;
reg   [31:0] tmp_29_1_reg_1200;
reg   [31:0] tmp_29_1_reg_1200_pp0_iter3_reg;
reg   [31:0] tmp_29_1_reg_1200_pp0_iter4_reg;
reg   [31:0] tmp_29_2_reg_1205;
reg   [31:0] tmp_29_2_reg_1205_pp0_iter3_reg;
reg   [31:0] tmp_29_2_reg_1205_pp0_iter4_reg;
reg   [31:0] tmp_29_3_reg_1210;
reg   [31:0] tmp_29_3_reg_1210_pp0_iter3_reg;
reg   [31:0] tmp_29_3_reg_1210_pp0_iter4_reg;
wire   [31:0] grp_fu_330_p2;
reg   [31:0] tmp_11_reg_1215;
reg    ap_enable_reg_pp0_iter3;
wire   [31:0] grp_fu_334_p2;
reg   [31:0] tmp_26_1_reg_1220;
wire   [31:0] grp_fu_338_p2;
reg   [31:0] tmp_26_2_reg_1225;
reg   [31:0] tmp_26_3_reg_1230;
reg   [31:0] tmp_13_reg_1235;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] tmp_28_1_reg_1240;
reg   [31:0] tmp_28_2_reg_1245;
reg   [31:0] tmp_28_3_reg_1250;
reg   [31:0] tmp_21_reg_1255;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] tmp_21_reg_1255_pp0_iter6_reg;
wire   [0:0] grp_fu_374_p2;
reg   [0:0] tmp_25_reg_1262;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] tmp_30_1_reg_1267;
reg   [31:0] tmp_30_1_reg_1267_pp0_iter7_reg;
reg   [31:0] tmp_30_2_reg_1274;
reg   [31:0] tmp_30_2_reg_1274_pp0_iter7_reg;
reg   [31:0] tmp_30_3_reg_1281;
reg   [31:0] tmp_30_3_reg_1281_pp0_iter7_reg;
wire   [0:0] tmp_56_fu_805_p2;
reg   [0:0] tmp_56_reg_1288;
reg   [0:0] tmp_49_reg_1293;
wire   [0:0] tmp_57_fu_892_p2;
reg   [0:0] tmp_57_reg_1298;
wire   [31:0] tmp_14_fu_902_p3;
reg   [31:0] tmp_14_reg_1303;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state10;
reg    ap_block_pp0_stage3_subdone;
reg   [31:0] p_3104_s_reg_164;
reg   [31:0] p_2103_s_reg_176;
reg   [31:0] p_1102_s_reg_188;
reg   [31:0] p_0101_s_reg_200;
reg   [31:0] p_375_s_reg_212;
reg   [31:0] p_274_s_reg_224;
reg   [31:0] p_173_s_reg_236;
reg   [31:0] p_072_s_reg_248;
reg   [31:0] p_346_s_reg_260;
reg   [31:0] p_245_s_reg_272;
reg   [31:0] p_144_s_reg_284;
reg   [31:0] p_043_s_reg_296;
reg   [2:0] z_reg_308;
reg   [9:0] ap_phi_mux_i_phi_fu_323_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_2_fu_412_p1;
wire   [63:0] tmp_5_fu_448_p1;
wire   [63:0] tmp_8_fu_692_p1;
wire    ap_block_pp0_stage1;
reg   [31:0] p_0_s_fu_104;
reg   [31:0] p_1_s_fu_108;
reg   [31:0] p_2_s_fu_112;
reg   [31:0] p_3_s_fu_116;
reg   [31:0] grp_fu_330_p0;
reg   [31:0] grp_fu_330_p1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
reg   [31:0] grp_fu_334_p0;
reg   [31:0] grp_fu_334_p1;
reg   [31:0] grp_fu_338_p0;
reg   [31:0] grp_fu_338_p1;
reg   [31:0] grp_fu_342_p0;
reg   [31:0] grp_fu_342_p1;
reg   [31:0] grp_fu_346_p0;
reg   [31:0] grp_fu_346_p1;
reg   [31:0] grp_fu_350_p0;
reg   [31:0] grp_fu_350_p1;
reg   [31:0] grp_fu_354_p0;
reg   [31:0] grp_fu_354_p1;
reg   [31:0] grp_fu_370_p0;
reg   [31:0] grp_fu_370_p1;
reg   [31:0] grp_fu_374_p0;
wire   [3:0] tmp_4_fu_443_p2;
wire   [31:0] tmp_16_fu_464_p3;
wire   [31:0] tmp_18_fu_477_p3;
wire   [31:0] tmp_30_fu_498_p3;
wire   [31:0] tmp_31_fu_522_p3;
wire   [31:0] tmp_32_fu_530_p3;
wire   [31:0] tmp_33_fu_546_p3;
wire   [31:0] tmp_34_fu_553_p3;
wire   [31:0] tmp_35_fu_567_p3;
wire   [31:0] tmp_36_fu_588_p3;
wire   [31:0] tmp_37_fu_595_p3;
wire   [31:0] tmp_38_fu_609_p3;
wire   [31:0] tmp_39_fu_616_p3;
wire   [31:0] tmp_40_fu_630_p3;
wire   [31:0] tmp_41_fu_651_p3;
wire   [31:0] tmp_42_fu_658_p3;
wire   [31:0] tmp_27_to_int_fu_724_p1;
wire   [7:0] tmp_22_fu_727_p4;
wire   [22:0] tmp_23_fu_737_p1;
wire   [0:0] notrhs_fu_747_p2;
wire   [0:0] notlhs_fu_741_p2;
wire   [0:0] tmp_24_fu_753_p2;
wire   [31:0] tmp_30_1_to_int_fu_764_p1;
wire   [7:0] tmp_27_fu_767_p4;
wire   [22:0] tmp_28_fu_777_p1;
wire   [0:0] notrhs7_fu_787_p2;
wire   [0:0] notlhs6_fu_781_p2;
wire   [0:0] tmp_43_fu_793_p2;
wire   [0:0] tmp_45_fu_799_p2;
wire   [0:0] tmp_26_fu_759_p2;
wire   [31:0] tmp_30_2_to_int_fu_811_p1;
wire   [7:0] tmp_46_fu_814_p4;
wire   [22:0] tmp_47_fu_824_p1;
wire   [0:0] notrhs9_fu_834_p2;
wire   [0:0] notlhs8_fu_828_p2;
wire   [0:0] tmp_48_fu_840_p2;
wire   [31:0] tmp_30_3_to_int_fu_851_p1;
wire   [7:0] tmp_51_fu_854_p4;
wire   [22:0] tmp_52_fu_864_p1;
wire   [0:0] notrhs1_fu_874_p2;
wire   [0:0] notlhs1_fu_868_p2;
wire   [0:0] tmp_53_fu_880_p2;
wire   [0:0] tmp_55_fu_886_p2;
wire   [0:0] tmp_50_fu_846_p2;
wire   [0:0] tmp_58_fu_898_p2;
reg    grp_fu_330_ce;
reg    grp_fu_334_ce;
reg    grp_fu_338_ce;
reg    grp_fu_342_ce;
reg    grp_fu_346_ce;
reg    grp_fu_350_ce;
reg    grp_fu_354_ce;
reg    grp_fu_370_ce;
reg    ap_block_pp0_stage0_00001;
reg    ap_block_pp0_stage1_00001;
reg    ap_block_pp0_stage2_00001;
reg    ap_block_pp0_stage3_00001;
wire    ap_CS_fsm_state46;
reg   [13:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_330_p0),
    .din1(grp_fu_330_p1),
    .ce(grp_fu_330_ce),
    .dout(grp_fu_330_p2)
);

myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_334_p0),
    .din1(grp_fu_334_p1),
    .ce(grp_fu_334_ce),
    .dout(grp_fu_334_p2)
);

myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_338_p0),
    .din1(grp_fu_338_p1),
    .ce(grp_fu_338_ce),
    .dout(grp_fu_338_p2)
);

myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_342_p0),
    .din1(grp_fu_342_p1),
    .ce(grp_fu_342_ce),
    .dout(grp_fu_342_p2)
);

myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_346_p0),
    .din1(grp_fu_346_p1),
    .ce(grp_fu_346_ce),
    .dout(grp_fu_346_p2)
);

myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_350_p0),
    .din1(grp_fu_350_p1),
    .ce(grp_fu_350_ce),
    .dout(grp_fu_350_p2)
);

myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_354_p0),
    .din1(grp_fu_354_p1),
    .ce(grp_fu_354_ce),
    .dout(grp_fu_354_p2)
);

myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_370_p0),
    .din1(grp_fu_370_p1),
    .ce(grp_fu_370_ce),
    .dout(grp_fu_370_p2)
);

myFuncAccel_fcmp_32ns_32ns_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
myFuncAccel_fcmp_32ns_32ns_1_1_1_U9(
    .din0(grp_fu_374_p0),
    .din1(32'd1120403456),
    .opcode(5'd5),
    .dout(grp_fu_374_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((tmp_fu_388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if (((tmp_fu_388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_319 <= 10'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1058 == 1'd0))) begin
        i_reg_319 <= i_1_reg_1062;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        z_reg_308 <= z_1_reg_939;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        z_reg_308 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1058 == 1'd0))) begin
        data1_addr_read_1_reg_1111 <= data1_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0))) begin
        data1_addr_read_2_reg_1119 <= data1_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0))) begin
        data1_addr_read_3_reg_1127 <= data1_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_s_reg_1058 == 1'd0))) begin
        data1_addr_read_reg_1083 <= data1_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1058 == 1'd0))) begin
        data2_addr_reg_1072[11 : 2] <= tmp_8_fu_692_p1[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        data2_addr_reg_1072_pp0_iter1_reg[11 : 2] <= data2_addr_reg_1072[11 : 2];
        data2_addr_reg_1072_pp0_iter2_reg[11 : 2] <= data2_addr_reg_1072_pp0_iter1_reg[11 : 2];
        data2_addr_reg_1072_pp0_iter3_reg[11 : 2] <= data2_addr_reg_1072_pp0_iter2_reg[11 : 2];
        data2_addr_reg_1072_pp0_iter4_reg[11 : 2] <= data2_addr_reg_1072_pp0_iter3_reg[11 : 2];
        data2_addr_reg_1072_pp0_iter5_reg[11 : 2] <= data2_addr_reg_1072_pp0_iter4_reg[11 : 2];
        data2_addr_reg_1072_pp0_iter6_reg[11 : 2] <= data2_addr_reg_1072_pp0_iter5_reg[11 : 2];
        data2_addr_reg_1072_pp0_iter7_reg[11 : 2] <= data2_addr_reg_1072_pp0_iter6_reg[11 : 2];
        tmp_12_reg_1175_pp0_iter3_reg <= tmp_12_reg_1175;
        tmp_27_1_reg_1180_pp0_iter3_reg <= tmp_27_1_reg_1180;
        tmp_27_2_reg_1185_pp0_iter3_reg <= tmp_27_2_reg_1185;
        tmp_27_3_reg_1190_pp0_iter3_reg <= tmp_27_3_reg_1190;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_1_reg_1062 <= i_1_fu_678_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_0101_s_reg_200 <= p_0101_1_fu_623_p3;
        p_043_s_reg_296 <= p_043_1_reg_998;
        p_072_s_reg_248 <= p_072_1_reg_1018;
        p_1102_s_reg_188 <= p_1102_1_fu_637_p3;
        p_144_s_reg_284 <= p_144_1_reg_1003;
        p_173_s_reg_236 <= p_173_1_reg_1023;
        p_2103_s_reg_176 <= p_2103_1_fu_644_p3;
        p_245_s_reg_272 <= p_245_1_reg_1008;
        p_274_s_reg_224 <= p_274_1_reg_1028;
        p_3104_s_reg_164 <= p_3104_1_fu_665_p3;
        p_346_s_reg_260 <= p_346_1_reg_1013;
        p_375_s_reg_212 <= p_375_1_reg_1033;
    end
end

always @ (posedge ap_clk) begin
    if (((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        p_043_1_reg_998 <= p_043_1_fu_490_p3;
        p_144_1_reg_1003 <= p_144_1_fu_506_p3;
        p_245_1_reg_1008 <= p_245_1_fu_514_p3;
        p_346_1_reg_1013 <= p_346_1_fu_538_p3;
        tmp_15_reg_968 <= tmp_15_fu_459_p2;
        tmp_17_reg_976 <= tmp_17_fu_472_p2;
        tmp_19_reg_986 <= tmp_19_fu_485_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        p_072_1_reg_1018 <= p_072_1_fu_560_p3;
        p_173_1_reg_1023 <= p_173_1_fu_574_p3;
        p_274_1_reg_1028 <= p_274_1_fu_581_p3;
        p_375_1_reg_1033 <= p_375_1_fu_602_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((data0_rsp_empty_n == 1'b1) & (tmp_6_reg_944 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_s_fu_104 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((data0_rsp_empty_n == 1'b1) & (tmp_6_reg_944 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_1_s_fu_108 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((data0_rsp_empty_n == 1'b1) & (tmp_6_reg_944 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        p_2_s_fu_112 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if (((data0_rsp_empty_n == 1'b1) & (tmp_6_reg_944 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        p_3_s_fu_116 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if ((((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        reg_379 <= data0_datain;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1058_pp0_iter7_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_s_reg_1058_pp0_iter7_reg == 1'd0)))) begin
        reg_383 <= grp_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0))) begin
        tmp_10_reg_1155 <= grp_fu_342_p2;
        tmp_25_1_reg_1160 <= grp_fu_346_p2;
        tmp_25_2_reg_1165 <= grp_fu_350_p2;
        tmp_25_3_reg_1170 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1058_pp0_iter3_reg == 1'd0))) begin
        tmp_11_reg_1215 <= grp_fu_330_p2;
        tmp_26_1_reg_1220 <= grp_fu_334_p2;
        tmp_26_2_reg_1225 <= grp_fu_338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1058_pp0_iter2_reg == 1'd0))) begin
        tmp_12_reg_1175 <= grp_fu_342_p2;
        tmp_27_1_reg_1180 <= grp_fu_346_p2;
        tmp_27_2_reg_1185 <= grp_fu_350_p2;
        tmp_27_3_reg_1190 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_s_reg_1058_pp0_iter4_reg == 1'd0))) begin
        tmp_13_reg_1235 <= grp_fu_334_p2;
        tmp_28_1_reg_1240 <= grp_fu_338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1058_pp0_iter6_reg == 1'd0))) begin
        tmp_14_reg_1303[29 : 23] <= tmp_14_fu_902_p3[29 : 23];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_388_p2 == 1'd0))) begin
        tmp_1_reg_951[3 : 2] <= tmp_1_fu_404_p3[3 : 2];
        tmp_6_reg_944 <= tmp_6_fu_400_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_s_reg_1058_pp0_iter2_reg == 1'd0))) begin
        tmp_20_reg_1195 <= grp_fu_342_p2;
        tmp_29_1_reg_1200 <= grp_fu_346_p2;
        tmp_29_2_reg_1205 <= grp_fu_350_p2;
        tmp_29_3_reg_1210 <= grp_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_20_reg_1195_pp0_iter3_reg <= tmp_20_reg_1195;
        tmp_20_reg_1195_pp0_iter4_reg <= tmp_20_reg_1195_pp0_iter3_reg;
        tmp_29_1_reg_1200_pp0_iter3_reg <= tmp_29_1_reg_1200;
        tmp_29_1_reg_1200_pp0_iter4_reg <= tmp_29_1_reg_1200_pp0_iter3_reg;
        tmp_29_2_reg_1205_pp0_iter3_reg <= tmp_29_2_reg_1205;
        tmp_29_2_reg_1205_pp0_iter4_reg <= tmp_29_2_reg_1205_pp0_iter3_reg;
        tmp_29_3_reg_1210_pp0_iter3_reg <= tmp_29_3_reg_1210;
        tmp_29_3_reg_1210_pp0_iter4_reg <= tmp_29_3_reg_1210_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_s_reg_1058_pp0_iter5_reg == 1'd0))) begin
        tmp_21_reg_1255 <= grp_fu_338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_21_reg_1255_pp0_iter6_reg <= tmp_21_reg_1255;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0))) begin
        tmp_24_1_reg_1140 <= grp_fu_346_p2;
        tmp_24_2_reg_1145 <= grp_fu_350_p2;
        tmp_24_3_reg_1150 <= grp_fu_354_p2;
        tmp_9_reg_1135 <= grp_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1058_pp0_iter5_reg == 1'd0))) begin
        tmp_25_reg_1262 <= grp_fu_374_p2;
        tmp_30_1_reg_1267 <= grp_fu_330_p2;
        tmp_30_2_reg_1274 <= grp_fu_334_p2;
        tmp_30_3_reg_1281 <= grp_fu_338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_s_reg_1058_pp0_iter3_reg == 1'd0))) begin
        tmp_26_3_reg_1230 <= grp_fu_330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_s_reg_1058_pp0_iter4_reg == 1'd0))) begin
        tmp_28_2_reg_1245 <= grp_fu_330_p2;
        tmp_28_3_reg_1250 <= grp_fu_334_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_30_1_reg_1267_pp0_iter7_reg <= tmp_30_1_reg_1267;
        tmp_30_2_reg_1274_pp0_iter7_reg <= tmp_30_2_reg_1274;
        tmp_30_3_reg_1281_pp0_iter7_reg <= tmp_30_3_reg_1281;
        tmp_s_reg_1058 <= tmp_s_fu_672_p2;
        tmp_s_reg_1058_pp0_iter1_reg <= tmp_s_reg_1058;
        tmp_s_reg_1058_pp0_iter2_reg <= tmp_s_reg_1058_pp0_iter1_reg;
        tmp_s_reg_1058_pp0_iter3_reg <= tmp_s_reg_1058_pp0_iter2_reg;
        tmp_s_reg_1058_pp0_iter4_reg <= tmp_s_reg_1058_pp0_iter3_reg;
        tmp_s_reg_1058_pp0_iter5_reg <= tmp_s_reg_1058_pp0_iter4_reg;
        tmp_s_reg_1058_pp0_iter6_reg <= tmp_s_reg_1058_pp0_iter5_reg;
        tmp_s_reg_1058_pp0_iter7_reg <= tmp_s_reg_1058_pp0_iter6_reg;
        tmp_s_reg_1058_pp0_iter8_reg <= tmp_s_reg_1058_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_s_reg_1058_pp0_iter6_reg == 1'd0))) begin
        tmp_49_reg_1293 <= grp_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1058_pp0_iter6_reg == 1'd0))) begin
        tmp_56_reg_1288 <= tmp_56_fu_805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_s_reg_1058_pp0_iter6_reg == 1'd0))) begin
        tmp_57_reg_1298 <= tmp_57_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_672_p2 == 1'd0))) begin
        tmp_7_reg_1067[11 : 2] <= tmp_7_fu_684_p3[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        z_1_reg_939 <= z_1_fu_394_p2;
    end
end

always @ (*) begin
    if ((tmp_s_fu_672_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_reg_1058 == 1'd0))) begin
        ap_phi_mux_i_phi_fu_323_p4 = i_1_reg_1062;
    end else begin
        ap_phi_mux_i_phi_fu_323_p4 = i_reg_319;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        data0_address = tmp_5_fu_448_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_388_p2 == 1'd0))) begin
        data0_address = tmp_2_fu_412_p1;
    end else begin
        data0_address = 'bx;
    end
end

always @ (*) begin
    if ((((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_388_p2 == 1'd0)))) begin
        data0_req_write = 1'b1;
    end else begin
        data0_req_write = 1'b0;
    end
end

always @ (*) begin
    if ((((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        data0_rsp_read = 1'b1;
    end else begin
        data0_rsp_read = 1'b0;
    end
end

always @ (*) begin
    if (((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        data0_size = 32'd3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_388_p2 == 1'd0))) begin
        data0_size = 32'd1;
    end else begin
        data0_size = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1058 == 1'd0))) begin
        data1_req_write = 1'b1;
    end else begin
        data1_req_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1058 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_s_reg_1058 == 1'd0)))) begin
        data1_rsp_read = 1'b1;
    end else begin
        data1_rsp_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1058_pp0_iter7_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)))) begin
        data2_req_din = 1'b1;
    end else begin
        data2_req_din = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_1058_pp0_iter7_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)))) begin
        data2_req_write = 1'b1;
    end else begin
        data2_req_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_330_ce = 1'b1;
    end else begin
        grp_fu_330_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_330_p0 = tmp_28_1_reg_1240;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_330_p0 = tmp_26_2_reg_1225;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_330_p0 = tmp_24_3_reg_1150;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_330_p0 = tmp_9_reg_1135;
    end else begin
        grp_fu_330_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_330_p1 = tmp_29_1_reg_1200_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_330_p1 = tmp_27_2_reg_1185_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_330_p1 = tmp_25_3_reg_1170;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_330_p1 = tmp_10_reg_1155;
    end else begin
        grp_fu_330_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_334_ce = 1'b1;
    end else begin
        grp_fu_334_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_334_p0 = tmp_28_2_reg_1245;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_334_p0 = tmp_26_3_reg_1230;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_334_p0 = tmp_11_reg_1215;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_334_p0 = tmp_24_1_reg_1140;
    end else begin
        grp_fu_334_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_334_p1 = tmp_29_2_reg_1205_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_334_p1 = tmp_27_3_reg_1190_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_334_p1 = tmp_12_reg_1175_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_334_p1 = tmp_25_1_reg_1160;
    end else begin
        grp_fu_334_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_338_ce = 1'b1;
    end else begin
        grp_fu_338_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_338_p0 = tmp_28_3_reg_1250;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_338_p0 = tmp_13_reg_1235;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_338_p0 = tmp_26_1_reg_1220;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_338_p0 = tmp_24_2_reg_1145;
    end else begin
        grp_fu_338_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_338_p1 = tmp_29_3_reg_1210_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_338_p1 = tmp_20_reg_1195_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_338_p1 = tmp_27_1_reg_1180_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_338_p1 = tmp_25_2_reg_1165;
    end else begin
        grp_fu_338_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_342_ce = 1'b1;
    end else begin
        grp_fu_342_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_342_p0 = p_0101_s_reg_200;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_342_p0 = p_072_s_reg_248;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_342_p0 = p_043_s_reg_296;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_342_p0 = p_0_s_fu_104;
        end else begin
            grp_fu_342_p0 = 'bx;
        end
    end else begin
        grp_fu_342_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_342_p1 = data1_addr_read_3_reg_1127;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_342_p1 = data1_addr_read_2_reg_1119;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_342_p1 = data1_addr_read_1_reg_1111;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_342_p1 = data1_addr_read_reg_1083;
        end else begin
            grp_fu_342_p1 = 'bx;
        end
    end else begin
        grp_fu_342_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_346_ce = 1'b1;
    end else begin
        grp_fu_346_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_346_p0 = p_1102_s_reg_188;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_346_p0 = p_173_s_reg_236;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_346_p0 = p_144_s_reg_284;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_346_p0 = p_1_s_fu_108;
        end else begin
            grp_fu_346_p0 = 'bx;
        end
    end else begin
        grp_fu_346_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_346_p1 = data1_addr_read_3_reg_1127;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_346_p1 = data1_addr_read_2_reg_1119;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_346_p1 = data1_addr_read_1_reg_1111;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_346_p1 = data1_addr_read_reg_1083;
        end else begin
            grp_fu_346_p1 = 'bx;
        end
    end else begin
        grp_fu_346_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_350_ce = 1'b1;
    end else begin
        grp_fu_350_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_350_p0 = p_2103_s_reg_176;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_350_p0 = p_274_s_reg_224;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_350_p0 = p_245_s_reg_272;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_350_p0 = p_2_s_fu_112;
        end else begin
            grp_fu_350_p0 = 'bx;
        end
    end else begin
        grp_fu_350_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_350_p1 = data1_addr_read_3_reg_1127;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_350_p1 = data1_addr_read_2_reg_1119;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_350_p1 = data1_addr_read_1_reg_1111;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_350_p1 = data1_addr_read_reg_1083;
        end else begin
            grp_fu_350_p1 = 'bx;
        end
    end else begin
        grp_fu_350_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_354_ce = 1'b1;
    end else begin
        grp_fu_354_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_354_p0 = p_3104_s_reg_164;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_354_p0 = p_375_s_reg_212;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_354_p0 = p_346_s_reg_260;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_354_p0 = p_3_s_fu_116;
        end else begin
            grp_fu_354_p0 = 'bx;
        end
    end else begin
        grp_fu_354_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_354_p1 = data1_addr_read_3_reg_1127;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_354_p1 = data1_addr_read_2_reg_1119;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_354_p1 = data1_addr_read_1_reg_1111;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_354_p1 = data1_addr_read_reg_1083;
        end else begin
            grp_fu_354_p1 = 'bx;
        end
    end else begin
        grp_fu_354_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        grp_fu_370_ce = 1'b1;
    end else begin
        grp_fu_370_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_370_p0 = tmp_30_3_reg_1281_pp0_iter7_reg;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_370_p0 = tmp_30_2_reg_1274_pp0_iter7_reg;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_370_p0 = tmp_30_1_reg_1267_pp0_iter7_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_370_p0 = tmp_21_reg_1255_pp0_iter6_reg;
        end else begin
            grp_fu_370_p0 = 'bx;
        end
    end else begin
        grp_fu_370_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_370_p1 = tmp_14_reg_1303;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_370_p1 = tmp_14_fu_902_p3;
    end else begin
        grp_fu_370_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_374_p0 = tmp_30_3_reg_1281;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_374_p0 = tmp_30_2_reg_1274;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_374_p0 = tmp_30_1_reg_1267;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_374_p0 = tmp_21_reg_1255;
        end else begin
            grp_fu_374_p0 = 'bx;
        end
    end else begin
        grp_fu_374_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_fu_388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((data0_rsp_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_s_fu_672_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_s_fu_672_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((~((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b0)) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter7_reg == 1'd0)) | ((data1_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_s_reg_1058 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter7_reg == 1'd0)) | ((data1_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_s_reg_1058 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter7_reg == 1'd0)) | ((data1_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_s_reg_1058 == 1'd0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_00001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((data1_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((data1_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((data1_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_00001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((data1_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((data1_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((data1_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_00001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((data1_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_s_reg_1058 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((data1_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_s_reg_1058 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((data2_req_full_n == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0)) | ((data1_rsp_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_s_reg_1058 == 1'd0)));
end

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage3_iter0 = ((data1_rsp_empty_n == 1'b0) & (tmp_s_reg_1058 == 1'd0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter1 = ((data1_rsp_empty_n == 1'b0) & (tmp_s_reg_1058 == 1'd0));
end

always @ (*) begin
    ap_block_state15_pp0_stage1_iter1 = ((data1_rsp_empty_n == 1'b0) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state16_pp0_stage2_iter1 = ((data1_rsp_empty_n == 1'b0) & (tmp_s_reg_1058_pp0_iter1_reg == 1'd0));
end

assign ap_block_state17_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state42_pp0_stage0_iter8 = ((data2_req_full_n == 1'b0) & (tmp_s_reg_1058_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_block_state43_pp0_stage1_iter8 = ((data2_req_full_n == 1'b0) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_block_state44_pp0_stage2_iter8 = ((data2_req_full_n == 1'b0) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_block_state45_pp0_stage3_iter8 = ((data2_req_full_n == 1'b0) & (tmp_s_reg_1058_pp0_iter8_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign data0_dataout = 32'd0;

assign data0_req_din = 1'b0;

assign data1_address = tmp_8_fu_692_p1;

assign data1_dataout = 32'd0;

assign data1_req_din = 1'b0;

assign data1_size = 32'd4;

assign data2_address = data2_addr_reg_1072_pp0_iter7_reg;

assign data2_dataout = reg_383;

assign data2_rsp_read = 1'b0;

assign data2_size = 32'd4;

assign i_1_fu_678_p2 = (ap_phi_mux_i_phi_fu_323_p4 + 10'd1);

assign notlhs1_fu_868_p2 = ((tmp_51_fu_854_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs6_fu_781_p2 = ((tmp_27_fu_767_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs8_fu_828_p2 = ((tmp_46_fu_814_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_741_p2 = ((tmp_22_fu_727_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs1_fu_874_p2 = ((tmp_52_fu_864_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs7_fu_787_p2 = ((tmp_28_fu_777_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs9_fu_834_p2 = ((tmp_47_fu_824_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_747_p2 = ((tmp_23_fu_737_p1 == 23'd0) ? 1'b1 : 1'b0);

assign p_0101_1_fu_623_p3 = ((tmp_19_reg_986[0:0] === 1'b1) ? p_0101_s_reg_200 : tmp_39_fu_616_p3);

assign p_043_1_fu_490_p3 = ((tmp_19_fu_485_p2[0:0] === 1'b1) ? p_043_s_reg_296 : tmp_18_fu_477_p3);

assign p_072_1_fu_560_p3 = ((tmp_19_reg_986[0:0] === 1'b1) ? p_072_s_reg_248 : tmp_34_fu_553_p3);

assign p_1102_1_fu_637_p3 = ((tmp_19_reg_986[0:0] === 1'b1) ? p_1102_s_reg_188 : tmp_40_fu_630_p3);

assign p_144_1_fu_506_p3 = ((tmp_19_fu_485_p2[0:0] === 1'b1) ? p_144_s_reg_284 : tmp_30_fu_498_p3);

assign p_173_1_fu_574_p3 = ((tmp_19_reg_986[0:0] === 1'b1) ? p_173_s_reg_236 : tmp_35_fu_567_p3);

assign p_2103_1_fu_644_p3 = ((tmp_19_reg_986[0:0] === 1'b1) ? reg_379 : p_2103_s_reg_176);

assign p_245_1_fu_514_p3 = ((tmp_19_fu_485_p2[0:0] === 1'b1) ? reg_379 : p_245_s_reg_272);

assign p_274_1_fu_581_p3 = ((tmp_19_reg_986[0:0] === 1'b1) ? reg_379 : p_274_s_reg_224);

assign p_3104_1_fu_665_p3 = ((tmp_19_reg_986[0:0] === 1'b1) ? p_3104_s_reg_164 : tmp_42_fu_658_p3);

assign p_346_1_fu_538_p3 = ((tmp_19_fu_485_p2[0:0] === 1'b1) ? p_346_s_reg_260 : tmp_32_fu_530_p3);

assign p_375_1_fu_602_p3 = ((tmp_19_reg_986[0:0] === 1'b1) ? p_375_s_reg_212 : tmp_37_fu_595_p3);

assign tmp_14_fu_902_p3 = ((tmp_58_fu_898_p2[0:0] === 1'b1) ? 32'd1065353216 : 32'd0);

assign tmp_15_fu_459_p2 = ((tmp_6_reg_944 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_16_fu_464_p3 = ((tmp_15_fu_459_p2[0:0] === 1'b1) ? reg_379 : p_043_s_reg_296);

assign tmp_17_fu_472_p2 = ((tmp_6_reg_944 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_18_fu_477_p3 = ((tmp_17_fu_472_p2[0:0] === 1'b1) ? p_043_s_reg_296 : tmp_16_fu_464_p3);

assign tmp_19_fu_485_p2 = ((tmp_6_reg_944 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_1_fu_404_p3 = {{tmp_6_fu_400_p1}, {2'd0}};

assign tmp_22_fu_727_p4 = {{tmp_27_to_int_fu_724_p1[30:23]}};

assign tmp_23_fu_737_p1 = tmp_27_to_int_fu_724_p1[22:0];

assign tmp_24_fu_753_p2 = (notrhs_fu_747_p2 | notlhs_fu_741_p2);

assign tmp_26_fu_759_p2 = (tmp_25_reg_1262 & tmp_24_fu_753_p2);

assign tmp_27_fu_767_p4 = {{tmp_30_1_to_int_fu_764_p1[30:23]}};

assign tmp_27_to_int_fu_724_p1 = tmp_21_reg_1255;

assign tmp_28_fu_777_p1 = tmp_30_1_to_int_fu_764_p1[22:0];

assign tmp_2_fu_412_p1 = tmp_1_fu_404_p3;

assign tmp_30_1_to_int_fu_764_p1 = tmp_30_1_reg_1267;

assign tmp_30_2_to_int_fu_811_p1 = tmp_30_2_reg_1274;

assign tmp_30_3_to_int_fu_851_p1 = tmp_30_3_reg_1281;

assign tmp_30_fu_498_p3 = ((tmp_17_fu_472_p2[0:0] === 1'b1) ? reg_379 : p_144_s_reg_284);

assign tmp_31_fu_522_p3 = ((tmp_15_fu_459_p2[0:0] === 1'b1) ? p_346_s_reg_260 : reg_379);

assign tmp_32_fu_530_p3 = ((tmp_17_fu_472_p2[0:0] === 1'b1) ? p_346_s_reg_260 : tmp_31_fu_522_p3);

assign tmp_33_fu_546_p3 = ((tmp_15_reg_968[0:0] === 1'b1) ? reg_379 : p_072_s_reg_248);

assign tmp_34_fu_553_p3 = ((tmp_17_reg_976[0:0] === 1'b1) ? p_072_s_reg_248 : tmp_33_fu_546_p3);

assign tmp_35_fu_567_p3 = ((tmp_17_reg_976[0:0] === 1'b1) ? reg_379 : p_173_s_reg_236);

assign tmp_36_fu_588_p3 = ((tmp_15_reg_968[0:0] === 1'b1) ? p_375_s_reg_212 : reg_379);

assign tmp_37_fu_595_p3 = ((tmp_17_reg_976[0:0] === 1'b1) ? p_375_s_reg_212 : tmp_36_fu_588_p3);

assign tmp_38_fu_609_p3 = ((tmp_15_reg_968[0:0] === 1'b1) ? reg_379 : p_0101_s_reg_200);

assign tmp_39_fu_616_p3 = ((tmp_17_reg_976[0:0] === 1'b1) ? p_0101_s_reg_200 : tmp_38_fu_609_p3);

assign tmp_40_fu_630_p3 = ((tmp_17_reg_976[0:0] === 1'b1) ? reg_379 : p_1102_s_reg_188);

assign tmp_41_fu_651_p3 = ((tmp_15_reg_968[0:0] === 1'b1) ? p_3104_s_reg_164 : reg_379);

assign tmp_42_fu_658_p3 = ((tmp_17_reg_976[0:0] === 1'b1) ? p_3104_s_reg_164 : tmp_41_fu_651_p3);

assign tmp_43_fu_793_p2 = (notrhs7_fu_787_p2 | notlhs6_fu_781_p2);

assign tmp_45_fu_799_p2 = (tmp_43_fu_793_p2 & grp_fu_374_p2);

assign tmp_46_fu_814_p4 = {{tmp_30_2_to_int_fu_811_p1[30:23]}};

assign tmp_47_fu_824_p1 = tmp_30_2_to_int_fu_811_p1[22:0];

assign tmp_48_fu_840_p2 = (notrhs9_fu_834_p2 | notlhs8_fu_828_p2);

assign tmp_4_fu_443_p2 = (tmp_1_reg_951 | 4'd1);

assign tmp_50_fu_846_p2 = (tmp_49_reg_1293 & tmp_48_fu_840_p2);

assign tmp_51_fu_854_p4 = {{tmp_30_3_to_int_fu_851_p1[30:23]}};

assign tmp_52_fu_864_p1 = tmp_30_3_to_int_fu_851_p1[22:0];

assign tmp_53_fu_880_p2 = (notrhs1_fu_874_p2 | notlhs1_fu_868_p2);

assign tmp_55_fu_886_p2 = (tmp_53_fu_880_p2 & grp_fu_374_p2);

assign tmp_56_fu_805_p2 = (tmp_45_fu_799_p2 | tmp_26_fu_759_p2);

assign tmp_57_fu_892_p2 = (tmp_55_fu_886_p2 | tmp_50_fu_846_p2);

assign tmp_58_fu_898_p2 = (tmp_57_reg_1298 | tmp_56_reg_1288);

assign tmp_5_fu_448_p1 = tmp_4_fu_443_p2;

assign tmp_6_fu_400_p1 = z_reg_308[1:0];

assign tmp_7_fu_684_p3 = {{ap_phi_mux_i_phi_fu_323_p4}, {2'd0}};

assign tmp_8_fu_692_p1 = tmp_7_reg_1067;

assign tmp_fu_388_p2 = ((z_reg_308 == 3'd4) ? 1'b1 : 1'b0);

assign tmp_s_fu_672_p2 = ((ap_phi_mux_i_phi_fu_323_p4 == 10'd1000) ? 1'b1 : 1'b0);

assign z_1_fu_394_p2 = (z_reg_308 + 3'd1);

always @ (posedge ap_clk) begin
    tmp_1_reg_951[1:0] <= 2'b00;
    tmp_7_reg_1067[1:0] <= 2'b00;
    data2_addr_reg_1072[1:0] <= 2'b00;
    data2_addr_reg_1072[31:12] <= 20'b00000000000000000000;
    data2_addr_reg_1072_pp0_iter1_reg[1:0] <= 2'b00;
    data2_addr_reg_1072_pp0_iter1_reg[31:12] <= 20'b00000000000000000000;
    data2_addr_reg_1072_pp0_iter2_reg[1:0] <= 2'b00;
    data2_addr_reg_1072_pp0_iter2_reg[31:12] <= 20'b00000000000000000000;
    data2_addr_reg_1072_pp0_iter3_reg[1:0] <= 2'b00;
    data2_addr_reg_1072_pp0_iter3_reg[31:12] <= 20'b00000000000000000000;
    data2_addr_reg_1072_pp0_iter4_reg[1:0] <= 2'b00;
    data2_addr_reg_1072_pp0_iter4_reg[31:12] <= 20'b00000000000000000000;
    data2_addr_reg_1072_pp0_iter5_reg[1:0] <= 2'b00;
    data2_addr_reg_1072_pp0_iter5_reg[31:12] <= 20'b00000000000000000000;
    data2_addr_reg_1072_pp0_iter6_reg[1:0] <= 2'b00;
    data2_addr_reg_1072_pp0_iter6_reg[31:12] <= 20'b00000000000000000000;
    data2_addr_reg_1072_pp0_iter7_reg[1:0] <= 2'b00;
    data2_addr_reg_1072_pp0_iter7_reg[31:12] <= 20'b00000000000000000000;
    tmp_14_reg_1303[22:0] <= 23'b00000000000000000000000;
    tmp_14_reg_1303[31:30] <= 2'b00;
end

endmodule //myFuncAccel
