{"sha": "e52341f1613a7589425d6eba31a6d5e0500465bd", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTUyMzQxZjE2MTNhNzU4OTQyNWQ2ZWJhMzFhNmQ1ZTA1MDA0NjViZA==", "commit": {"author": {"name": "Carl Love", "email": "cel@us.ibm.com", "date": "2017-08-04T18:39:30Z"}, "committer": {"name": "Carl Love", "email": "carll@gcc.gnu.org", "date": "2017-08-04T18:39:30Z"}, "message": "builtins-3.c: Remove ISA 3.0 word variant builtin test cases for vec_mule, and vec_mulo.\n\ngcc/testsuite/ChangeLog:\n\n2017-08-04  Carl Love  <cel@us.ibm.com>\n\n\t* gcc.target/powerpc/builtins-3.c: Remove ISA 3.0 word variant\n\tbuiltin test cases for vec_mule, and vec_mulo.\n\t* gcc.target/powerpc/builtins-3-p8.c: Add  ISA 3.0 word variant\n\tbuiltin test cases for vec_mule, and vec_mulo.\n\nFrom-SVN: r250876", "tree": {"sha": "137ef929600eab070db509909ef87df30a9b51f4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/137ef929600eab070db509909ef87df30a9b51f4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e52341f1613a7589425d6eba31a6d5e0500465bd", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e52341f1613a7589425d6eba31a6d5e0500465bd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e52341f1613a7589425d6eba31a6d5e0500465bd", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e52341f1613a7589425d6eba31a6d5e0500465bd/comments", "author": {"login": "carlelove", "id": 86435705, "node_id": "MDQ6VXNlcjg2NDM1NzA1", "avatar_url": "https://avatars.githubusercontent.com/u/86435705?v=4", "gravatar_id": "", "url": "https://api.github.com/users/carlelove", "html_url": "https://github.com/carlelove", "followers_url": "https://api.github.com/users/carlelove/followers", "following_url": "https://api.github.com/users/carlelove/following{/other_user}", "gists_url": "https://api.github.com/users/carlelove/gists{/gist_id}", "starred_url": "https://api.github.com/users/carlelove/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/carlelove/subscriptions", "organizations_url": "https://api.github.com/users/carlelove/orgs", "repos_url": "https://api.github.com/users/carlelove/repos", "events_url": "https://api.github.com/users/carlelove/events{/privacy}", "received_events_url": "https://api.github.com/users/carlelove/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "295940c3c2320a0b5d3e99bd88042e1a4dbb8c73", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/295940c3c2320a0b5d3e99bd88042e1a4dbb8c73", "html_url": "https://github.com/Rust-GCC/gccrs/commit/295940c3c2320a0b5d3e99bd88042e1a4dbb8c73"}], "stats": {"total": 74, "additions": 41, "deletions": 33}, "files": [{"sha": "b65225a13e149530662c51ea537c8e4e71691020", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e52341f1613a7589425d6eba31a6d5e0500465bd/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e52341f1613a7589425d6eba31a6d5e0500465bd/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=e52341f1613a7589425d6eba31a6d5e0500465bd", "patch": "@@ -1,3 +1,10 @@\n+2017-08-04  Carl Love  <cel@us.ibm.com>\n+\n+\t* gcc.target/powerpc/builtins-3.c: Remove ISA 3.0 word variant\n+\tbuiltin test cases for vec_mule, and vec_mulo.\n+\t* gcc.target/powerpc/builtins-3-p8.c: Add ISA 3.0 word variant\n+\tbuiltin test cases for vec_mule, and vec_mulo.\n+\n 2017-08-04  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/81590"}, {"sha": "bc1c85082036556a9d065d113265e65efb8271d0", "filename": "gcc/testsuite/gcc.target/powerpc/builtins-3-p8.c", "status": "modified", "additions": 34, "deletions": 1, "changes": 35, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e52341f1613a7589425d6eba31a6d5e0500465bd/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltins-3-p8.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e52341f1613a7589425d6eba31a6d5e0500465bd/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltins-3-p8.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltins-3-p8.c?ref=e52341f1613a7589425d6eba31a6d5e0500465bd", "patch": "@@ -85,6 +85,30 @@ test_vss_mradds_vss_vss (vector signed short x, vector signed short y,\n \treturn vec_mradds (x, y, z);\n }\n \n+vector signed long long\n+test_vsll_mule_vsi_vsi (vector signed int x, vector signed int y)\n+{\n+\treturn vec_mule (x, y);\n+}\n+\n+vector unsigned long long\n+test_vull_mule_vui_vui (vector unsigned int x, vector unsigned int y)\n+{\n+\treturn vec_mule (x, y);\n+}\n+\n+vector signed long long\n+test_vsll_mulo_vsi_vsi (vector signed int x, vector signed int y)\n+{\n+\treturn vec_mulo (x, y);\n+}\n+\n+vector unsigned long long\n+test_vull_mulo_vui_vui (vector unsigned int x, vector unsigned int y)\n+{\n+\treturn vec_mulo (x, y);\n+}\n+\n /* Expected test results:\n \n      test_eq_long_long                         1 vcmpequd inst\n@@ -98,7 +122,12 @@ test_vss_mradds_vss_vss (vector signed short x, vector signed short y,\n      test_unsigned_int_popcnt_signed_int       2 vpopcntw\n      test_unsigned_int_popcnt_unsigned_int     1 vpopcntd\n      test_unsigned_long_long_popcnt_unsigned_long 1 vpopcntd\n-     test_vss_mradds_vss_vsss                  1 vmhraddshs */\n+     test_vss_mradds_vss_vsss                  1 vmhraddshs\n+     test_vsll_mulo_vsi_vsi                    1 vmulosw\n+     test_vull_mulo_vui_vui                    1 vmulouw\n+     test_vsll_mule_vsi_vsi                    1 vmulesw\n+     test_vull_mule_vui_vui                    1 vmuleuw\n+ */\n \n /* { dg-final { scan-assembler-times \"vcmpequd\" 1 } } */\n /* { dg-final { scan-assembler-times \"vpkudum\"  1 } } */\n@@ -109,3 +138,7 @@ test_vss_mradds_vss_vss (vector signed short x, vector signed short y,\n /* { dg-final { scan-assembler-times \"vpopcntw\" 2 } } */\n /* { dg-final { scan-assembler-times \"vpopcntd\" 2 } } */\n /* { dg-final { scan-assembler-times \"vmhraddshs\"  1 } } */\n+/* { dg-final { scan-assembler-times \"vmulosw\"  1 } } */\n+/* { dg-final { scan-assembler-times \"vmulouw\"  1 } } */\n+/* { dg-final { scan-assembler-times \"vmulesw\"  1 } } */\n+/* { dg-final { scan-assembler-times \"vmuleuw\"  1 } } */"}, {"sha": "42153da63b4d567dd840efc3d7e0e4bd237ea435", "filename": "gcc/testsuite/gcc.target/powerpc/builtins-3.c", "status": "modified", "additions": 0, "deletions": 32, "changes": 32, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e52341f1613a7589425d6eba31a6d5e0500465bd/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltins-3.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e52341f1613a7589425d6eba31a6d5e0500465bd/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltins-3.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fbuiltins-3.c?ref=e52341f1613a7589425d6eba31a6d5e0500465bd", "patch": "@@ -112,30 +112,6 @@ test_vull_slo_vull_vuc (vector unsigned long long x, vector unsigned char y)\n \treturn vec_slo (x, y);\n }\n \n-vector signed long long\n-test_vsll_mule_vsi_vsi (vector signed int x, vector signed int y)\n-{\n-\treturn vec_mule (x, y);\n-}\n-\n-vector unsigned long long\n-test_vull_mule_vui_vui (vector unsigned int x, vector unsigned int y)\n-{\n-\treturn vec_mule (x, y);\n-}\n-\n-vector signed long long\n-test_vsll_mulo_vsi_vsi (vector signed int x, vector signed int y)\n-{\n-\treturn vec_mulo (x, y);\n-}\n-\n-vector unsigned long long\n-test_vull_mulo_vui_vui (vector unsigned int x, vector unsigned int y)\n-{\n-\treturn vec_mulo (x, y);\n-}\n-\n vector signed char\n test_vsc_sldw_vsc_vsc (vector signed char x, vector signed char y)\n {\n@@ -207,10 +183,6 @@ test_vul_sldw_vul_vul (vector unsigned long long x,\n      test_vsll_slo_vsll_vuc    1 vslo\n      test_vull_slo_vsll_vsc    1 vslo\n      test_vull_slo_vsll_vuc    1 vslo\n-     test_vsll_mulo_vsi_vsi    1 vmulosw\n-     test_vull_mulo_vui_vui    1 vmulouw\n-     test_vsll_mule_vsi_vsi    1 vmulesw\n-     test_vull_mule_vui_vui    1 vmuleuw\n      test_vsc_mulo_vsc_vsc     1 xxsldwi\n      test_vuc_mulo_vuc_vuc     1 xxsldwi\n      test_vssi_mulo_vssi_vssi  1 xxsldwi\n@@ -236,8 +208,4 @@ test_vul_sldw_vul_vul (vector unsigned long long x,\n /* { dg-final { scan-assembler-times \"xvnegsp\"  1 } } */\n /* { dg-final { scan-assembler-times \"xvnegdp\"  1 } } */\n /* { dg-final { scan-assembler-times \"vslo\"     4 } } */\n-/* { dg-final { scan-assembler-times \"vmulosw\"  1 } } */\n-/* { dg-final { scan-assembler-times \"vmulouw\"  1 } } */\n-/* { dg-final { scan-assembler-times \"vmulesw\"  1 } } */\n-/* { dg-final { scan-assembler-times \"vmuleuw\"  1 } } */\n /* { dg-final { scan-assembler-times \"xxsldwi\"  8 } } */"}]}