Version 1 - jtag with basic IRs
https://www.edaplayground.com/x/53_2

Version 2 - jtag with Master for AHB-Lite
https://www.edaplayground.com/x/3zgK

Version 3 - jtag with master for AHB-Lite with working address and write
https://www.edaplayground.com/x/5f6v

Version 9 - Intermediate between write and ready
https://www.edaplayground.com/x/2ngt

Version 10 - Tested read function working
https://www.edaplayground.com/x/69X5

Version 11 - Refactored ports muxing to make file synthesizeable
https://www.edaplayground.com/x/5G3t

Chip location:
/home/projects/vlsi/ccs0001/design/modules
