{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 17:04:41 2022 " "Info: Processing started: Wed May 11 17:04:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[7\]~53 " "Warning: Node \"exp_r_alu:U3\|d\[7\]~53\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~58 " "Warning: Node \"exp_r_alu:U3\|bus_reg~58\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~59 " "Warning: Node \"exp_r_alu:U3\|bus_reg~59\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~60 " "Warning: Node \"exp_r_alu:U3\|bus_reg~60\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[6\]~49 " "Warning: Node \"exp_r_alu:U3\|d\[6\]~49\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~49 " "Warning: Node \"exp_r_alu:U3\|bus_reg~49\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~50 " "Warning: Node \"exp_r_alu:U3\|bus_reg~50\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~51 " "Warning: Node \"exp_r_alu:U3\|bus_reg~51\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[5\]~45 " "Warning: Node \"exp_r_alu:U3\|d\[5\]~45\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~39 " "Warning: Node \"exp_r_alu:U3\|bus_reg~39\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~40 " "Warning: Node \"exp_r_alu:U3\|bus_reg~40\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~41 " "Warning: Node \"exp_r_alu:U3\|bus_reg~41\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[1\]~47 " "Warning: Node \"exp_r_alu:U3\|d\[1\]~47\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~44 " "Warning: Node \"exp_r_alu:U3\|bus_reg~44\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~45 " "Warning: Node \"exp_r_alu:U3\|bus_reg~45\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~46 " "Warning: Node \"exp_r_alu:U3\|bus_reg~46\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[0\]~43 " "Warning: Node \"exp_r_alu:U3\|d\[0\]~43\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~35 " "Warning: Node \"exp_r_alu:U3\|bus_reg~35\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~36 " "Warning: Node \"exp_r_alu:U3\|bus_reg~36\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[2\]~51 " "Warning: Node \"exp_r_alu:U3\|d\[2\]~51\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~54 " "Warning: Node \"exp_r_alu:U3\|bus_reg~54\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~55 " "Warning: Node \"exp_r_alu:U3\|bus_reg~55\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[2\]~57 " "Warning: Node \"exp_r_alu:U3\|d\[2\]~57\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[3\]~55 " "Warning: Node \"exp_r_alu:U3\|d\[3\]~55\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~63 " "Warning: Node \"exp_r_alu:U3\|bus_reg~63\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~64 " "Warning: Node \"exp_r_alu:U3\|bus_reg~64\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~65 " "Warning: Node \"exp_r_alu:U3\|bus_reg~65\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[4\]~41 " "Warning: Node \"exp_r_alu:U3\|d\[4\]~41\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~31 " "Warning: Node \"exp_r_alu:U3\|bus_reg~31\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~32 " "Warning: Node \"exp_r_alu:U3\|bus_reg~32\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[4\]~56 " "Warning: Node \"exp_r_alu:U3\|d\[4\]~56\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fsmctrl:U0\|clk_fresh " "Info: Detected ripple clock \"fsmctrl:U0\|clk_fresh\" as buffer" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsmctrl:U0\|clk_fresh" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsmctrl:U0\|clk_state " "Info: Detected ripple clock \"fsmctrl:U0\|clk_state\" as buffer" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsmctrl:U0\|clk_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsmctrl:U0\|ctick " "Info: Detected ripple clock \"fsmctrl:U0\|ctick\" as buffer" {  } { { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsmctrl:U0\|ctick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg register exp_r_alu:U3\|r5\[2\] 41.38 MHz 24.168 ns Internal " "Info: Clock \"clk\" has Internal fmax of 41.38 MHz between source memory \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"exp_r_alu:U3\|r5\[2\]\" (period= 24.168 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.763 ns + Longest memory register " "Info: + Longest memory to register delay is 11.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y10; Fanout = 8; MEM Node = 'lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[2\] 2 MEM M4K_X23_Y10 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y10; Fanout = 1; MEM Node = 'lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/db/altsyncram_v9a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.206 ns) 4.953 ns exp_r_alu:U3\|d\[2\]~50 3 COMB LCCOMB_X20_Y10_N16 3 " "Info: 3: + IC(0.986 ns) + CELL(0.206 ns) = 4.953 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 3; COMB Node = 'exp_r_alu:U3\|d\[2\]~50'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] exp_r_alu:U3|d[2]~50 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.248 ns) 9.201 ns exp_r_alu:U3\|bus_reg~55 4 COMB LOOP LCCOMB_X18_Y8_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(4.248 ns) = 9.201 ns; Loc. = LCCOMB_X18_Y8_N22; Fanout = 2; COMB LOOP Node = 'exp_r_alu:U3\|bus_reg~55'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[2\]~51 LCCOMB_X20_Y10_N28 " "Info: Loc. = LCCOMB_X20_Y10_N28; Node \"exp_r_alu:U3\|d\[2\]~51\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[2]~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[2\]~57 LCCOMB_X20_Y10_N14 " "Info: Loc. = LCCOMB_X20_Y10_N14; Node \"exp_r_alu:U3\|d\[2\]~57\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[2]~57 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~54 LCCOMB_X17_Y10_N16 " "Info: Loc. = LCCOMB_X17_Y10_N16; Node \"exp_r_alu:U3\|bus_reg~54\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~54 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~55 LCCOMB_X18_Y8_N22 " "Info: Loc. = LCCOMB_X18_Y8_N22; Node \"exp_r_alu:U3\|bus_reg~55\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~55 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[2]~51 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[2]~57 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~54 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~55 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.248 ns" { exp_r_alu:U3|d[2]~50 exp_r_alu:U3|bus_reg~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 9.775 ns exp_r_alu:U3\|bus_reg~67 5 COMB LCCOMB_X18_Y8_N30 3 " "Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 9.775 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~67'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { exp_r_alu:U3|bus_reg~55 exp_r_alu:U3|bus_reg~67 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.460 ns) 11.763 ns exp_r_alu:U3\|r5\[2\] 6 REG LCFF_X20_Y10_N11 4 " "Info: 6: + IC(1.528 ns) + CELL(0.460 ns) = 11.763 ns; Loc. = LCFF_X20_Y10_N11; Fanout = 4; REG Node = 'exp_r_alu:U3\|r5\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { exp_r_alu:U3|bus_reg~67 exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.881 ns ( 75.50 % ) " "Info: Total cell delay = 8.881 ns ( 75.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.882 ns ( 24.50 % ) " "Info: Total interconnect delay = 2.882 ns ( 24.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.763 ns" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] exp_r_alu:U3|d[2]~50 exp_r_alu:U3|bus_reg~55 exp_r_alu:U3|bus_reg~67 exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.763 ns" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] {} exp_r_alu:U3|d[2]~50 {} exp_r_alu:U3|bus_reg~55 {} exp_r_alu:U3|bus_reg~67 {} exp_r_alu:U3|r5[2] {} } { 0.000ns 0.000ns 0.986ns 0.000ns 0.368ns 1.528ns } { 0.000ns 3.761ns 0.206ns 4.248ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.101 ns - Smallest " "Info: - Smallest clock skew is -0.101 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.483 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.970 ns) 3.448 ns fsmctrl:U0\|ctick 2 REG LCFF_X12_Y6_N9 3 " "Info: 2: + IC(1.378 ns) + CELL(0.970 ns) = 3.448 ns; Loc. = LCFF_X12_Y6_N9; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.520 ns) + CELL(0.000 ns) 7.968 ns fsmctrl:U0\|ctick~clkctrl 3 COMB CLKCTRL_G2 70 " "Info: 3: + IC(4.520 ns) + CELL(0.000 ns) = 7.968 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.520 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 9.483 ns exp_r_alu:U3\|r5\[2\] 4 REG LCFF_X20_Y10_N11 4 " "Info: 4: + IC(0.849 ns) + CELL(0.666 ns) = 9.483 ns; Loc. = LCFF_X20_Y10_N11; Fanout = 4; REG Node = 'exp_r_alu:U3\|r5\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.85 % ) " "Info: Total cell delay = 2.736 ns ( 28.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.747 ns ( 71.15 % ) " "Info: Total interconnect delay = 6.747 ns ( 71.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|r5[2] {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.584 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 9.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.970 ns) 3.448 ns fsmctrl:U0\|ctick 2 REG LCFF_X12_Y6_N9 3 " "Info: 2: + IC(1.378 ns) + CELL(0.970 ns) = 3.448 ns; Loc. = LCFF_X12_Y6_N9; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.520 ns) + CELL(0.000 ns) 7.968 ns fsmctrl:U0\|ctick~clkctrl 3 COMB CLKCTRL_G2 70 " "Info: 3: + IC(4.520 ns) + CELL(0.000 ns) = 7.968 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.520 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.835 ns) 9.584 ns lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X23_Y10 8 " "Info: 4: + IC(0.781 ns) + CELL(0.835 ns) = 9.584 ns; Loc. = M4K_X23_Y10; Fanout = 8; MEM Node = 'lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.905 ns ( 30.31 % ) " "Info: Total cell delay = 2.905 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.679 ns ( 69.69 % ) " "Info: Total interconnect delay = 6.679 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.584 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.781ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|r5[2] {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.584 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.781ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/db/altsyncram_v9a1.tdf" 36 2 0 } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.763 ns" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] exp_r_alu:U3|d[2]~50 exp_r_alu:U3|bus_reg~55 exp_r_alu:U3|bus_reg~67 exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.763 ns" { lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] {} exp_r_alu:U3|d[2]~50 {} exp_r_alu:U3|bus_reg~55 {} exp_r_alu:U3|bus_reg~67 {} exp_r_alu:U3|r5[2] {} } { 0.000ns 0.000ns 0.986ns 0.000ns 0.368ns 1.528ns } { 0.000ns 3.761ns 0.206ns 4.248ns 0.206ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|r5[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|r5[2] {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.584 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.781ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[1\] exp_r_alu:U3\|dr1\[0\] 31.094 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[1\]\" through register \"exp_r_alu:U3\|dr1\[0\]\" is 31.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.469 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.970 ns) 3.448 ns fsmctrl:U0\|ctick 2 REG LCFF_X12_Y6_N9 3 " "Info: 2: + IC(1.378 ns) + CELL(0.970 ns) = 3.448 ns; Loc. = LCFF_X12_Y6_N9; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.520 ns) + CELL(0.000 ns) 7.968 ns fsmctrl:U0\|ctick~clkctrl 3 COMB CLKCTRL_G2 70 " "Info: 3: + IC(4.520 ns) + CELL(0.000 ns) = 7.968 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.520 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 9.469 ns exp_r_alu:U3\|dr1\[0\] 4 REG LCFF_X18_Y8_N3 9 " "Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 9.469 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 9; REG Node = 'exp_r_alu:U3\|dr1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr1[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.89 % ) " "Info: Total cell delay = 2.736 ns ( 28.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.733 ns ( 71.11 % ) " "Info: Total interconnect delay = 6.733 ns ( 71.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.469 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.469 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr1[0] {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.835ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.321 ns + Longest register pin " "Info: + Longest register to pin delay is 21.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exp_r_alu:U3\|dr1\[0\] 1 REG LCFF_X18_Y8_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N3; Fanout = 9; REG Node = 'exp_r_alu:U3\|dr1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|dr1[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.735 ns) 1.523 ns exp_r_alu:U3\|Add7~1 2 COMB LCCOMB_X17_Y8_N14 2 " "Info: 2: + IC(0.788 ns) + CELL(0.735 ns) = 1.523 ns; Loc. = LCCOMB_X17_Y8_N14; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add7~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { exp_r_alu:U3|dr1[0] exp_r_alu:U3|Add7~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.029 ns exp_r_alu:U3\|Add7~2 3 COMB LCCOMB_X17_Y8_N16 1 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.029 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'exp_r_alu:U3\|Add7~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add7~1 exp_r_alu:U3|Add7~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.206 ns) 2.905 ns exp_r_alu:U3\|bus_reg~42 4 COMB LCCOMB_X18_Y8_N0 1 " "Info: 4: + IC(0.670 ns) + CELL(0.206 ns) = 2.905 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~42'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { exp_r_alu:U3|Add7~2 exp_r_alu:U3|bus_reg~42 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.489 ns exp_r_alu:U3\|bus_reg~43 5 COMB LCCOMB_X18_Y8_N24 3 " "Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 3.489 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.260 ns) 8.749 ns exp_r_alu:U3\|d\[1\]~47 6 COMB LOOP LCCOMB_X20_Y10_N22 4 " "Info: 6: + IC(0.000 ns) + CELL(5.260 ns) = 8.749 ns; Loc. = LCCOMB_X20_Y10_N22; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[1\]~47'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~46 LCCOMB_X20_Y10_N4 " "Info: Loc. = LCCOMB_X20_Y10_N4; Node \"exp_r_alu:U3\|bus_reg~46\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~46 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~44 LCCOMB_X18_Y10_N24 " "Info: Loc. = LCCOMB_X18_Y10_N24; Node \"exp_r_alu:U3\|bus_reg~44\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[1\]~47 LCCOMB_X20_Y10_N22 " "Info: Loc. = LCCOMB_X20_Y10_N22; Node \"exp_r_alu:U3\|d\[1\]~47\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~47 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~45 LCCOMB_X18_Y10_N26 " "Info: Loc. = LCCOMB_X18_Y10_N26; Node \"exp_r_alu:U3\|bus_reg~45\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~45 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~46 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~44 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~47 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~45 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.260 ns" { exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.624 ns) 10.427 ns display:U4\|Mux17~0 7 COMB LCCOMB_X22_Y10_N28 1 " "Info: 7: + IC(1.054 ns) + CELL(0.624 ns) = 10.427 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 1; COMB Node = 'display:U4\|Mux17~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { exp_r_alu:U3|d[1]~47 display:U4|Mux17~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.624 ns) 11.411 ns display:U4\|Mux17~1 8 COMB LCCOMB_X22_Y10_N6 1 " "Info: 8: + IC(0.360 ns) + CELL(0.624 ns) = 11.411 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 1; COMB Node = 'display:U4\|Mux17~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { display:U4|Mux17~0 display:U4|Mux17~1 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.651 ns) 13.525 ns display:U4\|Mux17~2 9 COMB LCCOMB_X20_Y9_N4 7 " "Info: 9: + IC(1.463 ns) + CELL(0.651 ns) = 13.525 ns; Loc. = LCCOMB_X20_Y9_N4; Fanout = 7; COMB Node = 'display:U4\|Mux17~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { display:U4|Mux17~1 display:U4|Mux17~2 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.651 ns) 16.531 ns display:U4\|Mux14~0 10 COMB LCCOMB_X8_Y13_N16 1 " "Info: 10: + IC(2.355 ns) + CELL(0.651 ns) = 16.531 ns; Loc. = LCCOMB_X8_Y13_N16; Fanout = 1; COMB Node = 'display:U4\|Mux14~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { display:U4|Mux17~2 display:U4|Mux14~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/display.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(3.236 ns) 21.321 ns seg\[1\] 11 PIN PIN_141 0 " "Info: 11: + IC(1.554 ns) + CELL(3.236 ns) = 21.321 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.790 ns" { display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/altera/90sp1/quartus/exp_6_fsm_ckq - 副本/datapath.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.699 ns ( 59.56 % ) " "Info: Total cell delay = 12.699 ns ( 59.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.622 ns ( 40.44 % ) " "Info: Total interconnect delay = 8.622 ns ( 40.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.321 ns" { exp_r_alu:U3|dr1[0] exp_r_alu:U3|Add7~1 exp_r_alu:U3|Add7~2 exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 display:U4|Mux17~0 display:U4|Mux17~1 display:U4|Mux17~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "21.321 ns" { exp_r_alu:U3|dr1[0] {} exp_r_alu:U3|Add7~1 {} exp_r_alu:U3|Add7~2 {} exp_r_alu:U3|bus_reg~42 {} exp_r_alu:U3|bus_reg~43 {} exp_r_alu:U3|d[1]~47 {} display:U4|Mux17~0 {} display:U4|Mux17~1 {} display:U4|Mux17~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 0.788ns 0.000ns 0.670ns 0.378ns 0.000ns 1.054ns 0.360ns 1.463ns 2.355ns 1.554ns } { 0.000ns 0.735ns 0.506ns 0.206ns 0.206ns 5.260ns 0.624ns 0.624ns 0.651ns 0.651ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.469 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.469 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr1[0] {} } { 0.000ns 0.000ns 1.378ns 4.520ns 0.835ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.321 ns" { exp_r_alu:U3|dr1[0] exp_r_alu:U3|Add7~1 exp_r_alu:U3|Add7~2 exp_r_alu:U3|bus_reg~42 exp_r_alu:U3|bus_reg~43 exp_r_alu:U3|d[1]~47 display:U4|Mux17~0 display:U4|Mux17~1 display:U4|Mux17~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "21.321 ns" { exp_r_alu:U3|dr1[0] {} exp_r_alu:U3|Add7~1 {} exp_r_alu:U3|Add7~2 {} exp_r_alu:U3|bus_reg~42 {} exp_r_alu:U3|bus_reg~43 {} exp_r_alu:U3|d[1]~47 {} display:U4|Mux17~0 {} display:U4|Mux17~1 {} display:U4|Mux17~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 0.788ns 0.000ns 0.670ns 0.378ns 0.000ns 1.054ns 0.360ns 1.463ns 2.355ns 1.554ns } { 0.000ns 0.735ns 0.506ns 0.206ns 0.206ns 5.260ns 0.624ns 0.624ns 0.651ns 0.651ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 17:04:42 2022 " "Info: Processing ended: Wed May 11 17:04:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
