

================================================================
== Vitis HLS Report for 'SpMV'
================================================================
* Date:           Tue Jan  7 11:33:44 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       21|     5211|  0.210 us|  52.110 us|   22|  5212|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max   | min | max |                      Type                     |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
        |grp_SpMV_Pipeline_spmv_loop_internal_fu_109  |SpMV_Pipeline_spmv_loop_internal  |        2|      517|  20.000 ns|  5.170 us|    1|  512|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_loop_external  |       20|     5210|   2 ~ 521|          -|          -|    10|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     53|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     507|    310|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     545|    431|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |grp_SpMV_Pipeline_spmv_loop_internal_fu_109  |SpMV_Pipeline_spmv_loop_internal  |        0|   3|  507|  310|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                  |        0|   3|  507|  310|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_138_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln15_fu_132_p2  |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln16_fu_154_p2  |      icmp|   0|  0|  13|           5|           5|
    |icmp_ln19_fu_164_p2  |      icmp|   0|  0|  14|           9|           9|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  53|          22|          19|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |i_fu_56                  |   9|          2|    4|          8|
    |output_r_address0_local  |  14|          3|    4|         12|
    |output_r_d0_local        |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         14|   41|        122|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |add_ln15_reg_199                                          |  4|   0|    4|          0|
    |ap_CS_fsm                                                 |  5|   0|    5|          0|
    |grp_SpMV_Pipeline_spmv_loop_internal_fu_109_ap_start_reg  |  1|   0|    1|          0|
    |i_fu_56                                                   |  4|   0|    4|          0|
    |icmp_ln16_reg_204                                         |  1|   0|    1|          0|
    |icmp_ln19_reg_233                                         |  1|   0|    1|          0|
    |j_reg_223                                                 |  9|   0|    9|          0|
    |output_r_addr_reg_208                                     |  4|   0|    4|          0|
    |rowPointers_load_reg_228                                  |  9|   0|    9|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     | 38|   0|   38|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|           SpMV|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|           SpMV|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|           SpMV|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|           SpMV|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|           SpMV|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|           SpMV|  return value|
|values_address0         |  out|    7|   ap_memory|         values|         array|
|values_ce0              |  out|    1|   ap_memory|         values|         array|
|values_q0               |   in|   32|   ap_memory|         values|         array|
|columnIndexes_address0  |  out|    7|   ap_memory|  columnIndexes|         array|
|columnIndexes_ce0       |  out|    1|   ap_memory|  columnIndexes|         array|
|columnIndexes_q0        |   in|    5|   ap_memory|  columnIndexes|         array|
|rowPointers_address0    |  out|    4|   ap_memory|    rowPointers|         array|
|rowPointers_ce0         |  out|    1|   ap_memory|    rowPointers|         array|
|rowPointers_q0          |   in|    9|   ap_memory|    rowPointers|         array|
|rowPointers_address1    |  out|    4|   ap_memory|    rowPointers|         array|
|rowPointers_ce1         |  out|    1|   ap_memory|    rowPointers|         array|
|rowPointers_q1          |   in|    9|   ap_memory|    rowPointers|         array|
|numOfRows               |   in|    5|     ap_none|      numOfRows|        scalar|
|numOfCols               |   in|    5|     ap_none|      numOfCols|        scalar|
|vector_address0         |  out|    4|   ap_memory|         vector|         array|
|vector_ce0              |  out|    1|   ap_memory|         vector|         array|
|vector_q0               |   in|   32|   ap_memory|         vector|         array|
|output_r_address0       |  out|    4|   ap_memory|       output_r|         array|
|output_r_ce0            |  out|    1|   ap_memory|       output_r|         array|
|output_r_we0            |  out|    1|   ap_memory|       output_r|         array|
|output_r_d0             |  out|   32|   ap_memory|       output_r|         array|
+------------------------+-----+-----+------------+---------------+--------------+

