Fitter report for quartus_compile
Tue Jun 13 17:27:03 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. I/O Bank Usage
 13. All Package Pins
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Fitter RAM Summary
 19. Fitter DSP Block Usage Summary
 20. DSP Block Details
 21. Routing Usage Summary
 22. Fitter Device Options
 23. Operating Settings and Conditions
 24. Estimated Delay Added for Hold Timing Summary
 25. Estimated Delay Added for Hold Timing Details
 26. Fitter INI Usage
 27. Fitter Messages
 28. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue Jun 13 17:27:02 2023           ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                   ; quartus_compile                                 ;
; Top-level Entity Name           ; quartus_compile                                 ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA4U23C7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 2,069 / 15,880 ( 13 % )                         ;
; Total registers                 ; 4387                                            ;
; Total pins                      ; 0 / 314 ( 0 % )                                 ;
; Total virtual pins              ; 268                                             ;
; Total block memory bits         ; 2,432 / 2,764,800 ( < 1 % )                     ;
; Total RAM Blocks                ; 6 / 270 ( 2 % )                                 ;
; Total DSP Blocks                ; 6 / 84 ( 7 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 5 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA4U23C7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.8%      ;
;     Processor 3            ;   7.9%      ;
;     Processor 4            ;   7.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Action           ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clock~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Created          ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_im0_cma_backEN~0                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_im0_cma_backEN~0_RESYN272_BDD273                                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_sums_result_add_0_0_p2_of_2_R_v_0~0                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_sums_result_add_0_0_p2_of_2_R_v_0~0_RESYN38_BDD39                                                                                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_R_v_0~0                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_v_s_0[0]~0                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_v_s_0[0]~0_OTERM223                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_v_s_0[0]~0_RESYN310_BDD311                                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_p2_of_2_v_s_0[0]~0                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_p2_of_2_v_s_0[0]~0_OTERM1                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_BitJoin_for_q_backStall[0]                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_BitJoin_for_q_backStall[0]_RESYN318_BDD319                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_p1_of_2_or0[0]~0                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_p1_of_2_or0[0]~0_RESYN50_BDD51                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_p1_of_2_s_tv_1[0]~0                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_p1_of_2_s_tv_1[0]~0_RESYN28_BDD29                                                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_p2_of_2_and1[0]~1                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_p2_of_2_and1[0]~1_RESYN130_BDD131                                                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_p2_of_2_and1[0]~1_RESYN132_BDD133                                                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul3_gettanh24_im0_cma_backEN~0                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul3_gettanh24_im0_cma_backEN~0_RESYN274_BDD275                                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_R_v_0[0]_OTERM9                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_R_v_1[0]                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_R_v_1[0]_OTERM7                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_R_v_1~0                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_R_v_2[0]                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_R_v_2[0]_OTERM5                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_backEN~0                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_backEN~0_OTERM15                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_or0[0]~0                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_s_tv_2[0]~0                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_s_tv_2[0]~0_OTERM13                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_next_initerations_gettanh6_vt_select_2_consumed1[0]~0                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_next_initerations_gettanh6_vt_select_2_consumed1[0]~0_RESYN246_BDD247                                                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_next_initerations_gettanh6_vt_select_2_toReg1[0]                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_gettanh36_wireStall~1                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_gettanh36_wireStall~1_RESYN52_BDD53                                                                                                                                                                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_gettanh36_wireStall~1_RESYN314_BDD315                                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_gettanh36_wireStall~2                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_gettanh36_wireStall~2_RESYN156_BDD157                                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_gettanh36_wireStall~2_RESYN156_RESYN352_BDD353                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_gettanh36_wireStall~2_RESYN158_BDD159                                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17_StallValid[0]~0                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17_StallValid[0]~0_RESYN116_BDD117                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12_consumed1[0]~2                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12_consumed1[0]~2_RESYN94_BDD95                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_memdep_gettanh28_consumed1[0]                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_memdep_gettanh28_consumed1[0]_RESYN16_BDD17                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_memdep_gettanh28_consumed1[0]~0                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_memdep_gettanh28_toReg0[0]~0                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_memdep_gettanh28_toReg0[0]~0_RESYN296_BDD297                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_memdep_gettanh28_toReg1[0]~0                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_memdep_gettanh28_toReg1[0]~0_RESYN322_BDD323                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_unnamed_gettanh7_gettanh15_StallValid[0]~0                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_unnamed_gettanh7_gettanh15_StallValid[0]~0_RESYN44_BDD45                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_unnamed_gettanh7_gettanh15_StallValid[0]~0_RESYN44_OTERM219                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_unnamed_gettanh7_gettanh15_StallValid[0]~2                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_unnamed_gettanh7_gettanh15_StallValid[0]~2_RESYN326_BDD327                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_toReg0[0]~0                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_toReg0[0]~0_RESYN56_BDD57                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_toReg1[0]                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_consumed3[0]                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_consumed3[0]_RESYN316_BDD317                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_consumed1[0]~0                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_consumed1[0]~0_RESYN294_BDD295                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist32_i_first_cleanup_xor_gettanh2_q_83_fifo_toReg0[0]~0                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist32_i_first_cleanup_xor_gettanh2_q_83_fifo_toReg1[0]~0                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist32_i_first_cleanup_xor_gettanh2_q_83_fifo_wireStall~0                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist32_i_first_cleanup_xor_gettanh2_q_83_fifo_wireStall~0_RESYN302_BDD303                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist33_i_cmp2_gettanh20_c_17_fifo_toReg0[0]~0                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist33_i_cmp2_gettanh20_c_17_fifo_toReg0[0]~0_RESYN300_BDD301                                                                                                                                                                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist33_i_cmp2_gettanh20_c_17_fifo_toReg0[0]~1                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo_consumed2[0]                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo_wireStall~1                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo_wireStall~2                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist5_i_mptr_bitcast_index38_gettanh0_add_x_BitSelect_for_b_tessel1_3_b_1_0_R_v_0~0                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist11_i_add6_gettanh26_sums_result_add_0_0_p1_of_2_q_1_0_R_v_0~0                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist16_i_add6_gettanh26_ma3_cma_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist16_i_add6_gettanh26_ma3_cma_q_1_0_s_tv_0[0]_RESYN262_BDD263                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist22_i_add6_gettanh26_im0_cma_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist22_i_add6_gettanh26_im0_cma_q_1_0_s_tv_0[0]_RESYN260_BDD261                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_R_v_3~0                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_R_v_3~0_RESYN64_BDD65                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_backEN~0                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_backEN~1                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist37_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_116_1_backEN~0                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist37_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_116_1_backEN~0_RESYN74_BDD75                                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist37_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_116_1_s_tv_3[0]~0                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist37_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_116_1_s_tv_3[0]~0_RESYN320_BDD321                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_i_add6_gettanh26_sums_result_add_0_0_p2_of_2_r_valid~0                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_i_add6_gettanh26_sums_result_add_0_0_p2_of_2_r_valid~0_RESYN70_BDD71                                                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_i_next_initerations_gettanh6_vt_select_2_D1[0]~0                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist11_i_add6_gettanh26_sums_result_add_0_0_p1_of_2_q_1_0_r_valid~0                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~0                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~0                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~0                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~1                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~1_RESYN250_BDD251                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES_RESYN32_BDD33                                                                                                                                                                                                            ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~0                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~0                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES~0                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1_RESYN100_BDD101                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES_RESYN168_BDD169                                                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES_RESYN248_BDD249                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~1                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|read_from_fifo                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1_RESYN90_BDD91                                                                                                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~0                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~0_RESYN252_BDD253                                                                                                                                          ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0_RESYN104_BDD105                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~0                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~0_RESYN92_BDD93                                                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~1                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|read_from_fifo                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0_RESYN106_BDD107                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~1                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~0                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~1                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~1_RESYN22_BDD23                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~0                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~1                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~2                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~2_RESYN264_BDD265                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~2_RESYN266_BDD267                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~2_RESYN268_BDD269                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo_3_0~2_RESYN270_BDD271                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~0                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~1                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~2                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~2_RESYN182_BDD183                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~2_RESYN184_BDD185                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~2_RESYN186_BDD187                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~3                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~3_RESYN188_BDD189                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|lo~3_RESYN190_BDD191                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~0                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~1                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~1_RESYN60_BDD61                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~1_RESYN62_BDD63                                                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0_RESYN178_BDD179                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0_RESYN180_BDD181                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~0                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~0_RESYN164_BDD165                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~0_RESYN166_BDD167                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|valid_reg~0                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|valid_reg~0_OTERM3                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|valid_reg~0_RESYN308_BDD309                                                                                                                                                  ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|avm_write~0                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|avm_write~0_RESYN288_BDD289                                                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|comb~1                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|comb~1_RESYN138_BDD139                                                                                                                                                                                                    ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES_RESYN122_BDD123                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES_RESYN124_BDD125                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|lo_3_0~0                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|lo_3_0~0_RESYN114_BDD115                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|lo~0                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|lo~0_RESYN342_BDD343                                            ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|lo~0_RESYN344_BDD345                                            ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|lo~1                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|lo~1_RESYN346_BDD347                                            ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo_3_0~0_RESYN96_BDD97                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~0                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~0_RESYN332_BDD333                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~0_RESYN334_BDD335                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~1                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|lo~1_RESYN336_BDD337                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~0                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~1                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~1_RESYN20_BDD21                                    ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0_RESYN84_BDD85                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0_RESYN338_BDD339                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0_RESYN340_BDD341                                                                                                         ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~0                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~0_RESYN30_BDD31                                                                                                              ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|read_from_fifo_E~1                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|sel_new_data_E~0                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|sel_new_data_E~0_RESYN68_BDD69                                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|lsu_i_stall                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|lsu_i_stall_RESYN304_BDD305                                                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|lsu_i_stall_RESYN306_BDD307                                                                                                                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|getTanh_readdata_reg_unnamed_7_getTanh0:thereaddata_reg_unnamed_getTanh7_getTanh0|readdata_reg_unnamed_getTanh7_getTanh0_valid_reg_q[0]                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|getTanh_readdata_reg_unnamed_7_getTanh0:thereaddata_reg_unnamed_getTanh7_getTanh0|readdata_reg_unnamed_getTanh7_getTanh0_valid_reg_q[0]_OTERM11                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES_RESYN282_BDD283                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES_RESYN284_BDD285                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~1_RESYN350_BDD351                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~0                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~1                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~1_RESYN18_BDD19                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES_RESYN292_BDD293                                                                                        ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached~0                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached~0_RESYN110_BDD111 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached~0_RESYN112_BDD113 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0_RESYN276_BDD277                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0_RESYN278_BDD279                                                                           ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0_RESYN348_BDD349                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|read_from_fifo_E~0                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|lsu_i_stall~0                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|lsu_i_stall~0_OTERM221                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|lsu_i_valid~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|lsu_i_valid~1_RESYN312_BDD313                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~0                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES_RESYN216_BDD217                                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~1                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~1_RESYN118_BDD119                                                                                               ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0_RESYN202_BDD203                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|read_from_fifo_E~0                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|read_from_fifo_E~0_RESYN324_BDD325                                                                             ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|lsu_i_stall                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|lsu_i_stall_RESYN40_BDD41                                                                                                                                                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_pop:pop1|valid_out~1                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_pop:pop2|valid_out~0                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|feedback_valid~0                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|feedback_valid~0_RESYN290_BDD291                                                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg:thei_llvm_fpga_pipeline_keep_going_gettanh4_reg|out_stall_out[0]~0                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg:thei_llvm_fpga_pipeline_keep_going_gettanh4_reg|out_stall_out[0]~1                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg:thei_llvm_fpga_pipeline_keep_going_gettanh4_reg|out_stall_out[0]~1_RESYN134_BDD135                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg:thei_llvm_fpga_pipeline_keep_going_gettanh4_reg|out_stall_out[0]~1_RESYN136_BDD137                                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg|stall_in_not_or_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg_valid_reg_q[0]~0                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg|stall_in_not_or_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg_valid_reg_q[0]~0_RESYN160_BDD161                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg|stall_in_not_or_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg_valid_reg_q[0]~0_RESYN162_BDD163                                     ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~0                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|stall_out~0                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0_RESYN170_BDD171                                                                                                                                 ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~0                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~0_RESYN328_BDD329                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~0_RESYN330_BDD331                                                                                                                                   ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo_stall_in_bitsignaltemp                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo_stall_in_bitsignaltemp_RESYN298_BDD299                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_qp32:auto_generated|dataout_reg[0]                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_qp32:auto_generated|dataout_wire[0]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[0]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[0]                                                          ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[1]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[1]                                                          ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[2]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[2]                                                          ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[3]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[3]                                                          ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[4]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[4]                                                          ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[5]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[5]                                                          ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[6]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[6]                                                          ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[7]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[7]                                                          ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[8]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[8]                                                          ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[9]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[9]                                                          ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[10]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[10]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[11]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[11]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[12]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[12]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[13]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[13]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[14]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[14]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[15]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[15]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[16]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[16]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[17]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[17]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[18]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[18]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[19]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[19]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[20]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[20]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[21]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[21]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[22]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[22]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[23]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[23]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[24]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[24]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[25]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[25]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[26]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[26]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[27]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[27]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[28]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[28]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[29]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[29]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[30]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[30]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[31]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[31]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[34]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[34]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[35]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[35]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[36]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[36]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[37]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[37]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[38]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[38]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[39]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[39]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[40]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[40]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[41]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[41]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[42]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[42]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[43]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[43]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[44]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[44]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[45]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[45]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[46]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[46]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[47]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[47]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[48]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[48]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[49]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[49]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[50]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[50]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[51]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[51]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[52]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[52]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[53]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[53]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[54]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[54]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[55]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[55]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[56]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[56]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[57]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[57]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[58]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[58]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[59]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[59]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[60]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[60]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[61]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[61]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[62]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[62]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_reg[63]                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|dataout_wire[63]                                                         ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[0]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[0]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[1]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[1]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[0]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[0]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[1]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[1]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                        ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                              ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[2]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[2]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[3]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[3]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[4]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[4]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[5]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[5]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[6]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[6]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[7]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[7]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[8]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[8]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[9]                                       ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[9]                             ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[10]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[10]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[11]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[11]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[12]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[12]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[13]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[13]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[14]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[14]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[15]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[15]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[16]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[16]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[17]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[17]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[18]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[18]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[19]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[19]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[20]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[20]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[21]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[21]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[22]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[22]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[23]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[23]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[24]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[24]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[25]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[25]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[26]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[26]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[27]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[27]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[28]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[28]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[29]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[29]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[30]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[30]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_reg[31]                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|dataout_wire[31]                            ; PORTBDATAOUT     ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][16]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_c0[0][17]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][16]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][17]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][18]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][19]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][20]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][21]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][22]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][23]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][24]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][25]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][26]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][27]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][28]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][29]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][30]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][31]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][8]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][9]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][10]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][11]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][12]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][13]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][14]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][15]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][16]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][17]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][8]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][9]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][10]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][11]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][12]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][13]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][14]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][15]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][16]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[1][17]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][13]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][16]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_c0[0][17]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][16]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][17]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][18]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][19]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][20]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][21]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][22]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][23]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][24]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][25]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][26]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][27]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][28]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][29]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][30]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][31]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][8]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][9]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][10]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][11]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][12]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][13]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][14]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][15]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][16]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][17]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][0]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][1]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][2]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][3]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][4]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][5]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][6]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][7]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][8]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][9]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][10]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][11]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][12]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][13]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][14]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][15]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][16]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[1][17]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][13]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                            ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][13]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][14]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][15]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][16]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_a0[0][17]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][13]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][14]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][15]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][16]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_c0[0][17]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_p[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][1]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][2]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][3]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][4]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][5]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][6]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][7]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][8]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][9]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][10]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][11]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][12]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][13]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][14]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][15]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][16]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][17]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][18]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][19]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][20]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][21]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][22]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][23]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][24]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][25]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][26]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][27]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][28]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][29]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][30]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[0][13]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_a0[1][13]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; AX               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][13]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][14]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][15]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][16]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[0][17]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; BY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][0]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][1]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][2]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][3]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][4]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][5]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][6]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][7]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][8]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][9]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][10]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][11]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][12]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][13]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][14]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][15]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][16]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_c0[1][17]                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; AY               ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_w[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][1]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][2]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][3]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][4]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][5]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][6]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][7]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][8]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][9]                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][10]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][11]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][12]                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_s[0][0]                                                                                                                                                                                                                                                                                                                                             ; RESULTA          ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg_valid_reg_q[0]                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg_valid_reg_q[0]~DUPLICATE                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream~DUPLICATE                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath~DUPLICATE                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh1|gen_stallable.valid_reg                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh1|gen_stallable.valid_reg~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_im0_cma_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_im0_cma_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_im0_cma_R_v_2[0]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_im0_cma_R_v_2[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_sums_result_add_0_0_p1_of_2_R_v_0[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_sums_result_add_0_0_p1_of_2_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_sums_result_add_0_0_p1_of_2_R_v_1[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_sums_result_add_0_0_p1_of_2_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_sums_result_add_0_0_p2_of_2_R_v_0[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_sums_result_add_0_0_p2_of_2_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_cmp2_gettanh20_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_cmp2_gettanh20_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_masked_gettanh43_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_masked_gettanh43_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_BitJoin_for_q_fromReg0[0]                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_BitJoin_for_q_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_BitJoin_for_q_fromReg1[0]                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_BitJoin_for_q_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_R_v_0[0]                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_v_s_0[0]~0_OTERM223                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_v_s_0[0]~0_OTERM223DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_p1_of_2_R_v_0[0]                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_p1_of_2_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_p2_of_2_R_v_0[0]                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_p2_of_2_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul3_gettanh24_sums_result_add_0_0_p1_of_2_R_v_0[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul3_gettanh24_sums_result_add_0_0_p1_of_2_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul3_gettanh24_sums_result_add_0_0_p1_of_2_R_v_1[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul3_gettanh24_sums_result_add_0_0_p1_of_2_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_R_v_1[0]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_backEN~0_OTERM15                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_backEN~0_OTERM15DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_sums_result_add_0_0_p1_of_2_R_v_1[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_sums_result_add_0_0_p1_of_2_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_sums_result_add_0_0_p2_of_2_R_v_0[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_sums_result_add_0_0_p2_of_2_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_next_initerations_gettanh6_vt_select_2_fromReg0[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_next_initerations_gettanh6_vt_select_2_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_next_initerations_gettanh6_vt_select_2_fromReg1[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_next_initerations_gettanh6_vt_select_2_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_gettanh36_fromReg0[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_gettanh36_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_gettanh36_fromReg1[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_in_i_llvm_fpga_push_i1_notexitcond_gettanh36_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_getTanh_B3_merge_reg_aunroll_x_fromReg1[0]                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_getTanh_B3_merge_reg_aunroll_x_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17_fromReg1[0]                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12_fromReg0[0]                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_memdep_gettanh28_fromReg0[0]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_memdep_gettanh28_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_memdep_gettanh28_fromReg1[0]                                                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_memdep_gettanh28_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_unnamed_gettanh9_gettanh19_fromReg1[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_unnamed_gettanh9_gettanh19_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pipeline_keep_going_gettanh4_fromReg1[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pipeline_keep_going_gettanh4_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pipeline_keep_going_gettanh4_fromReg2[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pipeline_keep_going_gettanh4_fromReg2[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_fromReg0[0]                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_fromReg0[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_fromReg3[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_fromReg3[0]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_fromReg0[0]                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_fromReg1[0]                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_fromReg1[0]                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_fromReg2[0]                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_fromReg2[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_fromReg1[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist32_i_first_cleanup_xor_gettanh2_q_83_fifo_fromReg0[0]                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist32_i_first_cleanup_xor_gettanh2_q_83_fifo_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist32_i_first_cleanup_xor_gettanh2_q_83_fifo_fromReg1[0]                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist32_i_first_cleanup_xor_gettanh2_q_83_fifo_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist33_i_cmp2_gettanh20_c_17_fifo_fromReg0[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist33_i_cmp2_gettanh20_c_17_fifo_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist33_i_cmp2_gettanh20_c_17_fifo_fromReg1[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist33_i_cmp2_gettanh20_c_17_fifo_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo_fromReg0[0]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo_fromReg0[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo_fromReg1[0]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo_fromReg1[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist0_i_mul_gettanh22_sums_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_0_R_v_0[0]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist0_i_mul_gettanh22_sums_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist2_i_add6_gettanh26_sums_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_0_R_v_0[0]                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist2_i_add6_gettanh26_sums_result_add_0_0_BitSelect_for_a_tessel0_1_merged_bit_select_c_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist3_i_mptr_bitcast_index40_gettanh0_add_x_BitSelect_for_a_tessel0_0_merged_bit_select_c_1_0_R_v_0[0]                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist3_i_mptr_bitcast_index40_gettanh0_add_x_BitSelect_for_a_tessel0_0_merged_bit_select_c_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist5_i_mptr_bitcast_index38_gettanh0_add_x_BitSelect_for_b_tessel1_3_b_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist5_i_mptr_bitcast_index38_gettanh0_add_x_BitSelect_for_b_tessel1_3_b_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist9_i_mul_gettanh22_sums_result_add_0_0_p1_of_2_q_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist9_i_mul_gettanh22_sums_result_add_0_0_p1_of_2_q_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist11_i_add6_gettanh26_sums_result_add_0_0_p1_of_2_q_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist11_i_add6_gettanh26_sums_result_add_0_0_p1_of_2_q_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist12_i_mptr_bitcast_index40_gettanh0_add_x_p1_of_2_q_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist12_i_mptr_bitcast_index40_gettanh0_add_x_p1_of_2_q_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist14_i_mul_gettanh22_ma3_cma_q_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist14_i_mul_gettanh22_ma3_cma_q_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist17_i_mul_gettanh22_im8_cma_q_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist17_i_mul_gettanh22_im8_cma_q_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist17_i_mul_gettanh22_im8_cma_q_1_0_R_v_1[0]                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist17_i_mul_gettanh22_im8_cma_q_1_0_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist23_i_add6_gettanh26_bs5_b_6_1_R_v_0[0]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist23_i_add6_gettanh26_bs5_b_6_1_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist23_i_add6_gettanh26_bs5_b_6_4_R_v_0[0]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist23_i_add6_gettanh26_bs5_b_6_4_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist23_i_add6_gettanh26_bs5_b_6_5_R_v_0[0]                                                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist23_i_add6_gettanh26_bs5_b_6_5_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist24_i_add6_gettanh26_bs5_b_12_1_R_v_0[0]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist24_i_add6_gettanh26_bs5_b_12_1_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist24_i_add6_gettanh26_bs5_b_12_2_R_v_0[0]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist24_i_add6_gettanh26_bs5_b_12_2_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist24_i_add6_gettanh26_bs5_b_12_3_R_v_0[0]                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist24_i_add6_gettanh26_bs5_b_12_3_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_0_R_v_0[0]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_R_v_0[0]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_R_v_1[0]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_R_v_2[0]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_R_v_2[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_R_v_3[0]                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_R_v_3[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist34_i_add_gettanh23_vt_select_30_b_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist34_i_add_gettanh23_vt_select_30_b_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist37_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_116_1_R_v_1[0]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist37_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_116_1_R_v_1[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist37_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_116_1_R_v_2[0]                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist37_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_116_1_R_v_2[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist38_bgTrunc_i_mul435_gettanh25_sel_x_b_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist38_bgTrunc_i_mul435_gettanh25_sel_x_b_1_0_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_i_mul_gettanh22_sums_result_add_0_0_p2_of_2_r_valid[0]                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_i_mul_gettanh22_sums_result_add_0_0_p2_of_2_r_valid[0]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_out_redist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo_r_data2[0]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_out_redist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo_r_data2[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_out_redist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo_r_data1[0]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_out_redist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo_r_data1[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_r_valid[0]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_r_valid[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[2]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[2]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[3]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[3]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[6]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[6]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[7]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[7]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[14]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[15]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[15]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[17]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[17]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[18]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[18]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[19]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[19]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[20]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[20]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[27]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[27]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[29]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[29]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[30]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[30]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im8_cma_data_reg|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im8_cma_data_reg|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[1]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[2]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[2]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[8]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[8]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[9]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[9]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[11]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[11]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[15]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[15]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[27]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[27]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[29]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[29]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[3]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[3]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[6]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[6]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[4]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[4]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[11]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[11]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[12]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[12]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[15]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[15]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[16]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[16]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[17]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[17]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[4]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[4]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[8]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[8]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.HIGH_CAPACITY.hi[0]~DUPLICATE                                                                                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~DUPLICATE                                                                                                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[6]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[6]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~DUPLICATE                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]~DUPLICATE                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]~DUPLICATE                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]~DUPLICATE                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[6]                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[6]~DUPLICATE                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached~DUPLICATE                                                                                                                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                                                                                                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|valid_out                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|valid_out~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|valid_out                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|valid_out~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg|gen_depth_large.approx_full                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg|gen_depth_large.approx_full~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg|gen_depth_large.cnt_up[0]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg|gen_depth_large.lo_prev[0]                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg|gen_depth_large.lo_prev[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.valid_reg                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.valid_reg~DUPLICATE                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|valid_reg~0_OTERM3                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|valid_reg~0_OTERM3DUPLICATE                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh1|gen_stallable.valid_reg                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh1|gen_stallable.valid_reg~DUPLICATE                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]~DUPLICATE                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]~DUPLICATE                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]~DUPLICATE                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~DUPLICATE                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|occ_counter[2]                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|occ_counter[2]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|getTanh_readdata_reg_unnamed_7_getTanh0:thereaddata_reg_unnamed_getTanh7_getTanh0|readdata_reg_unnamed_getTanh7_getTanh0_valid_reg_q[0]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|getTanh_readdata_reg_unnamed_7_getTanh0:thereaddata_reg_unnamed_getTanh7_getTanh0|readdata_reg_unnamed_getTanh7_getTanh0_valid_reg_q[0]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]~DUPLICATE                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE                                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]~DUPLICATE  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]~DUPLICATE  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]~DUPLICATE ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]~DUPLICATE      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~DUPLICATE                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[1]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[3]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[3]~DUPLICATE                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[5]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[5]~DUPLICATE                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[6]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[6]~DUPLICATE                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[7]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[7]~DUPLICATE                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[9]                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[9]~DUPLICATE                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[12]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[12]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[13]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[13]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[16]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[16]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[18]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[18]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[20]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[20]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[22]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[22]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[24]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[24]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[28]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|readdata_reg_unnamed_getTanh9_getTanh1_data_reg_q[28]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]~DUPLICATE                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]~DUPLICATE                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]~DUPLICATE                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1~DUPLICATE                                                                                     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]~DUPLICATE  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]~DUPLICATE ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]~DUPLICATE       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE     ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E~DUPLICATE                                                                               ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]~DUPLICATE                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]~DUPLICATE                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg:thei_llvm_fpga_pipeline_keep_going_gettanh4_reg|i_llvm_fpga_pipeline_keep_going_gettanh4_reg_data_reg_q[0]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg:thei_llvm_fpga_pipeline_keep_going_gettanh4_reg|i_llvm_fpga_pipeline_keep_going_gettanh4_reg_data_reg_q[0]~DUPLICATE                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg|i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg_valid_reg_q[0]                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg|i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg_valid_reg_q[0]~DUPLICATE                                                                                  ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg|i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg_data_reg_q[0]                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg|i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg_data_reg_q[0]~DUPLICATE                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg|i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg_valid_reg_q[0]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg|i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg_valid_reg_q[0]~DUPLICATE                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg|i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg_valid_reg_q[0]                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg|i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg_valid_reg_q[0]~DUPLICATE                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg|i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg_data_reg_q[10]                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg|i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg_data_reg_q[10]~DUPLICATE                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg|i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg_valid_reg_q[0]                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg|i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg_valid_reg_q[0]~DUPLICATE                                                    ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[2]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[2]~DUPLICATE                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[4]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[4]~DUPLICATE                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[5]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[5]~DUPLICATE                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[7]                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[7]~DUPLICATE                                                                                                       ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[16]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[16]~DUPLICATE                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[20]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[20]~DUPLICATE                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[21]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[21]~DUPLICATE                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[26]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[26]~DUPLICATE                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[28]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[28]~DUPLICATE                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[29]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_data_reg_q[29]~DUPLICATE                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_valid_reg_q[0]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg_valid_reg_q[0]~DUPLICATE                                                                                                      ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_data[0]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_data[0]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]~DUPLICATE                                                                                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[3]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[3]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[4]                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[4]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]~DUPLICATE                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][1]                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][1]~DUPLICATE                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]~DUPLICATE                                                                                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE                                                                                                                             ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]~DUPLICATE                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][1]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][3]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][3]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][4]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][4]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][8]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][8]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][11]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][11]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][12]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][12]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][14]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][14]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][15]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][15]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][16]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][16]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][17]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][17]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][18]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][18]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][23]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][23]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_q[3]                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_q[3]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_q[4]                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_q[4]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_q[5]                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_q[5]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_q[10]                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_q[10]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_q[18]                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_q[18]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_q[21]                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_q[21]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist23_i_add6_gettanh26_bs5_b_6_3_q[9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist23_i_add6_gettanh26_bs5_b_6_3_q[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist23_i_add6_gettanh26_bs5_b_6_3_q[10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist23_i_add6_gettanh26_bs5_b_6_3_q[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist23_i_add6_gettanh26_bs5_b_6_3_q[12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist23_i_add6_gettanh26_bs5_b_6_3_q[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_1_q[7]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_1_q[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[3]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[4]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[7]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[8]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[10]                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[12]                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_3_q[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_5_q[6]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_5_q[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_5_q[12]                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist24_i_add6_gettanh26_bs5_b_12_5_q[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist25_i_add6_gettanh26_bs2_b_6_3_q[7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist25_i_add6_gettanh26_bs2_b_6_3_q[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[1]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[5]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[6]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[9]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[12]                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[14]                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[15]                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_1_q[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_3_q[3]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_3_q[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_3_q[5]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_3_q[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_3_q[8]                                                                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_3_q[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_3_q[10]                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_3_q[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_3_q[15]                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_3_q[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_3_q[17]                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist26_i_add6_gettanh26_bs2_b_12_3_q[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_q[0]                                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|agent_read_pipe.valid                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|agent_read_pipe.valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|cur_read_item.id[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|cur_read_item.id[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|cur_read_item.id[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|cur_read_item.id[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|cur_read_item.valid                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|cur_read_item.valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6931 ) ; 0.00 % ( 0 / 6931 )        ; 0.00 % ( 0 / 6931 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6931 ) ; 0.00 % ( 0 / 6931 )        ; 0.00 % ( 0 / 6931 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; component_partition            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; getTanh:getTanh_inst           ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 539 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; component_partition            ; 0.00 % ( 0 / 6392 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/quartus_compile.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,069 / 15,880        ; 13 %  ;
; ALMs needed [=A-B+C]                                        ; 2,069                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,503 / 15,880        ; 16 %  ;
;         [a] ALMs used for LUT logic and registers           ; 790                   ;       ;
;         [b] ALMs used for LUT logic                         ; 397                   ;       ;
;         [c] ALMs used for registers                         ; 1,156                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 160                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 599 / 15,880          ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 165 / 15,880          ; 1 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 25                    ;       ;
;         [c] Due to LAB input limits                         ; 6                     ;       ;
;         [d] Due to virtual I/Os                             ; 134                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 354 / 1,588           ; 22 %  ;
;     -- Logic LABs                                           ; 338                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 16                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,051                 ;       ;
;     -- 7 input functions                                    ; 12                    ;       ;
;     -- 6 input functions                                    ; 249                   ;       ;
;     -- 5 input functions                                    ; 413                   ;       ;
;     -- 4 input functions                                    ; 281                   ;       ;
;     -- <=3 input functions                                  ; 1,096                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,521                 ;       ;
; Memory ALUT usage                                           ; 188                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 188                   ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,387                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,891 / 31,760        ; 12 %  ;
;         -- Secondary logic registers                        ; 496 / 31,760          ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,992                 ;       ;
;         -- Routing optimization registers                   ; 395                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 268                   ;       ;
; I/O pins                                                    ; 0 / 314               ; 0 %   ;
;     -- Clock pins                                           ; 0 / 6                 ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 6 / 270               ; 2 %   ;
; Total MLAB memory bits                                      ; 6,016                 ;       ;
; Total block memory bits                                     ; 2,432 / 2,764,800     ; < 1 % ;
; Total block memory implementation bits                      ; 61,440 / 2,764,800    ; 2 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 6 / 84                ; 7 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 5                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 3.9% / 3.7% / 4.3%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 25.2% / 24.7% / 27.0% ;       ;
; Maximum fan-out                                             ; 4778                  ;       ;
; Highest non-global fan-out                                  ; 1845                  ;       ;
; Total fan-out                                               ; 27871                 ;       ;
; Average fan-out                                             ; 3.31                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; component_partition   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 144 / 15880 ( < 1 % ) ; 1925 / 15880 ( 12 % ) ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 144                   ; 1925                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 130 / 15880 ( < 1 % ) ; 2374 / 15880 ( 15 % ) ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1                     ; 790                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1                     ; 396                   ; 0                              ;
;         [c] ALMs used for registers                         ; 128                   ; 1028                  ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 160                   ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 120 / 15880 ( < 1 % ) ; 480 / 15880 ( 3 % )   ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 134 / 15880 ( < 1 % ) ; 31 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 25                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 6                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 134                   ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                            ;
;                                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 46 / 1588 ( 3 % )     ; 311 / 1588 ( 20 % )   ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 46                    ; 295                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 16                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2                     ; 2237                  ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 12                    ; 0                              ;
;     -- 6 input functions                                    ; 0                     ; 249                   ; 0                              ;
;     -- 5 input functions                                    ; 0                     ; 413                   ; 0                              ;
;     -- 4 input functions                                    ; 0                     ; 281                   ; 0                              ;
;     -- <=3 input functions                                  ; 2                     ; 1094                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 175                   ; 1346                  ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 188                   ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 188                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                ;
;         -- Primary logic registers                          ; 256 / 31760 ( < 1 % ) ; 3635 / 31760 ( 11 % ) ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 13 / 31760 ( < 1 % )  ; 483 / 31760 ( 2 % )   ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                ;
;         -- Design implementation registers                  ; 269                   ; 3723                  ; 0                              ;
;         -- Routing optimization registers                   ; 0                     ; 395                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
;                                                             ;                       ;                       ;                                ;
; Virtual pins                                                ; 268                   ; 0                     ; 0                              ;
; I/O pins                                                    ; 0                     ; 0                     ; 0                              ;
; I/O registers                                               ; 0                     ; 0                     ; 0                              ;
; Total block memory bits                                     ; 0                     ; 2432                  ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 61440                 ; 0                              ;
; M10K block                                                  ; 0 / 270 ( 0 % )       ; 6 / 270 ( 2 % )       ; 0 / 270 ( 0 % )                ;
; DSP block                                                   ; 0 / 84 ( 0 % )        ; 6 / 84 ( 7 % )        ; 0 / 84 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )       ; 0 / 110 ( 0 % )                ;
;                                                             ;                       ;                       ;                                ;
; Connections                                                 ;                       ;                       ;                                ;
;     -- Input Connections                                    ; 104                   ; 6518                  ; 0                              ;
;     -- Registered Input Connections                         ; 35                    ; 6055                  ; 0                              ;
;     -- Output Connections                                   ; 6518                  ; 104                   ; 0                              ;
;     -- Registered Output Connections                        ; 2009                  ; 96                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Internal Connections                                        ;                       ;                       ;                                ;
;     -- Total Connections                                    ; 7339                  ; 27415                 ; 0                              ;
;     -- Registered Connections                               ; 2150                  ; 18434                 ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; External Connections                                        ;                       ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 6622                  ; 0                              ;
;     -- component_partition                                  ; 6622                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Partition Interface                                         ;                       ;                       ;                                ;
;     -- Input Ports                                          ; 164                   ; 164                   ; 0                              ;
;     -- Output Ports                                         ; 104                   ; 104                   ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Registered Ports                                            ;                       ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 66                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 96                    ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 2                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 4                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 68                    ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 68 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 178        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 179        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                            ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                                                      ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |quartus_compile                                                                                                                                      ; 2068.5 (143.5)       ; 2502.0 (128.5)                   ; 598.0 (119.0)                                     ; 164.5 (134.0)                    ; 160.0 (0.0)          ; 2051 (2)            ; 4387 (269)                ; 0 (0)         ; 2432              ; 6     ; 6          ; 0    ; 268          ; |quartus_compile                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; quartus_compile                                                  ; work         ;
;    |getTanh:getTanh_inst|                                                                                                                             ; 1925.0 (1.0)         ; 2373.5 (1.0)                     ; 479.0 (0.0)                                       ; 30.5 (0.0)                       ; 160.0 (0.0)          ; 2049 (2)            ; 4118 (0)                  ; 0 (0)         ; 2432              ; 6     ; 6          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; getTanh                                                          ; getTanh      ;
;       |getTanh_internal:gettanh_internal_inst|                                                                                                        ; 1924.0 (0.0)         ; 2372.5 (0.0)                     ; 479.0 (0.0)                                       ; 30.5 (0.0)                       ; 160.0 (0.0)          ; 2047 (0)            ; 4118 (0)                  ; 0 (0)         ; 2432              ; 6     ; 6          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; getTanh_internal                                                 ; getTanh      ;
;          |acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|                                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_to_avm                                                    ; getTanh      ;
;          |getTanh_function_wrapper:getTanh_internal|                                                                                                  ; 1848.1 (0.3)         ; 2251.3 (0.5)                     ; 433.7 (0.2)                                       ; 30.5 (0.0)                       ; 160.0 (0.0)          ; 1992 (1)            ; 3870 (0)                  ; 0 (0)         ; 2432              ; 6     ; 6          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; getTanh_function_wrapper                                         ; getTanh      ;
;             |getTanh_function:thegetTanh_function|                                                                                                    ; 1847.8 (0.0)         ; 2250.8 (0.0)                     ; 433.5 (0.0)                                       ; 30.5 (0.0)                       ; 160.0 (0.0)          ; 1991 (0)            ; 3870 (0)                  ; 0 (0)         ; 2432              ; 6     ; 6          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; getTanh_function                                                 ; getTanh      ;
;                |getTanh_bb_B1_start:thebb_getTanh_B1_start|                                                                                           ; 47.6 (0.0)           ; 60.1 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                        ; getTanh_bb_B1_start                                              ; getTanh      ;
;                   |getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|                                                              ; 47.6 (0.0)           ; 60.1 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                   ; getTanh_bb_B1_start_stall_region                                 ; getTanh      ;
;                      |getTanh_B1_start_merge_reg:thegetTanh_B1_start_merge_reg|                                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_B1_start_merge_reg:thegetTanh_B1_start_merge_reg                                                                                                                                                                                                                                                                                                          ; getTanh_B1_start_merge_reg                                       ; getTanh      ;
;                      |getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x|         ; 16.3 (0.0)           ; 28.8 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x                                                                                                                                                                                                                                            ; getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0         ; getTanh      ;
;                         |hld_iord:theiord|                                                                                                            ; 16.3 (0.0)           ; 28.8 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x|hld_iord:theiord                                                                                                                                                                                                                           ; hld_iord                                                         ; getTanh      ;
;                            |hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                           ; 16.3 (0.0)           ; 28.8 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                            ; hld_iord_stall_valid                                             ; getTanh      ;
;                               |acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                           ; 16.3 (16.3)          ; 28.8 (28.8)                      ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                ; acl_staging_reg                                                  ; getTanh      ;
;                      |getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh3_gettanh6| ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh3_gettanh6                                                                                                                                                                                                                                    ; getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0 ; getTanh      ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh3_gettanh1|                                                   ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh3_gettanh6|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh3_gettanh1                                                                                                                                                          ; acl_ffwdsrc                                                      ; getTanh      ;
;                      |getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh7| ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh7                                                                                                                                                                                                                                    ; getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0 ; getTanh      ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh1|                                                   ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh7|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh1                                                                                                                                                          ; acl_ffwdsrc                                                      ; getTanh      ;
;                      |getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1|                 ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1                                                                                                                                                                                                                                                    ; getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0        ; getTanh      ;
;                         |getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg|      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg                                                                                                                             ; getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg    ; getTanh      ;
;                |getTanh_bb_B2:thebb_getTanh_B2|                                                                                                       ; 13.6 (0.0)           ; 22.0 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; getTanh_bb_B2                                                    ; getTanh      ;
;                   |getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|                                                                          ; 13.6 (0.0)           ; 22.0 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                           ; getTanh_bb_B2_stall_region                                       ; getTanh      ;
;                      |getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1|               ; 1.6 (0.0)            ; 2.1 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1                                                                                                                                                                                                                                                                          ; getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0       ; getTanh      ;
;                         |hld_iowr:theiowr|                                                                                                            ; 1.6 (0.0)            ; 2.1 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1|hld_iowr:theiowr                                                                                                                                                                                                                                                         ; hld_iowr                                                         ; getTanh      ;
;                            |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                           ; 1.6 (1.6)            ; 2.1 (2.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                          ; hld_iowr_stall_valid                                             ; getTanh      ;
;                      |getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0|                                   ; 9.3 (0.0)            ; 17.7 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0                                                                                                                                                                                                                                                                                              ; getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0                 ; getTanh      ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh1|                                                                     ; 9.3 (9.3)            ; 17.7 (17.7)                      ; 8.4 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh1                                                                                                                                                                                                                                      ; acl_ffwddst                                                      ; getTanh      ;
;                      |getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2|                   ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2                                                                                                                                                                                                                                                                              ; getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0         ; getTanh      ;
;                         |acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gettanh1|                                                                ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gettanh1                                                                                                                                                                                                                 ; acl_push                                                         ; getTanh      ;
;                            |acl_token_fifo_counter:fifo|                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gettanh1|acl_token_fifo_counter:fifo                                                                                                                                                                                     ; acl_token_fifo_counter                                           ; getTanh      ;
;                |getTanh_bb_B2_sr_0:thebb_getTanh_B2_sr_0_aunroll_x|                                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2_sr_0:thebb_getTanh_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                ; getTanh_bb_B2_sr_0                                               ; getTanh      ;
;                |getTanh_bb_B3:thebb_getTanh_B3|                                                                                                       ; 1781.5 (0.0)         ; 2163.7 (0.0)                     ; 412.6 (0.0)                                       ; 30.5 (0.0)                       ; 160.0 (0.0)          ; 1972 (0)            ; 3697 (0)                  ; 0 (0)         ; 2432              ; 6     ; 6          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; getTanh_bb_B3                                                    ; getTanh      ;
;                   |getTanh_B3_branch:thegetTanh_B3_branch|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_B3_branch:thegetTanh_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                             ; getTanh_B3_branch                                                ; getTanh      ;
;                   |getTanh_B3_merge:thegetTanh_B3_merge|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_B3_merge:thegetTanh_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                               ; getTanh_B3_merge                                                 ; getTanh      ;
;                   |getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|                                                                          ; 1778.4 (843.9)       ; 2160.7 (1009.3)                  ; 412.8 (185.1)                                     ; 30.5 (19.7)                      ; 160.0 (0.0)          ; 1967 (766)          ; 3696 (1902)               ; 0 (0)         ; 2432              ; 6     ; 6          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                           ; getTanh_bb_B3_stall_region                                       ; getTanh      ;
;                      |acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|                                                                  ; 26.0 (8.0)           ; 49.0 (8.0)                       ; 23.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (32)             ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_data_fifo:fifo|                                                                                                          ; 1.0 (1.0)            ; 16.8 (16.8)                      ; 15.8 (15.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_staging_reg:staging_reg|                                                                                                 ; 17.0 (17.0)          ; 24.2 (24.2)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                 ; acl_staging_reg                                                  ; getTanh      ;
;                      |acl_data_fifo:thebubble_out_i_add6_gettanh26_im8_cma_data_reg|                                                                  ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im8_cma_data_reg                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_data_fifo:fifo|                                                                                                          ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im8_cma_data_reg|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_staging_reg:staging_reg|                                                                                                 ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im8_cma_data_reg|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                 ; acl_staging_reg                                                  ; getTanh      ;
;                      |acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|                                                                  ; 15.1 (3.5)           ; 19.8 (3.5)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_data_fifo:fifo|                                                                                                          ; 4.3 (4.3)            ; 6.7 (6.7)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_staging_reg:staging_reg|                                                                                                 ; 7.3 (7.3)            ; 9.6 (9.6)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                 ; acl_staging_reg                                                  ; getTanh      ;
;                      |acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|                                                                  ; 26.9 (7.8)           ; 45.3 (7.8)                       ; 19.3 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 67 (32)             ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_data_fifo:fifo|                                                                                                          ; 1.1 (1.1)            ; 16.6 (16.6)                      ; 15.6 (15.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_staging_reg:staging_reg|                                                                                                 ; 17.8 (17.8)          ; 20.9 (20.9)                      ; 3.9 (3.9)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 33 (33)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                 ; acl_staging_reg                                                  ; getTanh      ;
;                      |acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg|                                                                  ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_data_fifo:fifo|                                                                                                          ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_staging_reg:staging_reg|                                                                                                 ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                 ; acl_staging_reg                                                  ; getTanh      ;
;                      |acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|                                                                  ; 12.0 (3.5)           ; 18.9 (3.5)                       ; 7.1 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 31 (14)             ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_data_fifo:fifo|                                                                                                          ; 0.8 (0.8)            ; 7.5 (7.5)                        ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_staging_reg:staging_reg|                                                                                                 ; 7.7 (7.7)            ; 7.9 (7.9)                        ; 0.4 (0.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                 ; acl_staging_reg                                                  ; getTanh      ;
;                      |acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|                                                                   ; 32.8 (8.3)           ; 38.8 (8.1)                       ; 7.8 (0.3)                                         ; 1.8 (0.5)                        ; 0.0 (0.0)            ; 65 (31)             ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg                                                                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_data_fifo:fifo|                                                                                                          ; 6.8 (6.8)            ; 12.5 (12.5)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_staging_reg:staging_reg|                                                                                                 ; 17.7 (17.7)          ; 18.2 (18.2)                      ; 1.7 (1.7)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                  ; acl_staging_reg                                                  ; getTanh      ;
;                      |acl_data_fifo:thebubble_out_i_mul_gettanh22_im8_cma_data_reg|                                                                   ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im8_cma_data_reg                                                                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_data_fifo:fifo|                                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im8_cma_data_reg|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_staging_reg:staging_reg|                                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im8_cma_data_reg|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                  ; acl_staging_reg                                                  ; getTanh      ;
;                      |acl_data_fifo:thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|                                                                   ; 14.2 (3.0)           ; 19.3 (3.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (13)             ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_ma3_cma_data_reg                                                                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_data_fifo:fifo|                                                                                                          ; 3.5 (3.5)            ; 5.5 (5.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_staging_reg:staging_reg|                                                                                                 ; 7.4 (7.4)            ; 10.8 (10.8)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                  ; acl_staging_reg                                                  ; getTanh      ;
;                      |acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|                                                                        ; 23.3 (0.0)           ; 30.8 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 64 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo                                                                                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_fifo:fifo|                                                                                                               ; 23.3 (0.0)           ; 30.8 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 64 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; getTanh      ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                   ; 23.3 (0.0)           ; 30.8 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 64 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; getTanh      ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                         ; 23.3 (3.3)           ; 30.8 (3.4)                       ; 7.6 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (6)              ; 64 (4)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                          ; 2.5 (0.0)            ; 3.6 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                      ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 2.5 (2.5)            ; 3.6 (3.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                          ; 1.8 (0.0)            ; 3.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                      ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 1.8 (1.8)            ; 3.5 (3.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                           ; -0.5 (-0.5)          ; 1.3 (1.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                       ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                ; 7.4 (6.9)            ; 9.0 (7.5)                        ; 1.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (12)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                   ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                              ; 8.7 (8.5)            ; 10.0 (8.5)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (14)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                 ; acl_reset_handler                                                ; getTanh      ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                 ; altera_syncram                                                   ; work         ;
;                                     |altera_syncram_8272:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated                                                                                                                                                              ; altera_syncram_8272                                              ; work         ;
;                                        |altsyncram_j7b4:altsyncram1|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1                                                                                                                                  ; altsyncram_j7b4                                                  ; work         ;
;                      |acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|                                    ; 15.7 (0.0)           ; 21.5 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_fifo:fifo|                                                                                                               ; 15.7 (0.0)           ; 21.5 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                 ; acl_fifo                                                         ; getTanh      ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                   ; 15.7 (0.0)           ; 21.5 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; getTanh      ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                         ; 15.7 (1.2)           ; 21.5 (2.0)                       ; 5.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (3)              ; 41 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                   ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                ; 7.9 (7.4)            ; 10.0 (8.5)                       ; 2.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (12)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                               ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                              ; 6.6 (6.3)            ; 8.0 (6.5)                        ; 1.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                             ; acl_reset_handler                                                ; getTanh      ;
;                      |acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|                                       ; 23.8 (0.0)           ; 32.5 (0.0)                       ; 9.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 63 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_fifo:fifo|                                                                                                               ; 23.8 (0.0)           ; 32.5 (0.0)                       ; 9.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 63 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                    ; acl_fifo                                                         ; getTanh      ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                   ; 23.8 (0.0)           ; 32.5 (0.0)                       ; 9.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 63 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; getTanh      ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                         ; 23.8 (3.3)           ; 32.5 (5.0)                       ; 9.2 (1.7)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 41 (7)              ; 63 (3)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                          ; 2.5 (0.0)            ; 3.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                     ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 2.5 (2.5)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                            ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                          ; 1.8 (0.0)            ; 3.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                     ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 1.8 (1.8)            ; 3.5 (3.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                            ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                      ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                ; 9.1 (7.9)            ; 9.5 (8.0)                        ; 0.9 (0.4)                                         ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 14 (13)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                  ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                              ; 7.1 (6.8)            ; 9.5 (8.0)                        ; 2.4 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (14)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                ; acl_reset_handler                                                ; getTanh      ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                                ; altera_syncram                                                   ; work         ;
;                                     |altera_syncram_8272:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated                                                                                                                             ; altera_syncram_8272                                              ; work         ;
;                                        |altsyncram_j7b4:altsyncram1|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1                                                                                                 ; altsyncram_j7b4                                                  ; work         ;
;                      |acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|                                                               ; 20.6 (0.0)           ; 26.4 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 57 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_fifo:fifo|                                                                                                               ; 20.6 (0.0)           ; 26.4 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 57 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                            ; acl_fifo                                                         ; getTanh      ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                   ; 20.6 (0.0)           ; 26.4 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 57 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; getTanh      ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                         ; 20.6 (2.5)           ; 26.4 (2.6)                       ; 5.8 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (5)              ; 57 (4)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                       ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                          ; 2.0 (0.0)            ; 3.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 2.0 (2.0)            ; 3.5 (3.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                          ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                              ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                ; 6.8 (6.0)            ; 7.5 (6.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (11)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                          ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                              ; 7.0 (7.0)            ; 8.5 (7.2)                        ; 1.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (14)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                        ; acl_reset_handler                                                ; getTanh      ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                        ; altera_syncram                                                   ; work         ;
;                                     |altera_syncram_4v62:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated                                                                                                                                                     ; altera_syncram_4v62                                              ; work         ;
;                                        |altsyncram_f4b4:altsyncram1|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1                                                                                                                         ; altsyncram_f4b4                                                  ; work         ;
;                      |acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|                                                               ; 22.5 (0.0)           ; 31.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 58 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_fifo:fifo|                                                                                                               ; 22.5 (0.0)           ; 31.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 58 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                            ; acl_fifo                                                         ; getTanh      ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                   ; 22.5 (0.0)           ; 31.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 58 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; getTanh      ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                         ; 22.5 (1.8)           ; 31.0 (3.0)                       ; 8.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (5)              ; 58 (4)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                       ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                          ; 2.0 (0.0)            ; 3.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                          ; 1.5 (0.0)            ; 2.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 1.5 (1.5)            ; 2.8 (2.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                              ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                ; 8.0 (7.7)            ; 9.0 (7.7)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                          ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                              ; 9.2 (9.2)            ; 11.8 (10.3)                      ; 2.6 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (15)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                        ; acl_reset_handler                                                ; getTanh      ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                        ; altera_syncram                                                   ; work         ;
;                                     |altera_syncram_4v62:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated                                                                                                                                                     ; altera_syncram_4v62                                              ; work         ;
;                                        |altsyncram_f4b4:altsyncram1|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1                                                                                                                         ; altsyncram_f4b4                                                  ; work         ;
;                      |acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|                                                                           ; 27.8 (0.0)           ; 32.0 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 29 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_fifo:fifo|                                                                                                               ; 27.8 (0.0)           ; 32.0 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 29 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; getTanh      ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                   ; 27.8 (0.0)           ; 32.0 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 29 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; getTanh      ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                         ; 27.8 (2.4)           ; 32.0 (2.4)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 29 (5)              ; 47 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                          ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                                                         ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                          ; 1.3 (0.0)            ; 1.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                                                         ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                           ; -0.3 (-0.3)          ; 0.9 (0.9)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                ; 5.8 (5.0)            ; 6.5 (5.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                      ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                              ; 7.0 (7.0)            ; 8.4 (7.2)                        ; 1.4 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                    ; acl_reset_handler                                                ; getTanh      ;
;                                  |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                      ; altdpram                                                         ; work         ;
;                                     |dpram_qp32:auto_generated|                                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_qp32:auto_generated                                                                                                                                                                            ; dpram_qp32                                                       ; work         ;
;                      |acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|                                      ; 19.8 (0.0)           ; 27.1 (0.0)                       ; 7.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 57 (0)                    ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_fifo:fifo|                                                                                                               ; 19.8 (0.0)           ; 27.1 (0.0)                       ; 7.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 57 (0)                    ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                   ; acl_fifo                                                         ; getTanh      ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                   ; 19.8 (0.0)           ; 27.1 (0.0)                       ; 7.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 57 (0)                    ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; getTanh      ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                         ; 19.8 (2.0)           ; 27.1 (3.0)                       ; 7.8 (1.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 36 (5)              ; 57 (3)                    ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                          ; 2.0 (0.0)            ; 3.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                    ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 2.0 (2.0)            ; 3.5 (3.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                           ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                          ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                    ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                           ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                ; 7.0 (6.4)            ; 7.5 (6.0)                        ; 1.0 (0.0)                                         ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 12 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                 ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                              ; 6.5 (6.2)            ; 9.2 (7.7)                        ; 2.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (13)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                               ; acl_reset_handler                                                ; getTanh      ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                               ; altera_syncram                                                   ; work         ;
;                                     |altera_syncram_m272:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_m272:auto_generated                                                                                                                            ; altera_syncram_m272                                              ; work         ;
;                                        |altsyncram_18b4:altsyncram1|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1920              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_m272:auto_generated|altsyncram_18b4:altsyncram1                                                                                                ; altsyncram_18b4                                                  ; work         ;
;                      |acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|                                           ; 37.5 (0.0)           ; 44.8 (0.0)                       ; 7.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 62 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; getTanh      ;
;                         |acl_fifo:fifo|                                                                                                               ; 37.5 (0.0)           ; 44.8 (0.0)                       ; 7.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 62 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; getTanh      ;
;                            |hld_fifo:hld_fifo_inst|                                                                                                   ; 37.5 (0.0)           ; 44.8 (0.0)                       ; 7.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 62 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; getTanh      ;
;                               |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                         ; 37.5 (4.2)           ; 44.8 (4.3)                       ; 7.8 (0.2)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 56 (6)              ; 62 (4)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                  |acl_lfsr:ram_rd_addr_inst|                                                                                          ; 2.0 (0.0)            ; 3.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                                                                         ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 2.0 (2.0)            ; 3.7 (3.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_lfsr:ram_wr_addr_inst|                                                                                          ; 1.8 (0.0)            ; 3.3 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                                                                         ; acl_lfsr                                                         ; getTanh      ;
;                                     |fibonacci_lfsr:lfsr_inst|                                                                                        ; 1.8 (1.8)            ; 3.3 (3.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                                                                                ; fibonacci_lfsr                                                   ; getTanh      ;
;                                  |acl_reset_handler:acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                                                                          ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                ; 15.7 (14.7)          ; 17.2 (15.7)                      ; 1.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (23)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                      ; acl_reset_handler                                                ; getTanh      ;
;                                  |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                              ; 13.8 (13.2)          ; 15.2 (13.5)                      ; 1.8 (0.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 21 (20)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                    ; acl_reset_handler                                                ; getTanh      ;
;                                  |altera_syncram:gen_ram.gen_m20k.altera_syncram|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram                                                                                                                                                                    ; altera_syncram                                                   ; work         ;
;                                     |altera_syncram_8272:auto_generated|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated                                                                                                                                 ; altera_syncram_8272                                              ; work         ;
;                                        |altsyncram_j7b4:altsyncram1|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1                                                                                                     ; altsyncram_j7b4                                                  ; work         ;
;                      |acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|                                                      ; 11.4 (11.4)          ; 12.2 (12.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                 ; acl_valid_fifo_counter                                           ; getTanh      ;
;                      |acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|                                                      ; 10.8 (10.8)          ; 16.5 (16.5)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg                                                                                                                                                                                                                                                                                                                 ; acl_valid_fifo_counter                                           ; getTanh      ;
;                      |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg|                             ; 7.0 (7.0)            ; 8.5 (8.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg                                                                                                                                                                                                                                                                                        ; acl_valid_fifo_counter                                           ; getTanh      ;
;                      |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg|                                            ; 9.2 (9.2)            ; 11.1 (11.1)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg                                                                                                                                                                                                                                                                                                       ; acl_valid_fifo_counter                                           ; getTanh      ;
;                      |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg|                                  ; 9.3 (9.3)            ; 10.9 (10.9)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; getTanh      ;
;                      |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_1_reg|                                       ; 9.3 (9.3)            ; 10.3 (10.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_1_reg                                                                                                                                                                                                                                                                                                  ; acl_valid_fifo_counter                                           ; getTanh      ;
;                      |dspba_delay_ver:i_masked_gettanh43_delay|                                                                                       ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|dspba_delay_ver:i_masked_gettanh43_delay                                                                                                                                                                                                                                                                                                                                                  ; dspba_delay_ver                                                  ; getTanh      ;
;                      |getTanh_B3_merge_reg:thegetTanh_B3_merge_reg_aunroll_x|                                                                         ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_B3_merge_reg:thegetTanh_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                    ; getTanh_B3_merge_reg                                             ; getTanh      ;
;                      |getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17| ; 10.0 (0.0)           ; 13.1 (0.0)                       ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17                                                                                                                                                                                                                                                            ; getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0 ; getTanh      ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|                                                    ; 10.0 (10.0)          ; 13.1 (13.1)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1                                                                                                                                                                                   ; acl_ffwddst                                                      ; getTanh      ;
;                      |getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12| ; 8.2 (0.0)            ; 14.5 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12                                                                                                                                                                                                                                                            ; getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0 ; getTanh      ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh1|                                                    ; 8.2 (8.2)            ; 14.5 (14.5)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh1                                                                                                                                                                                   ; acl_ffwddst                                                      ; getTanh      ;
;                      |getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42|      ; 16.5 (0.0)           ; 17.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42                                                                                                                                                                                                                                                                 ; getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0   ; getTanh      ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh1|                                                       ; 16.5 (16.5)          ; 17.0 (17.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh1                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; getTanh      ;
;                      |getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|                                                    ; 114.8 (0.0)          ; 125.6 (0.0)                      ; 12.2 (0.0)                                        ; 1.5 (0.0)                        ; 50.0 (0.0)           ; 98 (0)              ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28                                                                                                                                                                                                                                                                                                               ; getTanh_i_llvm_fpga_mem_memdep_gettanh0                          ; getTanh      ;
;                         |lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|                                                                                  ; 114.8 (0.0)          ; 125.6 (0.0)                      ; 12.2 (0.0)                                        ; 1.5 (0.0)                        ; 50.0 (0.0)           ; 98 (0)              ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; getTanh      ;
;                            |lsu_pipelined_write:pipelined_write|                                                                                      ; 114.8 (13.8)         ; 125.6 (14.5)                     ; 12.2 (0.7)                                        ; 1.5 (0.0)                        ; 50.0 (0.0)           ; 98 (24)             ; 109 (13)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write                                                                                                                                                                                                                                ; lsu_pipelined_write                                              ; getTanh      ;
;                               |hld_fifo:data_fifo|                                                                                                    ; 59.9 (0.0)           ; 66.0 (0.0)                       ; 7.6 (0.0)                                         ; 1.5 (0.0)                        ; 40.0 (0.0)           ; 30 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo                                                                                                                                                                                                             ; hld_fifo                                                         ; getTanh      ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                      ; 59.9 (3.3)           ; 66.0 (5.1)                       ; 7.6 (1.8)                                         ; 1.5 (0.0)                        ; 40.0 (0.0)           ; 30 (7)              ; 45 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                                               ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                       ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                                                     ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                            ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                       ; 1.2 (0.0)            ; 2.7 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                                                     ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 1.2 (1.2)            ; 2.7 (2.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                                            ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                                      ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                             ; 5.8 (5.3)            ; 6.7 (5.0)                        ; 1.6 (0.4)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                                                  ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                           ; 6.5 (5.8)            ; 8.7 (7.2)                        ; 2.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                                         ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                                ; acl_reset_handler                                                ; getTanh      ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                                                  ; altdpram                                                         ; work         ;
;                                        |dpram_jr32:auto_generated|                                                                                    ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated                                                                                        ; dpram_jr32                                                       ; work         ;
;                               |hld_fifo:nop_fifo|                                                                                                     ; 41.1 (0.0)           ; 45.0 (0.0)                       ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 44 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo                                                                                                                                                                                                              ; hld_fifo                                                         ; getTanh      ;
;                                  |acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|                                                       ; 41.1 (10.1)          ; 45.0 (10.1)                      ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 44 (13)             ; 51 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst                                                                                                                                                 ; acl_latency_one_ram_fifo                                         ; getTanh      ;
;                                     |acl_lfsr:m20k_rdaddr_inst|                                                                                       ; 1.5 (0.0)            ; 2.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst                                                                                                                       ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 1.5 (1.5)            ; 2.1 (2.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst                                                                                              ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_lfsr:m20k_wraddr_inst|                                                                                       ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst                                                                                                                       ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst                                                                                              ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; -0.2 (-0.2)          ; 0.7 (0.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                                        ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|                                      ; 8.6 (8.0)            ; 9.2 (8.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst                                                                      ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst                             ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                           ; 9.3 (8.8)            ; 11.3 (10.0)                      ; 1.9 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (14)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                                           ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                                  ; acl_reset_handler                                                ; getTanh      ;
;                                     |altdpram:gen_mlab.gen_mlab_reg.altdpram_component|                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component                                                                                               ; altdpram                                                         ; work         ;
;                                        |dpram_g432:auto_generated|                                                                                    ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated                                                                     ; dpram_g432                                                       ; work         ;
;                      |getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|                                ; 132.6 (0.0)          ; 156.4 (0.0)                      ; 26.8 (0.0)                                        ; 3.0 (0.0)                        ; 50.0 (0.0)           ; 122 (0)             ; 185 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15                                                                                                                                                                                                                                                                                           ; getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0                ; getTanh      ;
;                         |getTanh_readdata_reg_unnamed_7_getTanh0:thereaddata_reg_unnamed_getTanh7_getTanh0|                                           ; 8.0 (8.0)            ; 10.1 (10.1)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|getTanh_readdata_reg_unnamed_7_getTanh0:thereaddata_reg_unnamed_getTanh7_getTanh0                                                                                                                                                                                                         ; getTanh_readdata_reg_unnamed_7_getTanh0                          ; getTanh      ;
;                         |lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|                                                                        ; 124.6 (0.0)          ; 146.3 (0.0)                      ; 24.8 (0.0)                                        ; 3.0 (0.0)                        ; 50.0 (0.0)           ; 121 (0)             ; 153 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1                                                                                                                                                                                                                                      ; lsu_top                                                          ; getTanh      ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                        ; 124.6 (7.2)          ; 146.3 (8.4)                      ; 24.8 (1.3)                                        ; 3.0 (0.0)                        ; 50.0 (0.0)           ; 121 (15)            ; 153 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                    ; lsu_pipelined_read                                               ; getTanh      ;
;                               |hld_fifo:data_fifo|                                                                                                    ; 41.8 (0.0)           ; 50.3 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 38 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo                                                                                                                                                                                 ; hld_fifo                                                         ; getTanh      ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                      ; 41.8 (5.3)           ; 50.3 (5.7)                       ; 8.5 (0.3)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 38 (9)              ; 48 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                   ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                       ; 1.5 (0.0)            ; 2.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                         ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 1.5 (1.5)            ; 2.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                       ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                         ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                          ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                             ; 7.3 (6.3)            ; 9.0 (7.5)                        ; 1.8 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                               ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                      ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                           ; 6.7 (7.2)            ; 9.5 (7.8)                        ; 2.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (14)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                             ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; -0.5 (-0.5)          ; 1.7 (1.7)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                    ; acl_reset_handler                                                ; getTanh      ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                      ; altdpram                                                         ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                    ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                            ; dpram_er32                                                       ; work         ;
;                               |hld_fifo:input_fifo|                                                                                                   ; 40.3 (0.0)           ; 44.3 (0.0)                       ; 7.1 (0.0)                                         ; 3.0 (0.0)                        ; 20.0 (0.0)           ; 29 (0)              ; 46 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo                                                                                                                                                                                ; hld_fifo                                                         ; getTanh      ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                      ; 40.3 (2.5)           ; 44.3 (3.8)                       ; 7.1 (1.4)                                         ; 3.0 (0.2)                        ; 20.0 (0.0)           ; 29 (6)              ; 46 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                  ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                       ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                        ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                               ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                       ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                        ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                               ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                         ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                             ; 6.5 (5.0)            ; 6.5 (5.0)                        ; 0.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                              ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                     ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                           ; 6.3 (5.8)            ; 8.0 (6.5)                        ; 2.4 (1.4)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 11 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                            ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                   ; acl_reset_handler                                                ; getTanh      ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                     ; altdpram                                                         ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                    ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                           ; dpram_er32                                                       ; work         ;
;                               |hld_fifo:nop_fifo|                                                                                                     ; 35.3 (0.0)           ; 43.3 (0.0)                       ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 39 (0)              ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo                                                                                                                                                                                  ; hld_fifo                                                         ; getTanh      ;
;                                  |acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|                                                       ; 35.3 (9.2)           ; 43.3 (9.4)                       ; 7.9 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 39 (13)             ; 52 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst                                                                                                                     ; acl_latency_one_ram_fifo                                         ; getTanh      ;
;                                     |acl_lfsr:m20k_rdaddr_inst|                                                                                       ; 1.3 (0.0)            ; 2.7 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst                                                                                           ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 1.3 (1.3)            ; 2.7 (2.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst                                                                  ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_lfsr:m20k_wraddr_inst|                                                                                       ; 1.2 (0.0)            ; 1.6 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst                                                                                           ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 1.2 (1.2)            ; 1.6 (1.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst                                                                  ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; -0.7 (-0.7)          ; 1.3 (1.3)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                            ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|                                      ; 7.2 (7.2)            ; 8.8 (8.0)                        ; 1.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst                                          ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                           ; 7.3 (7.3)            ; 9.5 (8.5)                        ; 2.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                               ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst      ; acl_reset_handler                                                ; getTanh      ;
;                                     |altdpram:gen_mlab.gen_mlab_reg.altdpram_component|                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component                                                                   ; altdpram                                                         ; work         ;
;                                        |dpram_g432:auto_generated|                                                                                    ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated                                         ; dpram_g432                                                       ; work         ;
;                      |getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|                                ; 122.5 (0.0)          ; 144.7 (0.0)                      ; 23.2 (0.0)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 105 (0)             ; 190 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19                                                                                                                                                                                                                                                                                           ; getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0                ; getTanh      ;
;                         |getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|                                           ; 9.0 (9.0)            ; 11.1 (11.1)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1                                                                                                                                                                                                         ; getTanh_readdata_reg_unnamed_9_getTanh1                          ; getTanh      ;
;                         |lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|                                                                        ; 113.5 (0.0)          ; 133.7 (0.0)                      ; 21.1 (0.0)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 104 (0)             ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1                                                                                                                                                                                                                                      ; lsu_top                                                          ; getTanh      ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                        ; 113.5 (5.3)          ; 133.7 (5.7)                      ; 21.1 (0.3)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 104 (12)            ; 143 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                    ; lsu_pipelined_read                                               ; getTanh      ;
;                               |hld_fifo:data_fifo|                                                                                                    ; 41.8 (0.0)           ; 48.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 31 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo                                                                                                                                                                                 ; hld_fifo                                                         ; getTanh      ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                      ; 41.8 (4.7)           ; 48.0 (4.8)                       ; 6.8 (0.2)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 31 (7)              ; 44 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                   ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                       ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                         ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                       ; 1.2 (0.0)            ; 2.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                         ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 1.2 (1.2)            ; 2.5 (2.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                                ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                          ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                             ; 7.7 (6.5)            ; 8.0 (6.5)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (9)              ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                               ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                      ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                           ; 6.3 (5.9)            ; 9.0 (7.5)                        ; 2.8 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                             ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                    ; acl_reset_handler                                                ; getTanh      ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                      ; altdpram                                                         ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                    ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                            ; dpram_er32                                                       ; work         ;
;                               |hld_fifo:input_fifo|                                                                                                   ; 36.9 (0.0)           ; 42.8 (0.0)                       ; 6.3 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 28 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo                                                                                                                                                                                ; hld_fifo                                                         ; getTanh      ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                      ; 36.9 (2.4)           ; 42.8 (2.8)                       ; 6.3 (0.4)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 28 (5)              ; 45 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                                                                  ; acl_mid_speed_fifo                                               ; getTanh      ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                       ; 1.8 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                                                        ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                                                               ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                       ; 1.3 (0.0)            ; 2.1 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                                                        ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 1.3 (1.3)            ; 2.1 (2.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                                                               ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                                         ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                             ; 5.3 (5.0)            ; 6.3 (4.8)                        ; 1.2 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                                                              ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst                                     ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                           ; 5.7 (5.4)            ; 7.8 (6.5)                        ; 2.2 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                                            ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst                   ; acl_reset_handler                                                ; getTanh      ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                                                     ; altdpram                                                         ; work         ;
;                                        |dpram_er32:auto_generated|                                                                                    ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated                                                           ; dpram_er32                                                       ; work         ;
;                               |hld_fifo:nop_fifo|                                                                                                     ; 29.5 (0.0)           ; 37.3 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 33 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo                                                                                                                                                                                  ; hld_fifo                                                         ; getTanh      ;
;                                  |acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|                                                       ; 29.5 (6.7)           ; 37.3 (6.9)                       ; 7.7 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 33 (10)             ; 48 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst                                                                                                                     ; acl_latency_one_ram_fifo                                         ; getTanh      ;
;                                     |acl_lfsr:m20k_rdaddr_inst|                                                                                       ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst                                                                                           ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst                                                                  ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_lfsr:m20k_wraddr_inst|                                                                                       ; 1.2 (0.0)            ; 2.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst                                                                                           ; acl_lfsr                                                         ; getTanh      ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                     ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst                                                                  ; fibonacci_lfsr                                                   ; getTanh      ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                        ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                                            ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|                                      ; 4.5 (4.6)            ; 6.5 (5.3)                        ; 1.9 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (8)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst                                          ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; -0.1 (-0.1)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst ; acl_reset_handler                                                ; getTanh      ;
;                                     |acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|                                           ; 5.7 (5.1)            ; 7.9 (6.7)                        ; 2.2 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst                                               ; acl_tessellated_incr_decr_threshold                              ; getTanh      ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                     ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst      ; acl_reset_handler                                                ; getTanh      ;
;                                     |altdpram:gen_mlab.gen_mlab_reg.altdpram_component|                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component                                                                   ; altdpram                                                         ; work         ;
;                                        |dpram_g432:auto_generated|                                                                                    ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated                                         ; dpram_g432                                                       ; work         ;
;                      |getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|                                   ; 19.4 (0.0)           ; 22.4 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4                                                                                                                                                                                                                                                                                              ; getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0                 ; getTanh      ;
;                         |acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|                                                                    ; 17.7 (0.0)           ; 20.0 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1                                                                                                                                                                                                                                     ; acl_pipeline                                                     ; getTanh      ;
;                            |acl_pop:pop1|                                                                                                             ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_pop:pop1                                                                                                                                                                                                                        ; acl_pop                                                          ; getTanh      ;
;                            |acl_pop:pop2|                                                                                                             ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_pop:pop2                                                                                                                                                                                                                        ; acl_pop                                                          ; getTanh      ;
;                            |acl_push:push|                                                                                                            ; 14.4 (2.4)           ; 15.8 (2.9)                       ; 1.4 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (5)              ; 17 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push                                                                                                                                                                                                                       ; acl_push                                                         ; getTanh      ;
;                               |acl_data_fifo:fifo|                                                                                                    ; 12.0 (0.0)           ; 12.9 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo                                                                                                                                                                                                    ; acl_data_fifo                                                    ; getTanh      ;
;                                  |acl_data_fifo:fifo|                                                                                                 ; 10.3 (1.3)           ; 10.7 (1.3)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (3)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                 ; acl_data_fifo                                                    ; getTanh      ;
;                                     |acl_ll_fifo:fifo|                                                                                                ; 8.8 (8.8)            ; 9.5 (9.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                ; acl_ll_fifo                                                      ; getTanh      ;
;                                  |acl_staging_reg:staging_reg|                                                                                        ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                        ; acl_staging_reg                                                  ; getTanh      ;
;                         |getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg:thei_llvm_fpga_pipeline_keep_going_gettanh4_reg|                        ; 1.8 (1.8)            ; 2.4 (2.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg:thei_llvm_fpga_pipeline_keep_going_gettanh4_reg                                                                                                                                                                                         ; getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg             ; getTanh      ;
;                      |getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|                ; 9.5 (0.0)            ; 10.4 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32                                                                                                                                                                                                                                                                           ; getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0        ; getTanh      ;
;                         |acl_pop:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh1|                                                                ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|acl_pop:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh1                                                                                                                                                                                                              ; acl_pop                                                          ; getTanh      ;
;                         |getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg|    ; 6.7 (6.7)            ; 7.7 (7.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg                                                                                                                                                  ; getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg   ; getTanh      ;
;                      |getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14|                            ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14                                                                                                                                                                                                                                                                                       ; getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0              ; getTanh      ;
;                         |acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh1|                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh1                                                                                                                                                                                                                                ; acl_pop                                                          ; getTanh      ;
;                         |getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg|                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg                                                                                                                                                                          ; getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg         ; getTanh      ;
;                      |getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|                                    ; 17.8 (0.0)           ; 16.8 (0.0)                       ; 0.1 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10                                                                                                                                                                                                                                                                                               ; getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0                  ; getTanh      ;
;                         |acl_pop:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh1|                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|acl_pop:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh1                                                                                                                                                                                                                                            ; acl_pop                                                          ; getTanh      ;
;                         |getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg|                        ; 16.8 (16.8)          ; 16.0 (16.0)                      ; 0.2 (0.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg                                                                                                                                                                                          ; getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg             ; getTanh      ;
;                      |getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0|                               ; 2.0 (0.0)            ; 2.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0                                                                                                                                                                                                                                                                                          ; getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0               ; getTanh      ;
;                         |getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg|                    ; 2.0 (2.0)            ; 2.4 (2.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg                                                                                                                                                                                 ; getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg           ; getTanh      ;
;                      |getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5|                         ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5                                                                                                                                                                                                                                                                                    ; getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0            ; getTanh      ;
;                         |acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh1|                                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh1                                                                                                                                                                                                                           ; acl_pop                                                          ; getTanh      ;
;                         |getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg|              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg                                                                                                                                                                     ; getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg        ; getTanh      ;
;                      |getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|            ; 17.1 (0.0)           ; 20.8 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41                                                                                                                                                                                                                                                                       ; getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0      ; getTanh      ;
;                         |acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|                                                             ; 17.1 (0.0)           ; 20.8 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1                                                                                                                                                                                                       ; acl_push                                                         ; getTanh      ;
;                            |acl_data_fifo:fifo|                                                                                                       ; 17.1 (0.0)           ; 20.8 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; getTanh      ;
;                               |acl_data_fifo:fifo|                                                                                                    ; 13.9 (0.7)           ; 14.8 (1.0)                       ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                 ; acl_data_fifo                                                    ; getTanh      ;
;                                  |acl_ll_fifo:fifo|                                                                                                   ; 13.3 (13.3)          ; 13.8 (13.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                ; acl_ll_fifo                                                      ; getTanh      ;
;                               |acl_staging_reg:staging_reg|                                                                                           ; 3.2 (3.2)            ; 6.0 (6.0)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                        ; acl_staging_reg                                                  ; getTanh      ;
;                      |getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|                           ; 8.8 (0.0)            ; 9.1 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9                                                                                                                                                                                                                                                                                      ; getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0             ; getTanh      ;
;                         |acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|                                                                    ; 8.8 (0.5)            ; 9.1 (0.7)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (1)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1                                                                                                                                                                                                                             ; acl_push                                                         ; getTanh      ;
;                            |acl_data_fifo:fifo|                                                                                                       ; 8.3 (0.0)            ; 8.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo                                                                                                                                                                                                          ; acl_data_fifo                                                    ; getTanh      ;
;                               |acl_data_fifo:fifo|                                                                                                    ; 6.6 (1.3)            ; 6.6 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (3)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                       ; acl_data_fifo                                                    ; getTanh      ;
;                                  |acl_ll_fifo:fifo|                                                                                                   ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                      ; acl_ll_fifo                                                      ; getTanh      ;
;                               |acl_staging_reg:staging_reg|                                                                                           ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                              ; acl_staging_reg                                                  ; getTanh      ;
;                      |getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|                        ; 5.8 (0.0)            ; 6.8 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29                                                                                                                                                                                                                                                                                   ; getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0            ; getTanh      ;
;                         |acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|                                                                   ; 5.8 (2.2)            ; 6.8 (2.5)                        ; 1.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (4)              ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1                                                                                                                                                                                                                         ; acl_push                                                         ; getTanh      ;
;                            |acl_data_fifo:fifo|                                                                                                       ; 3.7 (0.0)            ; 4.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|acl_data_fifo:fifo                                                                                                                                                                                                      ; acl_data_fifo                                                    ; getTanh      ;
;                               |acl_data_fifo:fifo|                                                                                                    ; 3.0 (0.0)            ; 3.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                   ; acl_data_fifo                                                    ; getTanh      ;
;                                  |acl_ll_fifo:fifo|                                                                                                   ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                  ; acl_ll_fifo                                                      ; getTanh      ;
;                               |acl_staging_reg:staging_reg|                                                                                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                          ; acl_staging_reg                                                  ; getTanh      ;
;                      |getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|                                  ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36                                                                                                                                                                                                                                                                                             ; getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0                 ; getTanh      ;
;                         |acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|                                                                        ; 12.3 (0.5)           ; 12.3 (0.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (1)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1                                                                                                                                                                                                                                        ; acl_push                                                         ; getTanh      ;
;                            |acl_data_fifo:fifo|                                                                                                       ; 11.8 (0.0)           ; 11.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; getTanh      ;
;                               |acl_data_fifo:fifo|                                                                                                    ; 10.0 (0.7)           ; 10.0 (0.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                                  ; acl_data_fifo                                                    ; getTanh      ;
;                                  |acl_ll_fifo:fifo|                                                                                                   ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                 ; acl_ll_fifo                                                      ; getTanh      ;
;                               |acl_staging_reg:staging_reg|                                                                                           ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                                         ; acl_staging_reg                                                  ; getTanh      ;
;                      |getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|                                ; 34.6 (0.0)           ; 44.6 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31                                                                                                                                                                                                                                                                                           ; getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0                ; getTanh      ;
;                         |acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|                                                                       ; 34.6 (0.0)           ; 44.6 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1                                                                                                                                                                                                                                     ; acl_push                                                         ; getTanh      ;
;                            |acl_data_fifo:fifo|                                                                                                       ; 34.6 (0.0)           ; 44.6 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 111 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; getTanh      ;
;                               |acl_data_fifo:fifo|                                                                                                    ; 28.3 (0.0)           ; 29.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                               ; acl_data_fifo                                                    ; getTanh      ;
;                                  |acl_ll_fifo:fifo|                                                                                                   ; 28.3 (28.3)          ; 29.0 (29.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                              ; acl_ll_fifo                                                      ; getTanh      ;
;                               |acl_staging_reg:staging_reg|                                                                                           ; 6.3 (6.3)            ; 15.6 (15.6)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                                      ; acl_staging_reg                                                  ; getTanh      ;
;                      |getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|                          ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39                                                                                                                                                                                                                                                                                     ; getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0             ; getTanh      ;
;                         |acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|                                                                    ; 10.5 (0.3)           ; 10.5 (0.5)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (1)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1                                                                                                                                                                                                                            ; acl_push                                                         ; getTanh      ;
;                            |acl_data_fifo:fifo|                                                                                                       ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_data_fifo:fifo                                                                                                                                                                                                         ; acl_data_fifo                                                    ; getTanh      ;
;                               |acl_data_fifo:fifo|                                                                                                    ; 8.7 (1.0)            ; 8.7 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (2)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                      ; acl_data_fifo                                                    ; getTanh      ;
;                                  |acl_ll_fifo:fifo|                                                                                                   ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                     ; acl_ll_fifo                                                      ; getTanh      ;
;                               |acl_staging_reg:staging_reg|                                                                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                             ; acl_staging_reg                                                  ; getTanh      ;
;                      |getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|                     ; 7.2 (0.0)            ; 7.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7                                                                                                                                                                                                                                                                                ; getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0          ; getTanh      ;
;                         |acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|                                                                 ; 7.2 (0.0)            ; 7.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1                                                                                                                                                                                                                    ; acl_push                                                         ; getTanh      ;
;                            |acl_data_fifo:fifo|                                                                                                       ; 7.2 (0.0)            ; 7.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo                                                                                                                                                                                                 ; acl_data_fifo                                                    ; getTanh      ;
;                               |acl_data_fifo:fifo|                                                                                                    ; 5.8 (0.8)            ; 5.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (2)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; getTanh      ;
;                                  |acl_ll_fifo:fifo|                                                                                                   ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                             ; acl_ll_fifo                                                      ; getTanh      ;
;                               |acl_staging_reg:staging_reg|                                                                                           ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                     ; acl_staging_reg                                                  ; getTanh      ;
;                |getTanh_bb_B3_sr_1:thebb_getTanh_B3_sr_1_aunroll_x|                                                                                   ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3_sr_1:thebb_getTanh_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                ; getTanh_bb_B3_sr_1                                               ; getTanh      ;
;                |getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr:thei_llvm_fpga_pipeline_keep_going_gettanh4_sr|                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr:thei_llvm_fpga_pipeline_keep_going_gettanh4_sr                                                                                                                                                                                                                                                                                                                                                                                ; getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr              ; getTanh      ;
;                |getTanh_loop_limiter_0:theloop_limiter_getTanh0|                                                                                      ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_loop_limiter_0:theloop_limiter_getTanh0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; getTanh_loop_limiter_0                                           ; getTanh      ;
;                   |acl_loop_limiter:thelimiter|                                                                                                       ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_loop_limiter_0:theloop_limiter_getTanh0|acl_loop_limiter:thelimiter                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_loop_limiter                                                 ; getTanh      ;
;          |getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|                                                                        ; 75.5 (0.9)           ; 120.8 (1.1)                      ; 45.3 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 247 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; getTanh_internal_ic_18252752692117882361                         ; getTanh      ;
;             |acl_arb2:a[0].a|                                                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb2:a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_arb2                                                         ; getTanh      ;
;             |acl_arb2:a[1].a|                                                                                                                         ; 9.2 (9.2)            ; 15.5 (15.5)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb2:a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_arb2                                                         ; getTanh      ;
;             |acl_arb_pipeline_reg:dp[0].dp|                                                                                                           ; 15.3 (15.3)          ; 23.3 (23.3)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_arb_pipeline_reg                                             ; getTanh      ;
;             |acl_arb_pipeline_reg:dp[1].dp|                                                                                                           ; 8.2 (8.2)            ; 13.7 (13.7)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_arb_pipeline_reg                                             ; getTanh      ;
;             |acl_arb_pipeline_reg:dp[2].dp|                                                                                                           ; 16.3 (16.3)          ; 28.2 (28.2)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_arb_pipeline_reg                                             ; getTanh      ;
;             |acl_arb_pipeline_reg:dp[3].dp|                                                                                                           ; 8.2 (8.2)            ; 12.4 (12.4)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_arb_pipeline_reg                                             ; getTanh      ;
;             |acl_ic_agent_endpoint:s.s_endp|                                                                                                          ; 16.5 (0.0)           ; 25.9 (0.0)                       ; 9.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_agent_endpoint                                            ; getTanh      ;
;                |acl_ic_agent_rrp:rrp|                                                                                                                 ; 16.5 (10.3)          ; 25.9 (18.9)                      ; 9.4 (8.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 53 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_ic_agent_rrp                                                 ; getTanh      ;
;                   |acl_ll_fifo:read_fifo|                                                                                                             ; 6.2 (6.2)            ; 7.0 (7.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ll_fifo                                                      ; getTanh      ;
;             |acl_ic_host_endpoint:m[0].m_endp|                                                                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_ic_host_endpoint                                             ; getTanh      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Location             ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y1_N45   ; 4587    ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|o_valid~0                                                                                                                            ; LABCELL_X22_Y35_N15  ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                              ; FF_X21_Y36_N29       ; 127     ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh1|valid_reg~1                                                                                                                                                                                                                                                                ; LABCELL_X21_Y27_N24  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_im0_cma_backEN~0                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X15_Y21_N39  ; 37      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_add6_gettanh26_sums_result_add_0_0_p1_of_2_backEN~0                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X15_Y22_N45  ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_cmp2_gettanh20_backEN~0                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y26_N57 ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_backEN~0                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y30_N0   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_BitJoin_for_q_backStall[0]                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X21_Y34_N42  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mptr_bitcast_index40_gettanh0_add_x_p1_of_2_backEN~0                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y35_N45  ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul3_gettanh24_im0_cma_backEN~0                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y31_N45  ; 35      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul3_gettanh24_sums_result_add_0_0_p1_of_2_backEN~0                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y31_N48  ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_im0_cma_backEN~1                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y26_N39  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_mul_gettanh22_sums_result_add_0_0_p1_of_2_backEN~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y29_N0   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17_StallValid[0]~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X28_Y32_N3   ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12_StallValid[0]~1                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y34_N3   ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_mem_unnamed_gettanh7_gettanh15_StallValid[0]~2                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y31_N48  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_StallValid[0]                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y35_N0   ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_StallValid[0]~1                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y32_N24  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_redist31_i_first_cleanup_xor_gettanh2_q_34_fifo_StallValid[0]                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y30_N24  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist10_i_mul3_gettanh24_sums_result_add_0_0_p1_of_2_q_1_0_R_v_0~0                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X14_Y27_N12 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist11_i_add6_gettanh26_sums_result_add_0_0_p1_of_2_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y22_N3   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist12_i_mptr_bitcast_index40_gettanh0_add_x_p1_of_2_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y34_N30  ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist13_i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y30_N21  ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist14_i_mul_gettanh22_ma3_cma_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y26_N39  ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist15_i_mul3_gettanh24_ma3_cma_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y31_N24  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist16_i_add6_gettanh26_ma3_cma_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X15_Y22_N0   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist18_i_mul_gettanh22_im0_cma_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X14_Y26_N45 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist20_i_mul3_gettanh24_im0_cma_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y31_N21  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist22_i_add6_gettanh26_im0_cma_q_1_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X15_Y22_N6   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist23_i_add6_gettanh26_bs5_b_6_1_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X19_Y26_N51 ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist23_i_add6_gettanh26_bs5_b_6_3_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X21_Y26_N18  ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist23_i_add6_gettanh26_bs5_b_6_5_backEN~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y29_N45  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist24_i_add6_gettanh26_bs5_b_12_1_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y32_N18  ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist24_i_add6_gettanh26_bs5_b_12_3_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X14_Y27_N27 ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist24_i_add6_gettanh26_bs5_b_12_5_s_tv_0[0]~0                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X14_Y27_N21 ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist34_i_add_gettanh23_vt_select_30_b_1_0_R_v_0~0                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y32_N57  ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist38_bgTrunc_i_mul435_gettanh25_sel_x_b_1_0_s_tv_0[0]~0                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y27_N15 ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist9_i_mul_gettanh22_sums_result_add_0_0_p1_of_2_q_1_0_s_tv_0[0]~0                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y29_N3   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_i_add6_gettanh26_im0_cma_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X14_Y27_N50       ; 133     ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_i_mul3_gettanh24_im0_cma_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X14_Y29_N56       ; 131     ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_i_next_initerations_gettanh6_vt_select_2_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                       ; FF_X15_Y31_N44       ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_in_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_r_valid[0]                                                                                                                                                                                                                                                                                                                                                     ; FF_X21_Y23_N14       ; 69      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_out_redist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo_r_valid[0]                                                                                                                                                                                                                                                                                                                                 ; FF_X22_Y30_N41       ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_out_redist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo_r_valid[0]                                                                                                                                                                                                                                                                                                                                   ; FF_X21_Y23_N44       ; 133     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist10_i_mul3_gettanh24_sums_result_add_0_0_p1_of_2_q_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                    ; FF_X10_Y31_N14       ; 69      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist11_i_add6_gettanh26_sums_result_add_0_0_p1_of_2_q_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                    ; FF_X15_Y22_N38       ; 71      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist14_i_mul_gettanh22_ma3_cma_q_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X14_Y26_N50       ; 29      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist15_i_mul3_gettanh24_ma3_cma_q_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                        ; FF_X11_Y32_N53       ; 31      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist16_i_add6_gettanh26_ma3_cma_q_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                        ; FF_X15_Y21_N56       ; 31      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist18_i_mul_gettanh22_im0_cma_q_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X14_Y27_N44       ; 65      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist20_i_mul3_gettanh24_im0_cma_q_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                        ; FF_X10_Y31_N56       ; 67      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist22_i_add6_gettanh26_im0_cma_q_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                        ; FF_X14_Y18_N41       ; 67      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist23_i_add6_gettanh26_bs5_b_6_2_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X19_Y26_N29       ; 68      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist23_i_add6_gettanh26_bs5_b_6_2_r_valid~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X21_Y26_N27  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist23_i_add6_gettanh26_bs5_b_6_4_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                            ; FF_X21_Y26_N56       ; 68      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist23_i_add6_gettanh26_bs5_b_6_4_r_valid~0                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X14_Y29_N57 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist24_i_add6_gettanh26_bs5_b_12_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X13_Y30_N14       ; 70      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist24_i_add6_gettanh26_bs5_b_12_0_r_valid~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y32_N9   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist24_i_add6_gettanh26_bs5_b_12_2_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X10_Y32_N8        ; 68      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist24_i_add6_gettanh26_bs5_b_12_2_r_valid~0                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X14_Y27_N39 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist24_i_add6_gettanh26_bs5_b_12_4_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                           ; FF_X14_Y27_N56       ; 68      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist24_i_add6_gettanh26_bs5_b_12_4_r_valid~0                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X14_Y27_N51 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist34_i_add_gettanh23_vt_select_30_b_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                    ; FF_X13_Y29_N14       ; 68      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist9_i_mul_gettanh22_sums_result_add_0_0_p1_of_2_q_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                      ; FF_X13_Y29_N35       ; 67      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y18_N12 ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                               ; FF_X14_Y18_N17       ; 71      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y23_N57  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                               ; FF_X15_Y21_N35       ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X7_Y31_N12   ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                               ; FF_X10_Y31_N50       ; 71      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y32_N9   ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                               ; FF_X11_Y32_N17       ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y25_N24  ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                ; FF_X15_Y26_N47       ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y24_N24  ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                ; FF_X14_Y26_N44       ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                       ; FF_X21_Y28_N38       ; 25      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                 ; FF_X22_Y38_N44       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                ; FF_X22_Y38_N56       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                   ; FF_X22_Y37_N26       ; 14      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                               ; FF_X23_Y32_N56       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                                                                                              ; FF_X21_Y29_N56       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                 ; FF_X23_Y32_N53       ; 16      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                     ; LABCELL_X21_Y28_N54  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                    ; FF_X23_Y32_N17       ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                                                                                                                       ; LABCELL_X21_Y28_N15  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y32_N21  ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                   ; FF_X22_Y33_N26       ; 7       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                             ; FF_X22_Y31_N44       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                               ; FF_X30_Y33_N14       ; 13      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                           ; FF_X25_Y34_N11       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                             ; FF_X22_Y31_N55       ; 11      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                ; FF_X30_Y33_N23       ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                      ; FF_X19_Y31_N44       ; 24      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                ; FF_X19_Y33_N53       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                               ; FF_X19_Y33_N56       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                  ; FF_X9_Y35_N40        ; 14      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                              ; FF_X27_Y33_N26       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                                                             ; FF_X27_Y33_N23       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                ; FF_X25_Y35_N19       ; 16      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                    ; MLABCELL_X19_Y31_N54 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                   ; FF_X25_Y35_N34       ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                ; LABCELL_X21_Y31_N15  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                  ; LABCELL_X27_Y33_N33  ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; FF_X23_Y33_N19       ; 24      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                        ; FF_X27_Y30_N8        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                          ; FF_X27_Y30_N56       ; 11      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                      ; FF_X25_Y30_N20       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                        ; FF_X25_Y30_N56       ; 13      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y30_N54 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                           ; FF_X28_Y31_N7        ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y30_N15 ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                              ; FF_X21_Y21_N2        ; 24      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                        ; FF_X21_Y20_N26       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                          ; FF_X21_Y20_N14       ; 13      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                      ; FF_X22_Y21_N14       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                        ; FF_X21_Y21_N58       ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                            ; LABCELL_X21_Y19_N24  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                           ; FF_X21_Y19_N56       ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                        ; LABCELL_X22_Y21_N36  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                                        ; LABCELL_X21_Y21_N51  ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                          ; FF_X22_Y22_N26       ; 20      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                    ; FF_X22_Y18_N8        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                      ; FF_X22_Y18_N56       ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                  ; FF_X23_Y22_N14       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                    ; FF_X21_Y22_N13       ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y19_N54  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                       ; FF_X21_Y22_N32       ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y22_N30  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                                                                                                                                      ; LABCELL_X21_Y22_N45  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                     ; FF_X19_Y26_N47       ; 24      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                               ; FF_X22_Y24_N26       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                 ; FF_X22_Y24_N55       ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                             ; FF_X23_Y30_N32       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                               ; FF_X18_Y29_N34       ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                   ; LABCELL_X21_Y23_N51  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                  ; FF_X18_Y23_N58       ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~0                                                                                                                                                                                                                                     ; LABCELL_X21_Y22_N9   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                               ; LABCELL_X22_Y30_N45  ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                          ; FF_X19_Y35_N47       ; 26      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                    ; FF_X21_Y35_N44       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                                   ; FF_X19_Y37_N1        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                      ; FF_X21_Y37_N56       ; 14      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                  ; FF_X19_Y36_N14       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                                                                 ; FF_X19_Y40_N2        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                    ; FF_X21_Y35_N14       ; 13      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|q_b[0]                                                                                                                                    ; M10K_X20_Y35_N0      ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                        ; LABCELL_X17_Y35_N0   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                       ; FF_X21_Y37_N26       ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                                                                    ; MLABCELL_X19_Y35_N15 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                                                                    ; LABCELL_X21_Y36_N15  ; 16      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_B3_merge_reg:thegetTanh_B3_merge_reg_aunroll_x|out_stall_out[0]~1                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X21_Y36_N12  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh1|always0~0                                                                                                                                                                                                                       ; LABCELL_X21_Y19_N6   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|comb~2                                                                                                                                                                                                                                                               ; LABCELL_X21_Y24_N12  ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                      ; FF_X21_Y22_N4        ; 19      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                ; FF_X19_Y22_N35       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                  ; FF_X18_Y19_N14       ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                              ; FF_X19_Y24_N50       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                ; FF_X22_Y20_N7        ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                    ; MLABCELL_X19_Y22_N3  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                   ; FF_X22_Y20_N10       ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                                                ; LABCELL_X18_Y26_N24  ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~0                                                                                                                                                                                ; MLABCELL_X19_Y22_N48 ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                        ; FF_X19_Y28_N5        ; 27      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                           ; FF_X23_Y28_N50       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                             ; FF_X19_Y28_N28       ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                ; FF_X22_Y28_N38       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                  ; FF_X19_Y28_N35       ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                  ; MLABCELL_X19_Y28_N54 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                    ; LABCELL_X18_Y29_N21  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                          ; FF_X23_Y29_N56       ; 18      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                    ; FF_X22_Y29_N59       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                      ; FF_X22_Y29_N25       ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                  ; FF_X23_Y34_N56       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ; FF_X23_Y34_N26       ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                        ; LABCELL_X23_Y29_N0   ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                       ; FF_X23_Y34_N1        ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~1                                                                                                                                                          ; LABCELL_X23_Y29_N51  ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                                                                    ; LABCELL_X23_Y26_N30  ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                         ; FF_X19_Y30_N59       ; 18      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                   ; FF_X30_Y32_N11       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                     ; FF_X25_Y32_N19       ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                 ; FF_X23_Y36_N11       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; FF_X21_Y32_N8        ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                       ; MLABCELL_X25_Y32_N48 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                      ; FF_X25_Y32_N2        ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                   ; MLABCELL_X19_Y30_N12 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                     ; MLABCELL_X19_Y34_N57 ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                            ; FF_X23_Y33_N26       ; 28      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                               ; FF_X21_Y34_N38       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; FF_X22_Y32_N11       ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                    ; FF_X22_Y34_N50       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ; FF_X22_Y32_N44       ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                      ; LABCELL_X22_Y33_N48  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                        ; LABCELL_X22_Y32_N42  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1|out_stall_out[0]~0                                                                                                                                                                                                                            ; LABCELL_X22_Y26_N57  ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|comb~0                                                                                                                                                                                                                                   ; LABCELL_X23_Y27_N57  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                          ; FF_X23_Y29_N35       ; 18      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                    ; FF_X19_Y23_N44       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                      ; FF_X23_Y21_N25       ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                  ; FF_X27_Y28_N44       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ; FF_X27_Y28_N26       ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                        ; LABCELL_X22_Y25_N3   ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                       ; FF_X22_Y25_N55       ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~1                                                                                                                                                          ; LABCELL_X22_Y25_N15  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV~1                                                                                                                                                    ; LABCELL_X27_Y26_N48  ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                         ; FF_X21_Y23_N41       ; 19      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                   ; FF_X27_Y26_N5        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                     ; FF_X27_Y27_N44       ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                 ; FF_X23_Y27_N20       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; FF_X27_Y27_N52       ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                       ; LABCELL_X27_Y26_N27  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                      ; FF_X27_Y27_N56       ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|try_feed_prefetch_ES                                                                                                                                                   ; MLABCELL_X19_Y26_N36 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                                                     ; LABCELL_X27_Y27_N0   ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                            ; FF_X23_Y25_N44       ; 24      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                               ; FF_X23_Y23_N8        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; FF_X23_Y23_N38       ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                    ; FF_X23_Y25_N17       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]      ; FF_X23_Y23_N26       ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                      ; LABCELL_X22_Y23_N36  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                        ; LABCELL_X22_Y23_N12  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_push:push|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                          ; LABCELL_X18_Y39_N0   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg:thei_llvm_fpga_pipeline_keep_going_gettanh4_reg|out_stall_out[0]~1                                                                                                                                                                                                            ; MLABCELL_X19_Y35_N48 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg|stall_in_not_or_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg_valid_reg_q[0]~1                                                                                                ; LABCELL_X17_Y32_N33  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg|out_stall_out[0]~0                                                                                                                                                                                        ; MLABCELL_X14_Y31_N6  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                          ; MLABCELL_X14_Y30_N48 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~1                                                                                                                                                                          ; LABCELL_X15_Y30_N33  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_new[0]                                                                                                                                                                          ; MLABCELL_X14_Y30_N9  ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                          ; LABCELL_X15_Y30_N57  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                      ; FF_X17_Y30_N14       ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                                ; LABCELL_X13_Y35_N57  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                            ; LABCELL_X17_Y28_N54  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                                           ; MLABCELL_X14_Y34_N48 ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                                        ; LABCELL_X18_Y37_N48  ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~1                                                                                                                                                                                                        ; LABCELL_X18_Y37_N6   ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_new[0]                                                                                                                                                                                                        ; LABCELL_X18_Y37_N33  ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                                        ; LABCELL_X18_Y37_N42  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                    ; FF_X18_Y35_N53       ; 85      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                               ; LABCELL_X15_Y32_N51  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                       ; LABCELL_X15_Y31_N57  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist37_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_116_1_q[0]                                                                                                                                                                                                                                                                                                                                                           ; FF_X17_Y32_N26       ; 28      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|pipe_r.pipe_r.req.writedata[18]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y26_N42 ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X19_Y26_N48 ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X19_Y26_N33 ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X19_Y26_N12 ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y26_N54  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y28_N6   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X30_Y27_N33  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y26_N48  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y32_N15  ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X15_Y30_N50       ; 1839    ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                ;
+-------+--------------------+---------+----------------------+------------------+---------------------------+
; Name  ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+--------------------+---------+----------------------+------------------+---------------------------+
; clock ; LABCELL_X27_Y1_N45 ; 4587    ; Global Clock         ; GCLK7            ; --                        ;
+-------+--------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+----------------+----------------+
; Name           ; Fan-Out        ;
+----------------+----------------+
; sync_resetn[2] ; 1845           ;
+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 1            ; 128          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 128                         ; 1                           ; 128                         ; 1                           ; 128                 ; 1           ; 0     ; None ; M10K_X20_Y28_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 1            ; 128          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 128                         ; 1                           ; 128                         ; 1                           ; 128                 ; 1           ; 0     ; None ; M10K_X20_Y31_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64   ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M10K_X29_Y31_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64   ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M10K_X20_Y21_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_qp32:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X19_Y21_N0                                                 ;                      ;                 ;                 ;          ;                        ;                             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_m272:auto_generated|altsyncram_18b4:altsyncram1|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 64                          ; 30                          ; 64                          ; 30                          ; 1920                ; 1           ; 0     ; None ; M10K_X20_Y26_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 1            ; 128          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 128                         ; 1                           ; 128                         ; 1                           ; 128                 ; 1           ; 0     ; None ; M10K_X20_Y35_N0                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_jr32:auto_generated|ALTDPRAM_INSTANCE                                                ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X25_Y22_N0, LAB_X19_Y19_N0, LAB_X19_Y18_N0, LAB_X19_Y20_N0 ;                      ;                 ;                 ;          ;                        ;                             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|ALTDPRAM_INSTANCE                             ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X19_Y25_N0                                                 ;                      ;                 ;                 ;          ;                        ;                             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 0           ; 2     ; None ; LAB_X25_Y31_N0, LAB_X25_Y29_N0                                 ;                      ;                 ;                 ;          ;                        ;                             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                   ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 0           ; 2     ; None ; LAB_X25_Y36_N0, LAB_X14_Y35_N0                                 ;                      ;                 ;                 ;          ;                        ;                             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y33_N0                                                 ;                      ;                 ;                 ;          ;                        ;                             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X25_Y25_N0, LAB_X25_Y27_N0                                 ;                      ;                 ;                 ;          ;                        ;                             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_er32:auto_generated|ALTDPRAM_INSTANCE                   ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024 ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 0           ; 2     ; None ; LAB_X25_Y26_N0, LAB_X25_Y28_N0                                 ;                      ;                 ;                 ;          ;                        ;                             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y21_N0                                                 ;                      ;                 ;                 ;          ;                        ;                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Sum of two 18x18                ; 3           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 9           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                          ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|Mult11~mac ; Two Independent 18x18 ; DSP_X16_Y21_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|Add7~mac   ; Sum of two 18x18      ; DSP_X16_Y23_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|Mult5~mac  ; Two Independent 18x18 ; DSP_X16_Y31_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|Add4~mac   ; Sum of two 18x18      ; DSP_X16_Y33_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; no                     ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|Mult7~mac  ; Two Independent 18x18 ; DSP_X16_Y25_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|Add1~mac   ; Sum of two 18x18      ; DSP_X16_Y27_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 6,947 / 130,276 ( 5 % )   ;
; C12 interconnects                           ; 60 / 6,848 ( < 1 % )      ;
; C2 interconnects                            ; 2,461 / 51,436 ( 5 % )    ;
; C4 interconnects                            ; 1,246 / 25,120 ( 5 % )    ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )            ;
; Direct links                                ; 1,071 / 130,276 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )            ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )            ;
; Local interconnects                         ; 1,607 / 31,760 ( 5 % )    ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )            ;
; R14 interconnects                           ; 65 / 6,046 ( 1 % )        ;
; R14/C12 interconnect drivers                ; 116 / 8,584 ( 1 % )       ;
; R3 interconnects                            ; 2,975 / 56,712 ( 5 % )    ;
; R6 interconnects                            ; 3,982 / 131,000 ( 3 % )   ;
; Spine clocks                                ; 4 / 150 ( 3 % )           ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )         ;
+---------------------------------------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 597.2             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ram_block2a0~porta_address_reg0                                                                     ; 0.538             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ram_block2a0~porta_address_reg0                                                                     ; 0.538             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ram_block2a0~porta_address_reg0                                                                     ; 0.538             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ram_block2a0~porta_address_reg0                                                                     ; 0.535             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ram_block2a0~porta_address_reg0                                                                     ; 0.535             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ram_block2a0~porta_address_reg0                                                                     ; 0.535             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|redist22_i_add6_gettanh26_im0_cma_q_1_0_q[21]                                                                                                                                                                                                                                                                                                                    ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_sums_result_add_0_0_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                    ; 0.508             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_1_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                                               ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_1_reg|gen_depth_large.cnt[4]                                                                                                                                                                                                                                                       ; 0.449             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg|gen_depth_large.cnt[4]                                                                                                                                                                                                                                                  ; 0.449             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg|gen_depth_large.cnt[4]                                                                                                                                                                                                                                                  ; 0.449             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_1_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                                               ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_1_reg|gen_depth_large.cnt[4]                                                                                                                                                                                                                                                       ; 0.449             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                                                              ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt[4]                                                                                                                                                                                                                                                                      ; 0.449             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                                                              ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt[4]                                                                                                                                                                                                                                                                      ; 0.448             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                                                              ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|gen_depth_large.cnt[4]                                                                                                                                                                                                                                                                      ; 0.448             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                                                              ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt[4]                                                                                                                                                                                                                                                                      ; 0.448             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0                                             ; 0.447             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0                                             ; 0.447             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                                                    ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg|gen_depth_large.cnt[4]                                                                                                                                                                                                                                                            ; 0.446             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ram_block2a0~portb_address_reg0                                                                     ; 0.446             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ram_block2a0~portb_address_reg0                                                                     ; 0.446             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ram_block2a0~portb_address_reg0                                                                     ; 0.446             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0                                             ; 0.446             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0                                             ; 0.446             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[6]                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_8272:auto_generated|altsyncram_j7b4:altsyncram1|ram_block2a0~portb_address_reg0                                             ; 0.446             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                                                    ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                                                            ; 0.444             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ram_block2a0~portb_address_reg0                                                                     ; 0.441             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altera_syncram:gen_ram.gen_m20k.altera_syncram|altera_syncram_4v62:auto_generated|altsyncram_f4b4:altsyncram1|ram_block2a0~portb_address_reg0                                                                     ; 0.441             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.data_reg[5]                                                                                                                                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                   ; 0.399             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_i_add6_gettanh26_im0_cma_r_data3[16]                                                                                                                                                                                                                                                                                                                       ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_c0[0][16]                                                                                                                                                                                                                                                                                                                                    ; 0.398             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.data_reg[21]                                                                                                                               ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                   ; 0.398             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.data_reg[19]                                                                                                                               ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                   ; 0.398             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.data_reg[17]                                                                                                                               ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                   ; 0.398             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.data_reg[15]                                                                                                                               ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                   ; 0.398             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.data_reg[13]                                                                                                                               ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                   ; 0.398             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.data_reg[4]                                                                                                                                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                   ; 0.398             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.data_reg[2]                                                                                                                                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                   ; 0.398             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.data_reg[18]                                                                                                                               ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                   ; 0.397             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.data_reg[12]                                                                                                                               ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mptr_bitcast_index38_gettanh0_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                   ; 0.397             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_r_valid[0]                                                                                                                                                                                                                                                                              ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist29_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_2_1_r_data0[0]                                                                                                                                                                                                                                                                                   ; 0.393             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg|gen_depth_large.flip_aux                                                                                                                                                                                                                                      ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg|gen_depth_large.aux                                                                                                                                                                                                                                                ; 0.390             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_i_mul3_gettanh24_im0_cma_r_data3[0]                                                                                                                                                                                                                                                                                                                        ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_c0[0][0]                                                                                                                                                                                                                                                                                                                                     ; 0.385             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                    ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                        ; 0.381             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                   ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                       ; 0.381             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                   ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                       ; 0.381             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                               ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]                                                                                                                   ; 0.380             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                                                           ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                                ; 0.380             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached                                                                                                                                                 ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                       ; 0.380             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                       ; 0.380             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|gen_depth_large.flip_aux                                                                                                                                                                                                                                                                    ; 0.380             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                              ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                   ; 0.379             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]      ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]          ; 0.379             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                 ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                     ; 0.379             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                    ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                        ; 0.379             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[5]                                                                                                                              ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                   ; 0.379             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                              ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid_5_6                                                                                                                  ; 0.379             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|gen_depth_large.aux                                                                                                                                                                                                                                                                    ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                                                                   ; 0.379             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|gen_depth_large.lo_prev[0]                                                                                                                                                                                                                                                             ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|gen_depth_large.cnt_up[1]                                                                                                                                                                                                                                                                   ; 0.379             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                             ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                  ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist18_i_mul_gettanh22_im0_cma_q_1_0_r_data0[25]                                                                                                                                                                                                                                                                                                              ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                                                         ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|pipe_r.pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                                                              ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.address[15]                                                                                                                                                                                                                                                                                                                                                                                                         ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|pipe_r.pipe_r.req.address[15]                                                                                                                                                                                                                                                                                                                                                                                                              ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[18]                                                                                                                                                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist18_i_mul_gettanh22_im0_cma_q_1_0_r_data0[18]                                                                                                                                                                                                                                                                                                              ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]     ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]      ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0          ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]     ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]          ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                       ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|gen_stallable.valid_reg                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17_fromReg1[0]                                                                                                                                                                                                                                                                                         ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                       ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                                    ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.count_at_target                                ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1] ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached    ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                                                      ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                                                                                           ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                   ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                       ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                                                                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]                                                                                                                                                  ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                     ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]                                          ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                 ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid_5_6                                                                                                                     ; 0.378             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                             ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                  ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                         ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                              ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                              ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                   ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                       ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                              ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                                               ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2_sr_0:thebb_getTanh_B2_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                              ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_i_next_initerations_gettanh6_vt_select_2_fromReg0[0]                                                                                                                                                                                                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_i_next_initerations_gettanh6_vt_select_2_r_valid[0]                                                                                                                                                                                                                                                                                                             ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                     ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]                                         ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                                                                                                  ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                                                                                                                                                       ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                    ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                          ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_wraddr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                     ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                    ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                               ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[2]                                                            ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_lfsr:m20k_rdaddr_inst|fibonacci_lfsr:lfsr_inst|state[0]                                                                 ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                    ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                       ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg|i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg_data_reg_q[8]                                                         ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1]                                                                                                                                              ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist37_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_116_1_R_v_2[0]                                                                                                                                                                                                                                                                                     ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SE_redist37_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_116_1_R_v_1[0]                                                                                                                                                                                                                                                                                          ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.address[6]                                                                                                                                                                                                                                                                                                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp|pipe_r.pipe_r.req.address[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[22]                                                                                                                                                                                                                                                         ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist22_i_add6_gettanh26_im0_cma_q_1_0_r_data0[22]                                                                                                                                                                                                                                                                                                             ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[10]                                                                                                                                                                                                                                                          ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist14_i_mul_gettanh22_ma3_cma_q_1_0_r_data0[10]                                                                                                                                                                                                                                                                                                              ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[16]                                                                                                                                                                                                                                                         ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|SR_SE_redist22_i_add6_gettanh26_im0_cma_q_1_0_r_data0[16]                                                                                                                                                                                                                                                                                                             ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg|gen_depth_large.lo_prev[0]                                                                                                                                                                                                                                         ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg|gen_depth_large.cnt_up[0]                                                                                                                                                                                                                                               ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                    ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                             ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                                ; 0.377             ;
; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                ; getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                                    ; 0.377             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                                                        ;
+------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Option                                         ; Usage                                                                                                  ;
+------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Initialization file:                           ; C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/quartus.ini ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                                                    ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                                                    ;
; fsv_skip_power_down                            ; on                                                                                                     ;
+------------------------------------------------+--------------------------------------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C7 for design "quartus_compile"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): clock~CLKENA0 with 4808 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000        clock
Info (176235): Finished register packing
    Extra Info (176218): Packed 380 registers into blocks of type DSP block
    Extra Info (176218): Packed 185 registers into blocks of type MLAB cell
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 130 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 116 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:07
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:18
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:28
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36
Info (170194): Fitter routing operations ending: elapsed time is 00:00:22
Info (11888): Total time spent on timing analysis during the Fitter is 9.40 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:14
Info (144001): Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/quartus_compile.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 6910 megabytes
    Info: Processing ended: Tue Jun 13 17:27:05 2023
    Info: Elapsed time: 00:02:10
    Info: Total CPU time (on all processors): 00:03:42


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/quartus_compile.fit.smsg.


