Test case 172

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  bus_in = 50431264
  clk = 0
  inj_select_a_1755301683136_508 = 0
  rst = 0

Mismatched outputs:
  bus_out:
    Verilator=01100100000000000100001101010000
    Iverilog=01100100000100100100001101010000
    CXXRTL=01100100000100100100001101010000
    CXXSLG=01100100000100100100001101010000
    CXXSLG_SV2V=01100100000100100100001101010000
    Xcelium=01100100000100100100001101010000
