digraph "CFG for '_Z14noNAsPmccMeansiiPfS_' function" {
	label="CFG for '_Z14noNAsPmccMeansiiPfS_' function";

	Node0x5fdc7b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %6, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = mul nsw i32 %13, %0\l  %15 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul nuw nsw i32 %12, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add nuw nsw i32 %19, %20\l  %22 = icmp slt i32 %13, %1\l  br i1 %22, label %23, label %60\l|{<s0>T|<s1>F}}"];
	Node0x5fdc7b0:s0 -> Node0x5fdff70;
	Node0x5fdc7b0:s1 -> Node0x5fe0000;
	Node0x5fdff70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%23:\l23:                                               \l  %24 = icmp slt i32 %20, %0\l  br i1 %24, label %29, label %25\l|{<s0>T|<s1>F}}"];
	Node0x5fdff70:s0 -> Node0x5fe01d0;
	Node0x5fdff70:s1 -> Node0x5fe0220;
	Node0x5fe0220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%25:\l25:                                               \l  %26 = phi float [ 0.000000e+00, %23 ], [ %36, %29 ]\l  %27 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ14noNAsPmccMeansiiPfS_E10threadSums, i32 0, i32 %21\l  store float %26, float addrspace(3)* %27, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %28 = icmp ult i16 %17, 2\l  br i1 %28, label %39, label %41\l|{<s0>T|<s1>F}}"];
	Node0x5fe0220:s0 -> Node0x5fe1500;
	Node0x5fe0220:s1 -> Node0x5fe1590;
	Node0x5fe01d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  %30 = phi i32 [ %37, %29 ], [ %20, %23 ]\l  %31 = phi float [ %36, %29 ], [ 0.000000e+00, %23 ]\l  %32 = add nsw i32 %30, %14\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %2, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %36 = fadd contract float %31, %35\l  %37 = add i32 %30, %18\l  %38 = icmp slt i32 %37, %0\l  br i1 %38, label %29, label %25, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x5fe01d0:s0 -> Node0x5fe01d0;
	Node0x5fe01d0:s1 -> Node0x5fe0220;
	Node0x5fe1500 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%39:\l39:                                               \l  %40 = icmp eq i32 %20, 0\l  br i1 %40, label %53, label %60\l|{<s0>T|<s1>F}}"];
	Node0x5fe1500:s0 -> Node0x5fe25b0;
	Node0x5fe1500:s1 -> Node0x5fe0000;
	Node0x5fe1590 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%41:\l41:                                               \l  %42 = phi i32 [ %43, %51 ], [ %18, %25 ]\l  %43 = lshr i32 %42, 1\l  %44 = icmp ult i32 %20, %43\l  br i1 %44, label %45, label %51\l|{<s0>T|<s1>F}}"];
	Node0x5fe1590:s0 -> Node0x5fe2910;
	Node0x5fe1590:s1 -> Node0x5fe26b0;
	Node0x5fe2910 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%45:\l45:                                               \l  %46 = add nuw nsw i32 %43, %21\l  %47 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ14noNAsPmccMeansiiPfS_E10threadSums, i32 0, i32 %46\l  %48 = load float, float addrspace(3)* %47, align 4, !tbaa !7\l  %49 = load float, float addrspace(3)* %27, align 4, !tbaa !7\l  %50 = fadd contract float %48, %49\l  store float %50, float addrspace(3)* %27, align 4, !tbaa !7\l  br label %51\l}"];
	Node0x5fe2910 -> Node0x5fe26b0;
	Node0x5fe26b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %52 = icmp ult i32 %42, 4\l  br i1 %52, label %39, label %41, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x5fe26b0:s0 -> Node0x5fe1500;
	Node0x5fe26b0:s1 -> Node0x5fe1590;
	Node0x5fe25b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%53:\l53:                                               \l  %54 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ14noNAsPmccMeansiiPfS_E10threadSums, i32 0, i32 %19\l  %55 = load float, float addrspace(3)* %54, align 4, !tbaa !7\l  %56 = sitofp i32 %0 to float\l  %57 = fdiv contract float %55, %56\l  %58 = sext i32 %13 to i64\l  %59 = getelementptr inbounds float, float addrspace(1)* %3, i64 %58\l  store float %57, float addrspace(1)* %59, align 4, !tbaa !7\l  br label %60\l}"];
	Node0x5fe25b0 -> Node0x5fe0000;
	Node0x5fe0000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%60:\l60:                                               \l  ret void\l}"];
}
