# Generated by Yosys 0.57 (git sha1 3aca86049, clang++ 18.1.8 -fPIC -O3)
autoidx 1
attribute \top 1
attribute \src "examples/patterns/basic/buf/verilog/buf_gate.v:1.1-9.10"
module \buf_gate
  attribute \src "examples/patterns/basic/buf/verilog/buf_gate.v:3.12-3.13"
  wire input 1 \a
  attribute \src "examples/patterns/basic/buf/verilog/buf_gate.v:4.12-4.13"
  wire output 2 \y
  connect \y \a
end
