
Analog-Board-DAC-Test.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800100  00000876  0000090a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000876  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000027  0080010e  0080010e  00000918  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000918  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00000fe4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000a0  00000000  00000000  00001070  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000008c5  00000000  00000000  00001110  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000024f  00000000  00000000  000019d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000524  00000000  00000000  00001c24  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000124  00000000  00000000  00002148  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002dd  00000000  00000000  0000226c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000409  00000000  00000000  00002549  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000030  00000000  00000000  00002952  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
   4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
   8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
   c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  14:	0c 94 0f 01 	jmp	0x21e	; 0x21e <__vector_5>
  18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  24:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  28:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  34:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
  64:	11 24       	eor	r1, r1
  66:	1f be       	out	0x3f, r1	; 63
  68:	cf ef       	ldi	r28, 0xFF	; 255
  6a:	d0 e1       	ldi	r29, 0x10	; 16
  6c:	de bf       	out	0x3e, r29	; 62
  6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
  70:	11 e0       	ldi	r17, 0x01	; 1
  72:	a0 e0       	ldi	r26, 0x00	; 0
  74:	b1 e0       	ldi	r27, 0x01	; 1
  76:	e6 e7       	ldi	r30, 0x76	; 118
  78:	f8 e0       	ldi	r31, 0x08	; 8
  7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
  7c:	05 90       	lpm	r0, Z+
  7e:	0d 92       	st	X+, r0
  80:	ae 30       	cpi	r26, 0x0E	; 14
  82:	b1 07       	cpc	r27, r17
  84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
  86:	11 e0       	ldi	r17, 0x01	; 1
  88:	ae e0       	ldi	r26, 0x0E	; 14
  8a:	b1 e0       	ldi	r27, 0x01	; 1
  8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
  8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
  90:	a5 33       	cpi	r26, 0x35	; 53
  92:	b1 07       	cpc	r27, r17
  94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
  96:	0e 94 df 03 	call	0x7be	; 0x7be <main>
  9a:	0c 94 39 04 	jmp	0x872	; 0x872 <_exit>

0000009e <__bad_interrupt>:
  9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <_Z8setupDACv>:
	0,
	0
};
void setupDAC(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
  a2:	83 b3       	in	r24, 0x13	; 19
  a4:	83 60       	ori	r24, 0x03	; 3
  a6:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
  a8:	8f ef       	ldi	r24, 0xFF	; 255
  aa:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
  ac:	97 b1       	in	r25, 0x07	; 7
  ae:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
  b0:	e9 ed       	ldi	r30, 0xD9	; 217
  b2:	f0 e0       	ldi	r31, 0x00	; 0
  b4:	80 81       	ld	r24, Z
  b6:	8f 60       	ori	r24, 0x0F	; 15
  b8:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers 
  ba:	ea ed       	ldi	r30, 0xDA	; 218
  bc:	f0 e0       	ldi	r31, 0x00	; 0
  be:	80 81       	ld	r24, Z
  c0:	80 7f       	andi	r24, 0xF0	; 240
  c2:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
  c4:	84 b3       	in	r24, 0x14	; 20
  c6:	83 60       	ori	r24, 0x03	; 3
  c8:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
  ca:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
  cc:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
  ce:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
  d0:	a0 9a       	sbi	0x14, 0	; 20
}
  d2:	08 95       	ret

000000d4 <_Z7set_dachhj>:
void set_dac(uint8_t dac_mux_address, uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
  d4:	4b b9       	out	0x0b, r20	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
  d6:	58 b9       	out	0x08, r21	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
  d8:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
  da:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
  dc:	62 b9       	out	0x02, r22	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  de:	2d e0       	ldi	r18, 0x0D	; 13
  e0:	2a 95       	dec	r18
  e2:	f1 f7       	brne	.-4      	; 0xe0 <_Z7set_dachhj+0xc>
  e4:	00 00       	nop
	//} else {
		//
		//dac_mux_address = DAC_MUX_EN1;
	//}
	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
  e6:	ea ed       	ldi	r30, 0xDA	; 218
  e8:	f0 e0       	ldi	r31, 0x00	; 0
  ea:	40 81       	ld	r20, Z
  ec:	21 e0       	ldi	r18, 0x01	; 1
  ee:	30 e0       	ldi	r19, 0x00	; 0
  f0:	b9 01       	movw	r22, r18
  f2:	02 c0       	rjmp	.+4      	; 0xf8 <_Z7set_dachhj+0x24>
  f4:	66 0f       	add	r22, r22
  f6:	77 1f       	adc	r23, r23
  f8:	8a 95       	dec	r24
  fa:	e2 f7       	brpl	.-8      	; 0xf4 <_Z7set_dachhj+0x20>
  fc:	cb 01       	movw	r24, r22
  fe:	94 2f       	mov	r25, r20
 100:	98 2b       	or	r25, r24
 102:	90 83       	st	Z, r25
 104:	72 e4       	ldi	r23, 0x42	; 66
 106:	7a 95       	dec	r23
 108:	f1 f7       	brne	.-4      	; 0x106 <_Z7set_dachhj+0x32>
 10a:	00 c0       	rjmp	.+0      	; 0x10c <_Z7set_dachhj+0x38>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
 10c:	90 81       	ld	r25, Z
 10e:	80 95       	com	r24
 110:	89 23       	and	r24, r25
 112:	80 83       	st	Z, r24
	
}
 114:	08 95       	ret

00000116 <_Z11display_DECjh>:


void display_DEC(uint16_t number, uint8_t digit)
{
 116:	cf 93       	push	r28
 118:	df 93       	push	r29
 11a:	cd b7       	in	r28, 0x3d	; 61
 11c:	de b7       	in	r29, 0x3e	; 62
 11e:	2a 97       	sbiw	r28, 0x0a	; 10
 120:	0f b6       	in	r0, 0x3f	; 63
 122:	f8 94       	cli
 124:	de bf       	out	0x3e, r29	; 62
 126:	0f be       	out	0x3f, r0	; 63
 128:	cd bf       	out	0x3d, r28	; 61
		SEVEN,
		EIGHT,
		NINE,
		
		
	};
 12a:	de 01       	movw	r26, r28
 12c:	11 96       	adiw	r26, 0x01	; 1
 12e:	e0 e0       	ldi	r30, 0x00	; 0
 130:	f1 e0       	ldi	r31, 0x01	; 1
 132:	3a e0       	ldi	r19, 0x0A	; 10
 134:	01 90       	ld	r0, Z+
 136:	0d 92       	st	X+, r0
 138:	31 50       	subi	r19, 0x01	; 1
 13a:	e1 f7       	brne	.-8      	; 0x134 <_Z11display_DECjh+0x1e>
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
 13c:	3f ef       	ldi	r19, 0xFF	; 255
 13e:	32 b9       	out	0x02, r19	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
 140:	ea ed       	ldi	r30, 0xDA	; 218
 142:	f0 e0       	ldi	r31, 0x00	; 0
 144:	30 81       	ld	r19, Z
 146:	30 61       	ori	r19, 0x10	; 16
 148:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
 14a:	30 81       	ld	r19, Z
 14c:	3f 7e       	andi	r19, 0xEF	; 239
 14e:	30 83       	st	Z, r19
	
	//set anode bit
	DATA_BUS = digit;
 150:	62 b9       	out	0x02, r22	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
 152:	30 81       	ld	r19, Z
 154:	30 62       	ori	r19, 0x20	; 32
 156:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
 158:	30 81       	ld	r19, Z
 15a:	3f 7d       	andi	r19, 0xDF	; 223
 15c:	30 83       	st	Z, r19

	
	//determine cathode byte based on digit to display
	uint8_t cathode_byte;
	
	switch(digit) {
 15e:	62 30       	cpi	r22, 0x02	; 2
 160:	f9 f0       	breq	.+62     	; 0x1a0 <_Z11display_DECjh+0x8a>
 162:	63 30       	cpi	r22, 0x03	; 3
 164:	18 f4       	brcc	.+6      	; 0x16c <_Z11display_DECjh+0x56>
 166:	61 30       	cpi	r22, 0x01	; 1
 168:	a1 f5       	brne	.+104    	; 0x1d2 <_Z11display_DECjh+0xbc>
 16a:	0d c0       	rjmp	.+26     	; 0x186 <_Z11display_DECjh+0x70>
 16c:	64 30       	cpi	r22, 0x04	; 4
 16e:	29 f1       	breq	.+74     	; 0x1ba <_Z11display_DECjh+0xa4>
 170:	68 30       	cpi	r22, 0x08	; 8
 172:	79 f5       	brne	.+94     	; 0x1d2 <_Z11display_DECjh+0xbc>
		
		case ONES:
		cathode_byte = DEC[(number % 10)]; //print first decimal digit
 174:	6a e0       	ldi	r22, 0x0A	; 10
 176:	70 e0       	ldi	r23, 0x00	; 0
 178:	0e 94 25 04 	call	0x84a	; 0x84a <__udivmodhi4>
 17c:	fe 01       	movw	r30, r28
 17e:	e8 0f       	add	r30, r24
 180:	f9 1f       	adc	r31, r25
 182:	21 81       	ldd	r18, Z+1	; 0x01
		break;
 184:	26 c0       	rjmp	.+76     	; 0x1d2 <_Z11display_DECjh+0xbc>
		
		case TENS:
		cathode_byte = DEC[((number % 100) / 10)]; //print second decimal digit
 186:	64 e6       	ldi	r22, 0x64	; 100
 188:	70 e0       	ldi	r23, 0x00	; 0
 18a:	0e 94 25 04 	call	0x84a	; 0x84a <__udivmodhi4>
 18e:	6a e0       	ldi	r22, 0x0A	; 10
 190:	70 e0       	ldi	r23, 0x00	; 0
 192:	0e 94 25 04 	call	0x84a	; 0x84a <__udivmodhi4>
 196:	fe 01       	movw	r30, r28
 198:	e6 0f       	add	r30, r22
 19a:	f7 1f       	adc	r31, r23
 19c:	21 81       	ldd	r18, Z+1	; 0x01
		break;
 19e:	19 c0       	rjmp	.+50     	; 0x1d2 <_Z11display_DECjh+0xbc>
		
		case HUNDS:
		cathode_byte = DEC[((number % 1000) / 100)]; //print third decimal digit
 1a0:	68 ee       	ldi	r22, 0xE8	; 232
 1a2:	73 e0       	ldi	r23, 0x03	; 3
 1a4:	0e 94 25 04 	call	0x84a	; 0x84a <__udivmodhi4>
 1a8:	64 e6       	ldi	r22, 0x64	; 100
 1aa:	70 e0       	ldi	r23, 0x00	; 0
 1ac:	0e 94 25 04 	call	0x84a	; 0x84a <__udivmodhi4>
 1b0:	fe 01       	movw	r30, r28
 1b2:	e6 0f       	add	r30, r22
 1b4:	f7 1f       	adc	r31, r23
 1b6:	21 81       	ldd	r18, Z+1	; 0x01
		break;
 1b8:	0c c0       	rjmp	.+24     	; 0x1d2 <_Z11display_DECjh+0xbc>
		
		case THOUS:
		cathode_byte = DEC[((number % 10000) / 1000)]; //print fourth decimal digit
 1ba:	60 e1       	ldi	r22, 0x10	; 16
 1bc:	77 e2       	ldi	r23, 0x27	; 39
 1be:	0e 94 25 04 	call	0x84a	; 0x84a <__udivmodhi4>
 1c2:	68 ee       	ldi	r22, 0xE8	; 232
 1c4:	73 e0       	ldi	r23, 0x03	; 3
 1c6:	0e 94 25 04 	call	0x84a	; 0x84a <__udivmodhi4>
 1ca:	fe 01       	movw	r30, r28
 1cc:	e6 0f       	add	r30, r22
 1ce:	f7 1f       	adc	r31, r23
 1d0:	21 81       	ldd	r18, Z+1	; 0x01
		break;
		
	}
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
 1d2:	20 95       	com	r18
 1d4:	22 b9       	out	0x02, r18	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
 1d6:	ea ed       	ldi	r30, 0xDA	; 218
 1d8:	f0 e0       	ldi	r31, 0x00	; 0
 1da:	80 81       	ld	r24, Z
 1dc:	80 61       	ori	r24, 0x10	; 16
 1de:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
 1e0:	80 81       	ld	r24, Z
 1e2:	8f 7e       	andi	r24, 0xEF	; 239
 1e4:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
}
 1e6:	2a 96       	adiw	r28, 0x0a	; 10
 1e8:	0f b6       	in	r0, 0x3f	; 63
 1ea:	f8 94       	cli
 1ec:	de bf       	out	0x3e, r29	; 62
 1ee:	0f be       	out	0x3f, r0	; 63
 1f0:	cd bf       	out	0x3d, r28	; 61
 1f2:	df 91       	pop	r29
 1f4:	cf 91       	pop	r28
 1f6:	08 95       	ret

000001f8 <_Z8setupADCv>:

void setupADC(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
 1f8:	ea e7       	ldi	r30, 0x7A	; 122
 1fa:	f0 e0       	ldi	r31, 0x00	; 0
 1fc:	80 81       	ld	r24, Z
 1fe:	84 60       	ori	r24, 0x04	; 4
 200:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
 202:	ac e7       	ldi	r26, 0x7C	; 124
 204:	b0 e0       	ldi	r27, 0x00	; 0
 206:	8c 91       	ld	r24, X
 208:	80 64       	ori	r24, 0x40	; 64
 20a:	8c 93       	st	X, r24
	//MUX2:0 is 000 by default in ADMUX
	//ADMUX &= ~(1<<MUX0); //set ADC multiplexer to read ADC0 (PF0 on PORTF, pin 97)
	
	//ADCSRA |= (1<<ADATE); //set ADC in free running mode
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
 20c:	ae e7       	ldi	r26, 0x7E	; 126
 20e:	b0 e0       	ldi	r27, 0x00	; 0
 210:	8c 91       	ld	r24, X
 212:	81 60       	ori	r24, 0x01	; 1
 214:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
 216:	80 81       	ld	r24, Z
 218:	80 68       	ori	r24, 0x80	; 128
 21a:	80 83       	st	Z, r24
	//adc_value = ADCL;
	//adc_value = adc_value | (ADCH <<8);
	//adc_previous = adc_value;
	//PORTH |= (1<<POTMUX_EN0); //set POTMUX_EN0
	
}
 21c:	08 95       	ret

0000021e <__vector_5>:

ISR (TIMER2_OVF_vect) { //main scanning interrupt handler
 21e:	1f 92       	push	r1
 220:	0f 92       	push	r0
 222:	0f b6       	in	r0, 0x3f	; 63
 224:	0f 92       	push	r0
 226:	11 24       	eor	r1, r1
 228:	2f 92       	push	r2
 22a:	3f 92       	push	r3
 22c:	4f 92       	push	r4
 22e:	5f 92       	push	r5
 230:	6f 92       	push	r6
 232:	7f 92       	push	r7
 234:	8f 92       	push	r8
 236:	9f 92       	push	r9
 238:	af 92       	push	r10
 23a:	bf 92       	push	r11
 23c:	cf 92       	push	r12
 23e:	df 92       	push	r13
 240:	ef 92       	push	r14
 242:	ff 92       	push	r15
 244:	0f 93       	push	r16
 246:	1f 93       	push	r17
 248:	2f 93       	push	r18
 24a:	3f 93       	push	r19
 24c:	4f 93       	push	r20
 24e:	5f 93       	push	r21
 250:	6f 93       	push	r22
 252:	7f 93       	push	r23
 254:	8f 93       	push	r24
 256:	9f 93       	push	r25
 258:	af 93       	push	r26
 25a:	bf 93       	push	r27
 25c:	cf 93       	push	r28
 25e:	df 93       	push	r29
 260:	ef 93       	push	r30
 262:	ff 93       	push	r31
	
	display_DEC(value_to_display, digit[place]);
 264:	80 91 1e 01 	lds	r24, 0x011E
 268:	90 91 1f 01 	lds	r25, 0x011F
 26c:	e0 91 26 01 	lds	r30, 0x0126
 270:	f0 e0       	ldi	r31, 0x00	; 0
 272:	e6 5f       	subi	r30, 0xF6	; 246
 274:	fe 4f       	sbci	r31, 0xFE	; 254
 276:	60 81       	ld	r22, Z
 278:	0e 94 8b 00 	call	0x116	; 0x116 <_Z11display_DECjh>
			//this set up leaves ADC S&H too long between interrupts (droop, noise), so here the ADC to read pot 15 is set up
			//before the ADC read/DAC write loop executes.
			//this is stupidly baroque and it might be possible to read ADC and write DAC for same i (ie. not i-1 as currently implemented)
			//in fact, this first set up does away with the delay and there doesn't seem to be much noise on pot 15 read, but it's hard to tell as it
			//is VCO1 FM depth control. Oh wait, not there is plenty of noise without settling time introduced by delay
            DATA_BUS = 15; //set pot mux address on databus
 27c:	8f e0       	ldi	r24, 0x0F	; 15
 27e:	82 b9       	out	0x02, r24	; 2
		    POT_MUX &= ~(1<<POTMUX_EN0); //clear POTMUX_EN0 to select input on U2
 280:	ea ed       	ldi	r30, 0xDA	; 218
 282:	f0 e0       	ldi	r31, 0x00	; 0
 284:	80 81       	ld	r24, Z
 286:	8f 7b       	andi	r24, 0xBF	; 191
 288:	80 83       	st	Z, r24
 28a:	32 e4       	ldi	r19, 0x42	; 66
 28c:	3a 95       	dec	r19
 28e:	f1 f7       	brne	.-4      	; 0x28c <__vector_5+0x6e>
 290:	00 c0       	rjmp	.+0      	; 0x292 <__vector_5+0x74>
			_delay_us(10);
			POT_MUX |= (1<<POTMUX_EN0);
 292:	80 81       	ld	r24, Z
 294:	80 64       	ori	r24, 0x40	; 64
 296:	80 83       	st	Z, r24
 298:	cc 24       	eor	r12, r12
 29a:	dd 24       	eor	r13, r13
 29c:	c3 94       	inc	r12
 29e:	00 e0       	ldi	r16, 0x00	; 0
 2a0:	10 e0       	ldi	r17, 0x00	; 0
			
			for (int i = 0; i <=15; i++)
			{
					
				ADCSRA |= (1<<ADSC); //start ADC conversion
 2a2:	ca e7       	ldi	r28, 0x7A	; 122
 2a4:	d0 e0       	ldi	r29, 0x00	; 0
				while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock) - need to figure out what to do with this time - would interrupt be more efficient?
				//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
								
				//adc_previous = adc_value;
				adc_value = ADCL;
 2a6:	0f 2e       	mov	r0, r31
 2a8:	f8 e7       	ldi	r31, 0x78	; 120
 2aa:	4f 2e       	mov	r4, r31
 2ac:	55 24       	eor	r5, r5
 2ae:	f0 2d       	mov	r31, r0
				adc_value = adc_value | (ADCH <<8);
 2b0:	0f 2e       	mov	r0, r31
 2b2:	f9 e7       	ldi	r31, 0x79	; 121
 2b4:	2f 2e       	mov	r2, r31
 2b6:	33 24       	eor	r3, r3
 2b8:	f0 2d       	mov	r31, r0
				
				//set up mux for next ADC read - allows pot mux ADC node settling time while DAC is being set.
				POT_MUX &= ~(1<<POTMUX_EN0); //clear POTMUX_EN0 to select input on U2
 2ba:	0f 2e       	mov	r0, r31
 2bc:	fa ed       	ldi	r31, 0xDA	; 218
 2be:	ef 2e       	mov	r14, r31
 2c0:	ff 24       	eor	r15, r15
 2c2:	f0 2d       	mov	r31, r0
				//for testing, set one DAC S&H channel to a fixed value and measure it as flanking S&H channels are swept from 0-10V
				//currently using this to set OSCA_INIT_CV and do fine tuning
				uint8_t dac_mux_address = 0;
				if (i < 8) 
				{
					dac_mux_address = DAC_MUX_EN0;
 2c4:	99 24       	eor	r9, r9
 2c6:	93 94       	inc	r9
 2c8:	88 24       	eor	r8, r8
 2ca:	05 c0       	rjmp	.+10     	; 0x2d6 <__vector_5+0xb8>
			//in fact, this first set up does away with the delay and there doesn't seem to be much noise on pot 15 read, but it's hard to tell as it
			//is VCO1 FM depth control. Oh wait, not there is plenty of noise without settling time introduced by delay
            DATA_BUS = 15; //set pot mux address on databus
		    POT_MUX &= ~(1<<POTMUX_EN0); //clear POTMUX_EN0 to select input on U2
			_delay_us(10);
			POT_MUX |= (1<<POTMUX_EN0);
 2cc:	0f 5f       	subi	r16, 0xFF	; 255
 2ce:	1f 4f       	sbci	r17, 0xFF	; 255
 2d0:	08 94       	sec
 2d2:	c1 1c       	adc	r12, r1
 2d4:	d1 1c       	adc	r13, r1
			
			for (int i = 0; i <=15; i++)
			{
					
				ADCSRA |= (1<<ADSC); //start ADC conversion
 2d6:	88 81       	ld	r24, Y
 2d8:	80 64       	ori	r24, 0x40	; 64
 2da:	88 83       	st	Y, r24
				while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock) - need to figure out what to do with this time - would interrupt be more efficient?
 2dc:	88 81       	ld	r24, Y
 2de:	86 fd       	sbrc	r24, 6
 2e0:	fd cf       	rjmp	.-6      	; 0x2dc <__vector_5+0xbe>
				//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
								
				//adc_previous = adc_value;
				adc_value = ADCL;
 2e2:	f2 01       	movw	r30, r4
 2e4:	80 81       	ld	r24, Z
 2e6:	90 e0       	ldi	r25, 0x00	; 0
 2e8:	90 93 23 01 	sts	0x0123, r25
 2ec:	80 93 22 01 	sts	0x0122, r24
				adc_value = adc_value | (ADCH <<8);
 2f0:	f1 01       	movw	r30, r2
 2f2:	20 81       	ld	r18, Z
 2f4:	80 91 22 01 	lds	r24, 0x0122
 2f8:	90 91 23 01 	lds	r25, 0x0123
 2fc:	b2 2e       	mov	r11, r18
 2fe:	aa 24       	eor	r10, r10
 300:	8a 29       	or	r24, r10
 302:	9b 29       	or	r25, r11
 304:	90 93 23 01 	sts	0x0123, r25
 308:	80 93 22 01 	sts	0x0122, r24
				
				//set up mux for next ADC read - allows pot mux ADC node settling time while DAC is being set.
				POT_MUX &= ~(1<<POTMUX_EN0); //clear POTMUX_EN0 to select input on U2
 30c:	f7 01       	movw	r30, r14
 30e:	80 81       	ld	r24, Z
 310:	8f 7b       	andi	r24, 0xBF	; 191
 312:	80 83       	st	Z, r24
				DATA_BUS = i; //set pot mux address on databus				
 314:	60 2f       	mov	r22, r16
 316:	02 b9       	out	0x02, r16	; 2
 318:	c8 01       	movw	r24, r16
				//for testing, set one DAC S&H channel to a fixed value and measure it as flanking S&H channels are swept from 0-10V
				//currently using this to set OSCA_INIT_CV and do fine tuning
				uint8_t dac_mux_address = 0;
				if (i < 8) 
				{
					dac_mux_address = DAC_MUX_EN0;
 31a:	29 2d       	mov	r18, r9
 31c:	08 30       	cpi	r16, 0x08	; 8
 31e:	11 05       	cpc	r17, r1
 320:	0c f4       	brge	.+2      	; 0x324 <__vector_5+0x106>
 322:	28 2d       	mov	r18, r8
				} else {
					dac_mux_address = DAC_MUX_EN1;
				}				
				
				if (i == 4 || i == 13) 
 324:	84 30       	cpi	r24, 0x04	; 4
 326:	91 05       	cpc	r25, r1
 328:	31 f0       	breq	.+12     	; 0x336 <__vector_5+0x118>
 32a:	8d 30       	cpi	r24, 0x0D	; 13
 32c:	91 05       	cpc	r25, r1
 32e:	b9 f5       	brne	.+110    	; 0x39e <__vector_5+0x180>
				{
					uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
					if (i == 13)tune_value += 1638; //add an octave (1V) to VCO2 pitch
 330:	e5 e0       	ldi	r30, 0x05	; 5
 332:	ff e1       	ldi	r31, 0x1F	; 31
 334:	02 c0       	rjmp	.+4      	; 0x33a <__vector_5+0x11c>
					dac_mux_address = DAC_MUX_EN1;
				}				
				
				if (i == 4 || i == 13) 
				{
					uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
 336:	ef e9       	ldi	r30, 0x9F	; 159
 338:	f8 e1       	ldi	r31, 0x18	; 24
					if (i == 13)tune_value += 1638; //add an octave (1V) to VCO2 pitch
					if (adc_value >= 512) {set_dac(dac_mux_address,i,(tune_value + (adc_value - 512))); tune_offset = adc_value - 512;} else {set_dac(dac_mux_address,i,(tune_value - (512- adc_value))); tune_offset = adc_value;}
 33a:	80 91 22 01 	lds	r24, 0x0122
 33e:	90 91 23 01 	lds	r25, 0x0123
 342:	32 e0       	ldi	r19, 0x02	; 2
 344:	80 30       	cpi	r24, 0x00	; 0
 346:	93 07       	cpc	r25, r19
 348:	b0 f0       	brcs	.+44     	; 0x376 <__vector_5+0x158>
 34a:	40 91 22 01 	lds	r20, 0x0122
 34e:	50 91 23 01 	lds	r21, 0x0123
 352:	40 50       	subi	r20, 0x00	; 0
 354:	52 40       	sbci	r21, 0x02	; 2
 356:	4e 0f       	add	r20, r30
 358:	5f 1f       	adc	r21, r31
 35a:	82 2f       	mov	r24, r18
 35c:	0e 94 6a 00 	call	0xd4	; 0xd4 <_Z7set_dachhj>
 360:	80 91 22 01 	lds	r24, 0x0122
 364:	90 91 23 01 	lds	r25, 0x0123
 368:	80 50       	subi	r24, 0x00	; 0
 36a:	92 40       	sbci	r25, 0x02	; 2
 36c:	90 93 21 01 	sts	0x0121, r25
 370:	80 93 20 01 	sts	0x0120, r24
 374:	3d c0       	rjmp	.+122    	; 0x3f0 <__vector_5+0x1d2>
 376:	40 91 22 01 	lds	r20, 0x0122
 37a:	50 91 23 01 	lds	r21, 0x0123
 37e:	40 50       	subi	r20, 0x00	; 0
 380:	52 40       	sbci	r21, 0x02	; 2
 382:	4e 0f       	add	r20, r30
 384:	5f 1f       	adc	r21, r31
 386:	82 2f       	mov	r24, r18
 388:	0e 94 6a 00 	call	0xd4	; 0xd4 <_Z7set_dachhj>
 38c:	80 91 22 01 	lds	r24, 0x0122
 390:	90 91 23 01 	lds	r25, 0x0123
 394:	90 93 21 01 	sts	0x0121, r25
 398:	80 93 20 01 	sts	0x0120, r24
 39c:	29 c0       	rjmp	.+82     	; 0x3f0 <__vector_5+0x1d2>
					//set_dac(i, tune_value);
					
				} else if (i == 0)
 39e:	00 97       	sbiw	r24, 0x00	; 0
 3a0:	d1 f4       	brne	.+52     	; 0x3d6 <__vector_5+0x1b8>
				{
					set_dac(dac_mux_address,i, adc_value << 4);
 3a2:	40 91 22 01 	lds	r20, 0x0122
 3a6:	50 91 23 01 	lds	r21, 0x0123
 3aa:	42 95       	swap	r20
 3ac:	52 95       	swap	r21
 3ae:	50 7f       	andi	r21, 0xF0	; 240
 3b0:	54 27       	eor	r21, r20
 3b2:	40 7f       	andi	r20, 0xF0	; 240
 3b4:	54 27       	eor	r21, r20
 3b6:	82 2f       	mov	r24, r18
 3b8:	0e 94 6a 00 	call	0xd4	; 0xd4 <_Z7set_dachhj>
					value_to_display = adc_value;
 3bc:	80 91 22 01 	lds	r24, 0x0122
 3c0:	90 91 23 01 	lds	r25, 0x0123
 3c4:	90 93 1f 01 	sts	0x011F, r25
 3c8:	80 93 1e 01 	sts	0x011E, r24
				} else {set_dac(dac_mux_address,i, adc_value << 4);}
					
                //set_dac(i, adc_value << 4);
				POT_MUX |= (1<<POTMUX_EN0); //disable pot multiplexer U2
 3cc:	f7 01       	movw	r30, r14
 3ce:	80 81       	ld	r24, Z
 3d0:	80 64       	ori	r24, 0x40	; 64
 3d2:	80 83       	st	Z, r24
 3d4:	7b cf       	rjmp	.-266    	; 0x2cc <__vector_5+0xae>
					
				} else if (i == 0)
				{
					set_dac(dac_mux_address,i, adc_value << 4);
					value_to_display = adc_value;
				} else {set_dac(dac_mux_address,i, adc_value << 4);}
 3d6:	40 91 22 01 	lds	r20, 0x0122
 3da:	50 91 23 01 	lds	r21, 0x0123
 3de:	42 95       	swap	r20
 3e0:	52 95       	swap	r21
 3e2:	50 7f       	andi	r21, 0xF0	; 240
 3e4:	54 27       	eor	r21, r20
 3e6:	40 7f       	andi	r20, 0xF0	; 240
 3e8:	54 27       	eor	r21, r20
 3ea:	82 2f       	mov	r24, r18
 3ec:	0e 94 6a 00 	call	0xd4	; 0xd4 <_Z7set_dachhj>
					
                //set_dac(i, adc_value << 4);
				POT_MUX |= (1<<POTMUX_EN0); //disable pot multiplexer U2
 3f0:	f7 01       	movw	r30, r14
 3f2:	80 81       	ld	r24, Z
 3f4:	80 64       	ori	r24, 0x40	; 64
 3f6:	80 83       	st	Z, r24
            DATA_BUS = 15; //set pot mux address on databus
		    POT_MUX &= ~(1<<POTMUX_EN0); //clear POTMUX_EN0 to select input on U2
			_delay_us(10);
			POT_MUX |= (1<<POTMUX_EN0);
			
			for (int i = 0; i <=15; i++)
 3f8:	f0 e1       	ldi	r31, 0x10	; 16
 3fa:	cf 16       	cp	r12, r31
 3fc:	d1 04       	cpc	r13, r1
 3fe:	0c f4       	brge	.+2      	; 0x402 <__vector_5+0x1e4>
 400:	65 cf       	rjmp	.-310    	; 0x2cc <__vector_5+0xae>
			}			
			//DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
			//DAC_CTRL |= (1<<DAC_RS);	
			
			//now read second set of pots form U4 databus should already = 15 from previous loop.
		    POT_MUX &= ~(1<<POTMUX_EN1); //clear POTMUX_EN1 to select input on U4
 402:	ea ed       	ldi	r30, 0xDA	; 218
 404:	f0 e0       	ldi	r31, 0x00	; 0
 406:	80 81       	ld	r24, Z
 408:	8f 77       	andi	r24, 0x7F	; 127
 40a:	80 83       	st	Z, r24
 40c:	32 e4       	ldi	r19, 0x42	; 66
 40e:	3a 95       	dec	r19
 410:	f1 f7       	brne	.-4      	; 0x40e <__vector_5+0x1f0>
 412:	00 c0       	rjmp	.+0      	; 0x414 <__vector_5+0x1f6>
			_delay_us(10);
			POT_MUX |= (1<<POTMUX_EN1);
 414:	80 81       	ld	r24, Z
 416:	80 68       	ori	r24, 0x80	; 128
 418:	80 83       	st	Z, r24
			for (int i = 1; i <=15; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
 41a:	01 e0       	ldi	r16, 0x01	; 1
 41c:	10 e0       	ldi	r17, 0x00	; 0
			{
				
				ADCSRA |= (1<<ADSC); //start ADC conversion
 41e:	ca e7       	ldi	r28, 0x7A	; 122
 420:	d0 e0       	ldi	r29, 0x00	; 0
				while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock) - need to figure out what to do with this time - would interrupt be more efficient?
				//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
				
				//adc_previous = adc_value;
				adc_value = ADCL;
 422:	0f 2e       	mov	r0, r31
 424:	f8 e7       	ldi	r31, 0x78	; 120
 426:	cf 2e       	mov	r12, r31
 428:	dd 24       	eor	r13, r13
 42a:	f0 2d       	mov	r31, r0
				adc_value = adc_value | (ADCH <<8);
 42c:	0f 2e       	mov	r0, r31
 42e:	f9 e7       	ldi	r31, 0x79	; 121
 430:	af 2e       	mov	r10, r31
 432:	bb 24       	eor	r11, r11
 434:	f0 2d       	mov	r31, r0
				
				//set up mux for next ADC read - allows pot mux ADC node settling time while DAC is being set.
				POT_MUX &= ~(1<<POTMUX_EN1); //clear POTMUX_EN1 to select input on U4
 436:	0f 2e       	mov	r0, r31
 438:	fa ed       	ldi	r31, 0xDA	; 218
 43a:	ef 2e       	mov	r14, r31
 43c:	ff 24       	eor	r15, r15
 43e:	f0 2d       	mov	r31, r0
				uint8_t dac_mux_address = 0;
				if (i < 8)
				{
					dac_mux_address = DAC_MUX_EN2;
				} else {
					dac_mux_address = DAC_MUX_EN3;
 440:	0f 2e       	mov	r0, r31
 442:	f3 e0       	ldi	r31, 0x03	; 3
 444:	9f 2e       	mov	r9, r31
 446:	f0 2d       	mov	r31, r0
				POT_MUX &= ~(1<<POTMUX_EN1); //clear POTMUX_EN1 to select input on U4
				DATA_BUS = i; //set pot mux address on databus
				uint8_t dac_mux_address = 0;
				if (i < 8)
				{
					dac_mux_address = DAC_MUX_EN2;
 448:	88 24       	eor	r8, r8
 44a:	68 94       	set
 44c:	81 f8       	bld	r8, 1
			_delay_us(10);
			POT_MUX |= (1<<POTMUX_EN1);
			for (int i = 1; i <=15; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
			{
				
				ADCSRA |= (1<<ADSC); //start ADC conversion
 44e:	88 81       	ld	r24, Y
 450:	80 64       	ori	r24, 0x40	; 64
 452:	88 83       	st	Y, r24
				while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock) - need to figure out what to do with this time - would interrupt be more efficient?
 454:	88 81       	ld	r24, Y
 456:	86 fd       	sbrc	r24, 6
 458:	fd cf       	rjmp	.-6      	; 0x454 <__vector_5+0x236>
				//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
				
				//adc_previous = adc_value;
				adc_value = ADCL;
 45a:	f6 01       	movw	r30, r12
 45c:	80 81       	ld	r24, Z
 45e:	90 e0       	ldi	r25, 0x00	; 0
 460:	90 93 23 01 	sts	0x0123, r25
 464:	80 93 22 01 	sts	0x0122, r24
				adc_value = adc_value | (ADCH <<8);
 468:	f5 01       	movw	r30, r10
 46a:	20 81       	ld	r18, Z
 46c:	80 91 22 01 	lds	r24, 0x0122
 470:	90 91 23 01 	lds	r25, 0x0123
 474:	72 2e       	mov	r7, r18
 476:	66 24       	eor	r6, r6
 478:	86 29       	or	r24, r6
 47a:	97 29       	or	r25, r7
 47c:	90 93 23 01 	sts	0x0123, r25
 480:	80 93 22 01 	sts	0x0122, r24
				
				//set up mux for next ADC read - allows pot mux ADC node settling time while DAC is being set.
				POT_MUX &= ~(1<<POTMUX_EN1); //clear POTMUX_EN1 to select input on U4
 484:	f7 01       	movw	r30, r14
 486:	80 81       	ld	r24, Z
 488:	8f 77       	andi	r24, 0x7F	; 127
 48a:	80 83       	st	Z, r24
				DATA_BUS = i; //set pot mux address on databus
 48c:	60 2f       	mov	r22, r16
 48e:	02 b9       	out	0x02, r16	; 2
				uint8_t dac_mux_address = 0;
				if (i < 8)
 490:	08 30       	cpi	r16, 0x08	; 8
 492:	11 05       	cpc	r17, r1
 494:	14 f4       	brge	.+4      	; 0x49a <__vector_5+0x27c>
				{
					dac_mux_address = DAC_MUX_EN2;
 496:	88 2d       	mov	r24, r8
 498:	01 c0       	rjmp	.+2      	; 0x49c <__vector_5+0x27e>
				} else {
					dac_mux_address = DAC_MUX_EN3;
 49a:	89 2d       	mov	r24, r9
				}				
				set_dac(dac_mux_address,i, adc_value << 4);					
 49c:	40 91 22 01 	lds	r20, 0x0122
 4a0:	50 91 23 01 	lds	r21, 0x0123
 4a4:	42 95       	swap	r20
 4a6:	52 95       	swap	r21
 4a8:	50 7f       	andi	r21, 0xF0	; 240
 4aa:	54 27       	eor	r21, r20
 4ac:	40 7f       	andi	r20, 0xF0	; 240
 4ae:	54 27       	eor	r21, r20
 4b0:	0e 94 6a 00 	call	0xd4	; 0xd4 <_Z7set_dachhj>
				POT_MUX |= (1<<POTMUX_EN1); //disable pot multiplexer U4
 4b4:	f7 01       	movw	r30, r14
 4b6:	80 81       	ld	r24, Z
 4b8:	80 68       	ori	r24, 0x80	; 128
 4ba:	80 83       	st	Z, r24
			
			//now read second set of pots form U4 databus should already = 15 from previous loop.
		    POT_MUX &= ~(1<<POTMUX_EN1); //clear POTMUX_EN1 to select input on U4
			_delay_us(10);
			POT_MUX |= (1<<POTMUX_EN1);
			for (int i = 1; i <=15; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
 4bc:	0f 5f       	subi	r16, 0xFF	; 255
 4be:	1f 4f       	sbci	r17, 0xFF	; 255
 4c0:	00 31       	cpi	r16, 0x10	; 16
 4c2:	11 05       	cpc	r17, r1
 4c4:	21 f6       	brne	.-120    	; 0x44e <__vector_5+0x230>
				}				
				set_dac(dac_mux_address,i, adc_value << 4);					
				POT_MUX |= (1<<POTMUX_EN1); //disable pot multiplexer U4
		  }

		DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
 4c6:	a1 98       	cbi	0x14, 1	; 20
		DAC_CTRL |= (1<<DAC_RS);
 4c8:	a1 9a       	sbi	0x14, 1	; 20
	//do SPI read/write every 5 interrupts (16.5 ms)
	if (switch_timer++ == 5)
 4ca:	80 91 27 01 	lds	r24, 0x0127
 4ce:	98 2f       	mov	r25, r24
 4d0:	9f 5f       	subi	r25, 0xFF	; 255
 4d2:	90 93 27 01 	sts	0x0127, r25
 4d6:	85 30       	cpi	r24, 0x05	; 5
 4d8:	09 f0       	breq	.+2      	; 0x4dc <__vector_5+0x2be>
 4da:	44 c1       	rjmp	.+648    	; 0x764 <__vector_5+0x546>
	{
		switch_timer = 0;
 4dc:	10 92 27 01 	sts	0x0127, r1
		
		
		SPI_PORT |= SPI_SW_LATCH;
 4e0:	2d 9a       	sbi	0x05, 5	; 5
		((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
		((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
		((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
		((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
		((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
		ISW8_SW_ON << ISW8_LED; 
 4e2:	20 91 2c 01 	lds	r18, 0x012C
 4e6:	60 91 2c 01 	lds	r22, 0x012C
 4ea:	80 91 2c 01 	lds	r24, 0x012C
 4ee:	70 91 2c 01 	lds	r23, 0x012C
 4f2:	50 91 2c 01 	lds	r21, 0x012C
 4f6:	40 91 2c 01 	lds	r20, 0x012C
 4fa:	30 91 2c 01 	lds	r19, 0x012C
 4fe:	90 91 31 01 	lds	r25, 0x0131
 502:	71 70       	andi	r23, 0x01	; 1
 504:	64 70       	andi	r22, 0x04	; 4
 506:	67 2b       	or	r22, r23
 508:	50 71       	andi	r21, 0x10	; 16
 50a:	56 2b       	or	r21, r22
 50c:	40 72       	andi	r20, 0x20	; 32
 50e:	45 2b       	or	r20, r21
 510:	30 74       	andi	r19, 0x40	; 64
 512:	34 2b       	or	r19, r20
 514:	97 95       	ror	r25
 516:	99 27       	eor	r25, r25
 518:	97 95       	ror	r25
 51a:	93 2b       	or	r25, r19
 51c:	22 1f       	adc	r18, r18
 51e:	22 27       	eor	r18, r18
 520:	22 1f       	adc	r18, r18
 522:	22 0f       	add	r18, r18
 524:	29 2b       	or	r18, r25
 526:	90 e0       	ldi	r25, 0x00	; 0
 528:	88 0f       	add	r24, r24
 52a:	99 1f       	adc	r25, r25
 52c:	88 0f       	add	r24, r24
 52e:	99 1f       	adc	r25, r25
 530:	88 70       	andi	r24, 0x08	; 8
 532:	90 70       	andi	r25, 0x00	; 0
 534:	82 2b       	or	r24, r18
 536:	8e bd       	out	0x2e, r24	; 46
		
		while (!(SPSR & (1<<SPIF)));
 538:	0d b4       	in	r0, 0x2d	; 45
 53a:	07 fe       	sbrs	r0, 7
 53c:	fd cf       	rjmp	.-6      	; 0x538 <__vector_5+0x31a>
		
		//Now read SPDR for switch data shifted in from 74XX165 U14
		spi_sw_current_state = SPDR;
 53e:	8e b5       	in	r24, 0x2e	; 46
 540:	80 93 2e 01 	sts	0x012E, r24
		
		spi_sw_current_state ^= spi_sw_previous_state;
 544:	80 91 2e 01 	lds	r24, 0x012E
 548:	90 91 2d 01 	lds	r25, 0x012D
 54c:	89 27       	eor	r24, r25
 54e:	80 93 2e 01 	sts	0x012E, r24
		spi_sw_previous_state ^= spi_sw_current_state;
 552:	80 91 2d 01 	lds	r24, 0x012D
 556:	90 91 2e 01 	lds	r25, 0x012E
 55a:	89 27       	eor	r24, r25
 55c:	80 93 2d 01 	sts	0x012D, r24
		spi_sw_current_state &= spi_sw_previous_state;
 560:	80 91 2e 01 	lds	r24, 0x012E
 564:	90 91 2d 01 	lds	r25, 0x012D
 568:	89 23       	and	r24, r25
 56a:	80 93 2e 01 	sts	0x012E, r24
		
		//toggle switch state 		

		if (spi_sw_current_state & (1<<ISW1_SW)) sw_latch_five ^= (1 << ISW1_SW);
 56e:	80 91 2e 01 	lds	r24, 0x012E
 572:	82 ff       	sbrs	r24, 2
 574:	06 c0       	rjmp	.+12     	; 0x582 <__vector_5+0x364>
 576:	90 91 2c 01 	lds	r25, 0x012C
 57a:	84 e0       	ldi	r24, 0x04	; 4
 57c:	89 27       	eor	r24, r25
 57e:	80 93 2c 01 	sts	0x012C, r24
		if (spi_sw_current_state & (1<<ISW2_SW)) sw_latch_five ^= (1 << ISW2_SW);					
 582:	80 91 2e 01 	lds	r24, 0x012E
 586:	81 ff       	sbrs	r24, 1
 588:	06 c0       	rjmp	.+12     	; 0x596 <__vector_5+0x378>
 58a:	90 91 2c 01 	lds	r25, 0x012C
 58e:	82 e0       	ldi	r24, 0x02	; 2
 590:	89 27       	eor	r24, r25
 592:	80 93 2c 01 	sts	0x012C, r24
		if (spi_sw_current_state & (1<<ISW3_SW)) sw_latch_five ^= (1 << ISW3_SW);
 596:	80 91 2e 01 	lds	r24, 0x012E
 59a:	80 ff       	sbrs	r24, 0
 59c:	06 c0       	rjmp	.+12     	; 0x5aa <__vector_5+0x38c>
 59e:	90 91 2c 01 	lds	r25, 0x012C
 5a2:	81 e0       	ldi	r24, 0x01	; 1
 5a4:	89 27       	eor	r24, r25
 5a6:	80 93 2c 01 	sts	0x012C, r24
		if (spi_sw_current_state & (1<<ISW4_SW)) sw_latch_five ^= (1 << ISW4_SW);	
 5aa:	80 91 2e 01 	lds	r24, 0x012E
 5ae:	88 23       	and	r24, r24
 5b0:	2c f4       	brge	.+10     	; 0x5bc <__vector_5+0x39e>
 5b2:	80 91 2c 01 	lds	r24, 0x012C
 5b6:	80 58       	subi	r24, 0x80	; 128
 5b8:	80 93 2c 01 	sts	0x012C, r24
		if (spi_sw_current_state & (1<<ISW5_SW)) sw_latch_five ^= (1 << ISW5_SW);
 5bc:	80 91 2e 01 	lds	r24, 0x012E
 5c0:	84 ff       	sbrs	r24, 4
 5c2:	06 c0       	rjmp	.+12     	; 0x5d0 <__vector_5+0x3b2>
 5c4:	90 91 2c 01 	lds	r25, 0x012C
 5c8:	80 e1       	ldi	r24, 0x10	; 16
 5ca:	89 27       	eor	r24, r25
 5cc:	80 93 2c 01 	sts	0x012C, r24
		if (spi_sw_current_state & (1<<ISW6_SW)) sw_latch_five ^= (1 << ISW6_SW);
 5d0:	80 91 2e 01 	lds	r24, 0x012E
 5d4:	85 ff       	sbrs	r24, 5
 5d6:	06 c0       	rjmp	.+12     	; 0x5e4 <__vector_5+0x3c6>
 5d8:	90 91 2c 01 	lds	r25, 0x012C
 5dc:	80 e2       	ldi	r24, 0x20	; 32
 5de:	89 27       	eor	r24, r25
 5e0:	80 93 2c 01 	sts	0x012C, r24
		if (spi_sw_current_state & (1<<ISW7_SW)) sw_latch_five ^= (1 << ISW7_SW);
 5e4:	80 91 2e 01 	lds	r24, 0x012E
 5e8:	86 ff       	sbrs	r24, 6
 5ea:	06 c0       	rjmp	.+12     	; 0x5f8 <__vector_5+0x3da>
 5ec:	90 91 2c 01 	lds	r25, 0x012C
 5f0:	80 e4       	ldi	r24, 0x40	; 64
 5f2:	89 27       	eor	r24, r25
 5f4:	80 93 2c 01 	sts	0x012C, r24
		
		//SHIFT 4th BYTE
		SPDR = 0; //no LEDs connected in current test set up
 5f8:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1<<SPIF)));
 5fa:	0d b4       	in	r0, 0x2d	; 45
 5fc:	07 fe       	sbrs	r0, 7
 5fe:	fd cf       	rjmp	.-6      	; 0x5fa <__vector_5+0x3dc>
		//Now read SPDR for switch data shifted in from 74XX165 (U9)
		//check if ISW12_SW bit is set
		if (SPDR >> 5 & 1)
 600:	0e b4       	in	r0, 0x2e	; 46
 602:	05 fe       	sbrs	r0, 5
 604:	04 c0       	rjmp	.+8      	; 0x60e <__vector_5+0x3f0>
		{
			ISW12_SW_ON = 1;
 606:	81 e0       	ldi	r24, 0x01	; 1
 608:	80 93 34 01 	sts	0x0134, r24
 60c:	02 c0       	rjmp	.+4      	; 0x612 <__vector_5+0x3f4>
		}
		else
		{
			ISW12_SW_ON = 0;
 60e:	10 92 34 01 	sts	0x0134, r1
		}
		//check if ISW13_SW bit is set
		if (SPDR >> 6 & 1)
 612:	0e b4       	in	r0, 0x2e	; 46
 614:	06 fe       	sbrs	r0, 6
 616:	04 c0       	rjmp	.+8      	; 0x620 <__vector_5+0x402>
		{
			ISW13_SW_ON = 1;
 618:	81 e0       	ldi	r24, 0x01	; 1
 61a:	80 93 33 01 	sts	0x0133, r24
 61e:	02 c0       	rjmp	.+4      	; 0x624 <__vector_5+0x406>
		}
		else
		{
			ISW13_SW_ON = 0;
 620:	10 92 33 01 	sts	0x0133, r1
		}
		
		//SHIFT 3th BYTE
		SPDR = 0;
 624:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1<<SPIF)));
 626:	0d b4       	in	r0, 0x2d	; 45
 628:	07 fe       	sbrs	r0, 7
 62a:	fd cf       	rjmp	.-6      	; 0x626 <__vector_5+0x408>

		//SHIFT 2th BYTE
		SPDR = 0;
 62c:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1<<SPIF)));
 62e:	0d b4       	in	r0, 0x2d	; 45
 630:	07 fe       	sbrs	r0, 7
 632:	fd cf       	rjmp	.-6      	; 0x62e <__vector_5+0x410>
		
		//SHIFT 1st BYTE
		//SPDR = (ISW12_SW_ON << 2) | ISW11_LED; //TURN ON ISW12 (if ISW12_SW is ON) and ISW11 LEDs, both on 74XX595 U8, first shift register in chain
		SPDR = (ISW12_SW_ON <<2) | (ISW13_SW_ON << 7); //turn on ISW12 if ISW12_SW is ON, turn ISW11 (MSB of first shift register chain) if ISW13_SW is ON
 634:	80 91 34 01 	lds	r24, 0x0134
 638:	90 91 33 01 	lds	r25, 0x0133
 63c:	97 95       	ror	r25
 63e:	99 27       	eor	r25, r25
 640:	97 95       	ror	r25
 642:	88 0f       	add	r24, r24
 644:	88 0f       	add	r24, r24
 646:	89 2b       	or	r24, r25
 648:	8e bd       	out	0x2e, r24	; 46
		//Wait for SPI shift to complete
		while (!(SPSR & (1<<SPIF)));
 64a:	0d b4       	in	r0, 0x2d	; 45
 64c:	07 fe       	sbrs	r0, 7
 64e:	fd cf       	rjmp	.-6      	; 0x64a <__vector_5+0x42c>
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
 650:	ed ed       	ldi	r30, 0xDD	; 221
 652:	f0 e0       	ldi	r31, 0x00	; 0
 654:	80 81       	ld	r24, Z
 656:	87 7f       	andi	r24, 0xF7	; 247
 658:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
 65a:	80 81       	ld	r24, Z
 65c:	88 60       	ori	r24, 0x08	; 8
 65e:	80 83       	st	Z, r24
		
		//clear SPI_SW_LATCH
		SPI_PORT &= ~SPI_SW_LATCH;	
 660:	2d 98       	cbi	0x05, 5	; 5
		//this toggle code works, but I haven't figured out how it works
		//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/
		current_sw_state = SWITCH_PORT;
 662:	8f b1       	in	r24, 0x0f	; 15
 664:	80 93 2f 01 	sts	0x012F, r24
		current_sw_state ^= previous_sw_state;
 668:	80 91 2f 01 	lds	r24, 0x012F
 66c:	90 91 30 01 	lds	r25, 0x0130
 670:	89 27       	eor	r24, r25
 672:	80 93 2f 01 	sts	0x012F, r24
		previous_sw_state ^= current_sw_state;
 676:	80 91 30 01 	lds	r24, 0x0130
 67a:	90 91 2f 01 	lds	r25, 0x012F
 67e:	89 27       	eor	r24, r25
 680:	80 93 30 01 	sts	0x0130, r24
		current_sw_state &= previous_sw_state;
 684:	80 91 2f 01 	lds	r24, 0x012F
 688:	90 91 30 01 	lds	r25, 0x0130
 68c:	89 23       	and	r24, r25
 68e:	80 93 2f 01 	sts	0x012F, r24
		
		if (current_sw_state & (1<<ISW8_SW)) 
 692:	80 91 2f 01 	lds	r24, 0x012F
 696:	82 ff       	sbrs	r24, 2
 698:	06 c0       	rjmp	.+12     	; 0x6a6 <__vector_5+0x488>
		{
			ISW8_SW_ON ^= 1 << 0; //toggle switch state
 69a:	90 91 31 01 	lds	r25, 0x0131
 69e:	81 e0       	ldi	r24, 0x01	; 1
 6a0:	89 27       	eor	r24, r25
 6a2:	80 93 31 01 	sts	0x0131, r24
		}
		
		//update analog switch latch:
		VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
 6a6:	ed ed       	ldi	r30, 0xDD	; 221
 6a8:	f0 e0       	ldi	r31, 0x00	; 0
 6aa:	80 81       	ld	r24, Z
 6ac:	8f 7b       	andi	r24, 0xBF	; 191
 6ae:	80 83       	st	Z, r24
		((sw_latch_five >> ISW2_SW) & 1) << 2 |
		((sw_latch_five >> ISW3_SW) & 1) << 1 |
		((sw_latch_five >> ISW5_SW) & 1) << 6 |
		((sw_latch_five >> ISW6_SW) & 1) << 7 |
		((sw_latch_five >> ISW7_SW) & 1) << 5 |
		ISW8_SW_ON << 4;
 6b0:	40 91 2c 01 	lds	r20, 0x012C
 6b4:	a0 91 2c 01 	lds	r26, 0x012C
 6b8:	30 91 2c 01 	lds	r19, 0x012C
 6bc:	60 91 2c 01 	lds	r22, 0x012C
 6c0:	20 91 2c 01 	lds	r18, 0x012C
 6c4:	80 91 2c 01 	lds	r24, 0x012C
 6c8:	50 91 2c 01 	lds	r21, 0x012C
 6cc:	90 91 31 01 	lds	r25, 0x0131
 6d0:	b0 e0       	ldi	r27, 0x00	; 0
 6d2:	b5 95       	asr	r27
 6d4:	a7 95       	ror	r26
 6d6:	b5 95       	asr	r27
 6d8:	a7 95       	ror	r26
 6da:	a1 70       	andi	r26, 0x01	; 1
 6dc:	70 e0       	ldi	r23, 0x00	; 0
 6de:	61 70       	andi	r22, 0x01	; 1
 6e0:	70 70       	andi	r23, 0x00	; 0
 6e2:	66 0f       	add	r22, r22
 6e4:	77 1f       	adc	r23, r23
 6e6:	6a 2b       	or	r22, r26
 6e8:	92 95       	swap	r25
 6ea:	90 7f       	andi	r25, 0xF0	; 240
 6ec:	69 2b       	or	r22, r25
 6ee:	90 e0       	ldi	r25, 0x00	; 0
 6f0:	95 95       	asr	r25
 6f2:	87 95       	ror	r24
 6f4:	95 95       	asr	r25
 6f6:	87 95       	ror	r24
 6f8:	95 95       	asr	r25
 6fa:	87 95       	ror	r24
 6fc:	95 95       	asr	r25
 6fe:	87 95       	ror	r24
 700:	95 95       	asr	r25
 702:	87 95       	ror	r24
 704:	96 95       	lsr	r25
 706:	98 2f       	mov	r25, r24
 708:	88 27       	eor	r24, r24
 70a:	97 95       	ror	r25
 70c:	87 95       	ror	r24
 70e:	86 2b       	or	r24, r22
 710:	44 1f       	adc	r20, r20
 712:	44 27       	eor	r20, r20
 714:	44 1f       	adc	r20, r20
 716:	44 0f       	add	r20, r20
 718:	44 0f       	add	r20, r20
 71a:	44 0f       	add	r20, r20
 71c:	84 2b       	or	r24, r20
 71e:	63 2f       	mov	r22, r19
 720:	70 e0       	ldi	r23, 0x00	; 0
 722:	66 0f       	add	r22, r22
 724:	77 1f       	adc	r23, r23
 726:	64 70       	andi	r22, 0x04	; 4
 728:	70 70       	andi	r23, 0x00	; 0
 72a:	68 2b       	or	r22, r24
 72c:	30 e0       	ldi	r19, 0x00	; 0
 72e:	c9 01       	movw	r24, r18
 730:	88 0f       	add	r24, r24
 732:	99 1f       	adc	r25, r25
 734:	88 0f       	add	r24, r24
 736:	99 1f       	adc	r25, r25
 738:	80 74       	andi	r24, 0x40	; 64
 73a:	90 70       	andi	r25, 0x00	; 0
 73c:	68 2b       	or	r22, r24
 73e:	85 2f       	mov	r24, r21
 740:	90 e0       	ldi	r25, 0x00	; 0
 742:	96 95       	lsr	r25
 744:	87 95       	ror	r24
 746:	80 72       	andi	r24, 0x20	; 32
 748:	90 70       	andi	r25, 0x00	; 0
 74a:	86 2b       	or	r24, r22
 74c:	82 b9       	out	0x02, r24	; 2
		VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
 74e:	80 81       	ld	r24, Z
 750:	80 64       	ori	r24, 0x40	; 64
 752:	80 83       	st	Z, r24
 754:	36 e0       	ldi	r19, 0x06	; 6
 756:	3a 95       	dec	r19
 758:	f1 f7       	brne	.-4      	; 0x756 <__vector_5+0x538>
 75a:	00 c0       	rjmp	.+0      	; 0x75c <__vector_5+0x53e>
		_delay_us(1);
		VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
 75c:	80 81       	ld	r24, Z
 75e:	8f 7b       	andi	r24, 0xBF	; 191
 760:	80 83       	st	Z, r24
		DATA_BUS = 0;			  	
 762:	12 b8       	out	0x02, r1	; 2
	}
	
	

	//increment digit display place
	if (place++ == 3) //post increment
 764:	80 91 26 01 	lds	r24, 0x0126
 768:	98 2f       	mov	r25, r24
 76a:	9f 5f       	subi	r25, 0xFF	; 255
 76c:	90 93 26 01 	sts	0x0126, r25
 770:	83 30       	cpi	r24, 0x03	; 3
 772:	11 f4       	brne	.+4      	; 0x778 <__vector_5+0x55a>
	{
		place = 0;
 774:	10 92 26 01 	sts	0x0126, r1
	}
	

	
}	
 778:	ff 91       	pop	r31
 77a:	ef 91       	pop	r30
 77c:	df 91       	pop	r29
 77e:	cf 91       	pop	r28
 780:	bf 91       	pop	r27
 782:	af 91       	pop	r26
 784:	9f 91       	pop	r25
 786:	8f 91       	pop	r24
 788:	7f 91       	pop	r23
 78a:	6f 91       	pop	r22
 78c:	5f 91       	pop	r21
 78e:	4f 91       	pop	r20
 790:	3f 91       	pop	r19
 792:	2f 91       	pop	r18
 794:	1f 91       	pop	r17
 796:	0f 91       	pop	r16
 798:	ff 90       	pop	r15
 79a:	ef 90       	pop	r14
 79c:	df 90       	pop	r13
 79e:	cf 90       	pop	r12
 7a0:	bf 90       	pop	r11
 7a2:	af 90       	pop	r10
 7a4:	9f 90       	pop	r9
 7a6:	8f 90       	pop	r8
 7a8:	7f 90       	pop	r7
 7aa:	6f 90       	pop	r6
 7ac:	5f 90       	pop	r5
 7ae:	4f 90       	pop	r4
 7b0:	3f 90       	pop	r3
 7b2:	2f 90       	pop	r2
 7b4:	0f 90       	pop	r0
 7b6:	0f be       	out	0x3f, r0	; 63
 7b8:	0f 90       	pop	r0
 7ba:	1f 90       	pop	r1
 7bc:	18 95       	reti

000007be <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
 7be:	80 e8       	ldi	r24, 0x80	; 128
 7c0:	85 bf       	out	0x35, r24	; 53
	MCUCR = (1<<JTD);
 7c2:	85 bf       	out	0x35, r24	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
 7c4:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
 7c6:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
	//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
	//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
	DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
 7c8:	84 b1       	in	r24, 0x04	; 4
 7ca:	87 62       	ori	r24, 0x27	; 39
 7cc:	84 b9       	out	0x04, r24	; 4
	
	//SET SPI_EN and LED_LATCH and VCO_SW_LATCH pins as outputs
	DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH));
 7ce:	ec ed       	ldi	r30, 0xDC	; 220
 7d0:	f0 e0       	ldi	r31, 0x00	; 0
 7d2:	80 81       	ld	r24, Z
 7d4:	8c 64       	ori	r24, 0x4C	; 76
 7d6:	80 83       	st	Z, r24
	
	//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
	SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
 7d8:	85 b1       	in	r24, 0x05	; 5
 7da:	89 7d       	andi	r24, 0xD9	; 217
 7dc:	85 b9       	out	0x05, r24	; 5
	
	//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
	SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
 7de:	ed ed       	ldi	r30, 0xDD	; 221
 7e0:	f0 e0       	ldi	r31, 0x00	; 0
 7e2:	80 81       	ld	r24, Z
 7e4:	83 7f       	andi	r24, 0xF3	; 243
 7e6:	80 83       	st	Z, r24
	
	//SET UP SPI
	SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
 7e8:	80 e5       	ldi	r24, 0x50	; 80
 7ea:	8c bd       	out	0x2c, r24	; 44
	
	//Pull LED_LATCH LOW
	SPI_LATCH_PORT &= ~LED_LATCH;
 7ec:	80 81       	ld	r24, Z
 7ee:	87 7f       	andi	r24, 0xF7	; 247
 7f0:	80 83       	st	Z, r24
	////Wait for SPI shift to complete
	//while (!(SPSR & (1<<SPIF)));
	
	//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
	
	SPI_LATCH_PORT &= ~LED_LATCH;
 7f2:	80 81       	ld	r24, Z
 7f4:	87 7f       	andi	r24, 0xF7	; 247
 7f6:	80 83       	st	Z, r24
	SPI_LATCH_PORT |= LED_LATCH;
 7f8:	80 81       	ld	r24, Z
 7fa:	88 60       	ori	r24, 0x08	; 8
 7fc:	80 83       	st	Z, r24
	
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
 7fe:	a9 ed       	ldi	r26, 0xD9	; 217
 800:	b0 e0       	ldi	r27, 0x00	; 0
 802:	8c 91       	ld	r24, X
 804:	80 6c       	ori	r24, 0xC0	; 192
 806:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
 808:	ea ed       	ldi	r30, 0xDA	; 218
 80a:	f0 e0       	ldi	r31, 0x00	; 0
 80c:	80 81       	ld	r24, Z
 80e:	80 6c       	ori	r24, 0xC0	; 192
 810:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
 812:	81 b1       	in	r24, 0x01	; 1
 814:	8f ef       	ldi	r24, 0xFF	; 255
 816:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
 818:	92 b1       	in	r25, 0x02	; 2
 81a:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
 81c:	8c 91       	ld	r24, X
 81e:	80 63       	ori	r24, 0x30	; 48
 820:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
 822:	80 81       	ld	r24, Z
 824:	8f 7c       	andi	r24, 0xCF	; 207
 826:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<ISW8_SW); //set ISW8_SW pin as input
 828:	82 98       	cbi	0x10, 2	; 16
	//setup ADC, free running for now. Not sure if this is the way it should be done. Look into benefits of one-shot ADC
    setupADC();	
 82a:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <_Z8setupADCv>
	
	//setup DAC
	setupDAC();
 82e:	0e 94 51 00 	call	0xa2	; 0xa2 <_Z8setupDACv>
	
	//set up main timer interrupt
	//this generates the main scanning interrupt
	TCCR2A |= (1<<CS22) | (1<<CS21); //Timer2 20MHz/256 prescaler
 832:	e0 eb       	ldi	r30, 0xB0	; 176
 834:	f0 e0       	ldi	r31, 0x00	; 0
 836:	80 81       	ld	r24, Z
 838:	86 60       	ori	r24, 0x06	; 6
 83a:	80 83       	st	Z, r24
	TIMSK2 |= (1<<TOIE2); //enable Timer2 overflow interrupt over flows approx. every 3ms	
 83c:	e0 e7       	ldi	r30, 0x70	; 112
 83e:	f0 e0       	ldi	r31, 0x00	; 0
 840:	80 81       	ld	r24, Z
 842:	81 60       	ori	r24, 0x01	; 1
 844:	80 83       	st	Z, r24
	sei(); //enable global interrupts
 846:	78 94       	sei
 848:	ff cf       	rjmp	.-2      	; 0x848 <main+0x8a>

0000084a <__udivmodhi4>:
 84a:	aa 1b       	sub	r26, r26
 84c:	bb 1b       	sub	r27, r27
 84e:	51 e1       	ldi	r21, 0x11	; 17
 850:	07 c0       	rjmp	.+14     	; 0x860 <__udivmodhi4_ep>

00000852 <__udivmodhi4_loop>:
 852:	aa 1f       	adc	r26, r26
 854:	bb 1f       	adc	r27, r27
 856:	a6 17       	cp	r26, r22
 858:	b7 07       	cpc	r27, r23
 85a:	10 f0       	brcs	.+4      	; 0x860 <__udivmodhi4_ep>
 85c:	a6 1b       	sub	r26, r22
 85e:	b7 0b       	sbc	r27, r23

00000860 <__udivmodhi4_ep>:
 860:	88 1f       	adc	r24, r24
 862:	99 1f       	adc	r25, r25
 864:	5a 95       	dec	r21
 866:	a9 f7       	brne	.-22     	; 0x852 <__udivmodhi4_loop>
 868:	80 95       	com	r24
 86a:	90 95       	com	r25
 86c:	bc 01       	movw	r22, r24
 86e:	cd 01       	movw	r24, r26
 870:	08 95       	ret

00000872 <_exit>:
 872:	f8 94       	cli

00000874 <__stop_program>:
 874:	ff cf       	rjmp	.-2      	; 0x874 <__stop_program>
