// Seed: 4169218570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign module_1.id_5  = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri1 id_2
    , id_7,
    input  wire id_3,
    output wand id_4,
    input  tri0 id_5
);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  tranif0 (1'b0, id_2);
endmodule
