INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:24:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.595ns period=7.190ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.595ns period=7.190ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.190ns  (clk rise@7.190ns - clk rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 2.500ns (37.522%)  route 4.163ns (62.478%))
  Logic Levels:           25  (CARRY4=12 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.673 - 7.190 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2895, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X72Y63         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y63         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf0/operator/sigProdExt_c2_reg[15]/Q
                         net (fo=1, routed)           0.427     1.167    mulf0/operator/sigProdExt_c2[15]
    SLICE_X72Y63         LUT6 (Prop_lut6_I0_O)        0.119     1.286 r  mulf0/operator/level5_c1[6]_i_7/O
                         net (fo=1, routed)           0.416     1.703    mulf0/operator/level5_c1[6]_i_7_n_0
    SLICE_X72Y64         LUT5 (Prop_lut5_I2_O)        0.043     1.746 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.746    mulf0/operator/RoundingAdder/S[0]
    SLICE_X72Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.984 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.984    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.034 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.034    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.084 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.084    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8_n_0
    SLICE_X72Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.134 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.134    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.184 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.184    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X72Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.234 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.234    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.284 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.284    mulf0/operator/RoundingAdder/ltOp_carry__2_i_16_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.386 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/O[0]
                         net (fo=6, routed)           0.346     2.732    mulf0/operator/RoundingAdder/ip_result__0[28]
    SLICE_X73Y70         LUT4 (Prop_lut4_I0_O)        0.119     2.851 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_11/O
                         net (fo=1, routed)           0.163     3.014    mulf0/operator/RoundingAdder/level4_c1[9]_i_11_n_0
    SLICE_X73Y69         LUT5 (Prop_lut5_I4_O)        0.043     3.057 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_10/O
                         net (fo=33, routed)          0.311     3.368    mulf0/operator/RoundingAdder/level4_c1[9]_i_10_n_0
    SLICE_X70Y67         LUT6 (Prop_lut6_I3_O)        0.043     3.411 r  mulf0/operator/RoundingAdder/level4_c1[2]_i_5/O
                         net (fo=3, routed)           0.508     3.920    mulf0/operator/RoundingAdder/mulf0_result[0]
    SLICE_X70Y70         LUT6 (Prop_lut6_I2_O)        0.043     3.963 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_27/O
                         net (fo=1, routed)           0.171     4.134    mulf0/operator/RoundingAdder/level4_c1[25]_i_27_n_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.177 f  mulf0/operator/RoundingAdder/level4_c1[25]_i_19/O
                         net (fo=1, routed)           0.246     4.423    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp__21
    SLICE_X70Y71         LUT6 (Prop_lut6_I5_O)        0.043     4.466 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_8/O
                         net (fo=8, routed)           0.312     4.779    control_merge1/tehb/control/excExpFracY_c0[23]
    SLICE_X68Y71         LUT3 (Prop_lut3_I2_O)        0.043     4.822 r  control_merge1/tehb/control/ltOp_carry__2_i_21/O
                         net (fo=1, routed)           0.163     4.985    mulf0/operator/RoundingAdder/ltOp_carry__2
    SLICE_X71Y71         LUT6 (Prop_lut6_I5_O)        0.043     5.028 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.028    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X71Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.215 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.215    addf0/operator/ltOp_carry__2_n_0
    SLICE_X71Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.342 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=94, routed)          0.343     5.686    control_merge1/tehb/control/CO[0]
    SLICE_X71Y74         LUT2 (Prop_lut2_I0_O)        0.141     5.827 r  control_merge1/tehb/control/i__carry_i_1/O
                         net (fo=1, routed)           0.098     5.925    addf0/operator/p_1_in[3]
    SLICE_X70Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.275     6.200 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.007     6.207    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X70Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.359 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.248     6.607    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X71Y76         LUT6 (Prop_lut6_I4_O)        0.121     6.728 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.098     6.826    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X71Y76         LUT4 (Prop_lut4_I0_O)        0.043     6.869 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.302     7.171    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X71Y77         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.190     7.190 r  
                                                      0.000     7.190 r  clk (IN)
                         net (fo=2895, unset)         0.483     7.673    addf0/operator/RightShifterComponent/clk
    SLICE_X71Y77         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.673    
                         clock uncertainty           -0.035     7.637    
    SLICE_X71Y77         FDRE (Setup_fdre_C_R)       -0.295     7.342    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  0.172    




