module alu (
    input  [31:0] a,
    input  [31:0] b,
    input  [3:0]  op,
    output reg [31:0] result,
    output zero
);

// ALU Operations
localparam ADD  = 4'b0000;
localparam SUB  = 4'b0001;
localparam AND  = 4'b0010;
localparam OR   = 4'b0011;
localparam XOR  = 4'b0100;
localparam SLT  = 4'b0101;
localparam SLL  = 4'b0110;
localparam SRL  = 4'b0111;

always @(*) begin
    case (op)
        ADD:  result = a + b;
        SUB:  result = a - b;
        AND:  result = a & b;
        OR:   result = a | b;
        XOR:  result = a ^ b;
        SLT:  result = ($signed(a) < $signed(b)) ? 32'd1 : 32'd0;
        SLL:  result = a << b[4:0];
        SRL:  result = a >> b[4:0];
        default: result = 32'd0;
    endcase
end

assign zero = (result == 32'd0);

endmodule
