// Seed: 3282181617
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_4;
  wand id_5;
  assign id_4[1] = {"" - 1, 1, 1'd0 != 1};
  reg id_6;
  assign id_6 = 1'b0 !=? id_6;
  wire id_7;
  tri0 id_8;
  always @(*) begin
    #1;
    wait (id_5);
    disable id_9;
    fork
      id_6 = new;
      begin
        wait (id_8);
      end
    join_none
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_ff @(id_2 or posedge $display)
    for (id_3 = 1 > 1; {id_8, id_6} | 1 < id_2; id_6 = 1 == 1) begin
      if (1) id_3 <= 1;
    end
  module_0(
      id_2, id_6, id_6
  ); id_9(
      .id_0(1), .id_1(""), .id_2(1), .id_3(id_1), .id_4(id_8), .id_5(id_4++), .id_6(1)
  );
  wire id_10;
endmodule
