
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    0.148066 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013060    0.048277    0.185787    0.333853 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048277    0.000045    0.333898 v _214_/A (sg13g2_xnor2_1)
     1    0.001768    0.027953    0.062741    0.396639 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.027953    0.000002    0.396641 v _300_/D (sg13g2_dfrbpq_1)
                                              0.396641   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    0.148066 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398066   clock uncertainty
                                  0.000000    0.398066   clock reconvergence pessimism
                                 -0.036330    0.361736   library hold time
                                              0.361736   data required time
---------------------------------------------------------------------------------------------
                                              0.361736   data required time
                                             -0.396641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.034905   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000069    0.148877 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.009213    0.048680    0.182674    0.331551 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.048680    0.000016    0.331567 ^ fanout79/A (sg13g2_buf_8)
     7    0.042674    0.034478    0.086774    0.418341 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.034479    0.000168    0.418510 ^ _128_/A (sg13g2_inv_2)
     5    0.021077    0.039883    0.047040    0.465550 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039883    0.000005    0.465555 v _293_/D (sg13g2_dfrbpq_1)
                                              0.465555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000069    0.148877 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398877   clock uncertainty
                                  0.000000    0.398877   clock reconvergence pessimism
                                 -0.039927    0.358950   library hold time
                                              0.358950   data required time
---------------------------------------------------------------------------------------------
                                              0.358950   data required time
                                             -0.465555   data arrival time
---------------------------------------------------------------------------------------------
                                              0.106605   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000069    0.148877 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008927    0.036147    0.176112    0.324989 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036147    0.000016    0.325005 v fanout79/A (sg13g2_buf_8)
     7    0.041487    0.030416    0.085632    0.410637 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.030417    0.000217    0.410854 v _192_/A (sg13g2_xnor2_1)
     1    0.002224    0.030037    0.058068    0.468922 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.030037    0.000005    0.468928 v _294_/D (sg13g2_dfrbpq_1)
                                              0.468928   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398864   clock uncertainty
                                  0.000000    0.398864   clock reconvergence pessimism
                                 -0.036806    0.362058   library hold time
                                              0.362058   data required time
---------------------------------------------------------------------------------------------
                                              0.362058   data required time
                                             -0.468928   data arrival time
---------------------------------------------------------------------------------------------
                                              0.106870   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    0.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012699    0.047210    0.185329    0.334180 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047210    0.000042    0.334222 v fanout57/A (sg13g2_buf_8)
     8    0.036330    0.029059    0.089117    0.423339 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029059    0.000197    0.423536 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004439    0.051152    0.094809    0.518345 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.051152    0.000021    0.518365 ^ _219_/A (sg13g2_inv_1)
     1    0.001843    0.018938    0.030521    0.548886 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018938    0.000002    0.548889 v _301_/D (sg13g2_dfrbpq_1)
                                              0.548889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    0.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398851   clock uncertainty
                                  0.000000    0.398851   clock reconvergence pessimism
                                 -0.033289    0.365562   library hold time
                                              0.365562   data required time
---------------------------------------------------------------------------------------------
                                              0.365562   data required time
                                             -0.548889   data arrival time
---------------------------------------------------------------------------------------------
                                              0.183327   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    0.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012699    0.047210    0.185329    0.334180 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047210    0.000042    0.334222 v fanout57/A (sg13g2_buf_8)
     8    0.036330    0.029059    0.089117    0.423339 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029059    0.000182    0.423520 v _195_/B (sg13g2_xor2_1)
     2    0.009220    0.045592    0.078505    0.502025 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.045592    0.000007    0.502033 v _196_/B (sg13g2_xor2_1)
     1    0.001529    0.024022    0.051556    0.553588 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024022    0.000000    0.553589 v _295_/D (sg13g2_dfrbpq_2)
                                              0.553589   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398831   clock uncertainty
                                  0.000000    0.398831   clock reconvergence pessimism
                                 -0.034927    0.363904   library hold time
                                              0.363904   data required time
---------------------------------------------------------------------------------------------
                                              0.363904   data required time
                                             -0.553589   data arrival time
---------------------------------------------------------------------------------------------
                                              0.189685   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    0.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012699    0.047210    0.185329    0.334180 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047210    0.000042    0.334222 v fanout57/A (sg13g2_buf_8)
     8    0.036330    0.029059    0.089117    0.423339 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029059    0.000148    0.423487 v _202_/B (sg13g2_xor2_1)
     2    0.010171    0.046849    0.082594    0.506081 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.046849    0.000036    0.506117 v _204_/A (sg13g2_xor2_1)
     1    0.002025    0.025007    0.059245    0.565362 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025007    0.000004    0.565366 v _297_/D (sg13g2_dfrbpq_1)
                                              0.565366   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398031   clock uncertainty
                                  0.000000    0.398031   clock reconvergence pessimism
                                 -0.035397    0.362634   library hold time
                                              0.362634   data required time
---------------------------------------------------------------------------------------------
                                              0.362634   data required time
                                             -0.565366   data arrival time
---------------------------------------------------------------------------------------------
                                              0.202731   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    0.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012699    0.047210    0.185329    0.334180 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047210    0.000037    0.334217 v fanout58/A (sg13g2_buf_2)
     5    0.026295    0.052389    0.108499    0.442716 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.052389    0.000193    0.442909 v _210_/A (sg13g2_xnor2_1)
     1    0.005655    0.047351    0.081407    0.524317 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.047351    0.000011    0.524328 v _211_/B (sg13g2_xnor2_1)
     1    0.001880    0.027573    0.055133    0.579461 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027573    0.000003    0.579464 v _299_/D (sg13g2_dfrbpq_1)
                                              0.579464   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398079   clock uncertainty
                                  0.000000    0.398079   clock reconvergence pessimism
                                 -0.036210    0.361869   library hold time
                                              0.361869   data required time
---------------------------------------------------------------------------------------------
                                              0.361869   data required time
                                             -0.579464   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217594   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    0.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012699    0.047210    0.185329    0.334180 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047210    0.000037    0.334217 v fanout58/A (sg13g2_buf_2)
     5    0.026295    0.052389    0.108499    0.442716 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.052389    0.000049    0.442765 v _199_/B (sg13g2_xnor2_1)
     2    0.009449    0.069310    0.090608    0.533373 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.069310    0.000027    0.533400 v _200_/B (sg13g2_xor2_1)
     1    0.002133    0.025197    0.063364    0.596764 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025197    0.000005    0.596769 v _296_/D (sg13g2_dfrbpq_1)
                                              0.596769   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000035    0.148842 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398842   clock uncertainty
                                  0.000000    0.398842   clock reconvergence pessimism
                                 -0.035272    0.363570   library hold time
                                              0.363570   data required time
---------------------------------------------------------------------------------------------
                                              0.363570   data required time
                                             -0.596769   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233198   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    0.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012699    0.047210    0.185329    0.334180 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.047210    0.000037    0.334217 v fanout58/A (sg13g2_buf_2)
     5    0.026295    0.052389    0.108499    0.442716 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.052389    0.000196    0.442912 v _206_/B (sg13g2_xnor2_1)
     2    0.009803    0.070748    0.092185    0.535097 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.070748    0.000009    0.535106 v _208_/A (sg13g2_xor2_1)
     1    0.001625    0.024151    0.066474    0.601580 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024151    0.000001    0.601581 v _298_/D (sg13g2_dfrbpq_1)
                                              0.601581   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398038   clock uncertainty
                                  0.000000    0.398038   clock reconvergence pessimism
                                 -0.035125    0.362913   library hold time
                                              0.362913   data required time
---------------------------------------------------------------------------------------------
                                              0.362913   data required time
                                             -0.601581   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238668   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013096    0.048810    0.081864    1.083927 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048810    0.000049    1.083976 v _292_/A (sg13g2_inv_1)
     1    0.005749    0.035901    0.043567    1.127543 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035901    0.000013    1.127556 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.127556   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000043    0.148851 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398851   clock uncertainty
                                  0.000000    0.398851   clock reconvergence pessimism
                                 -0.104799    0.294052   library removal time
                                              0.294052   data required time
---------------------------------------------------------------------------------------------
                                              0.294052   data required time
                                             -1.127556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833504   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013096    0.048810    0.081864    1.083927 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048810    0.000035    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.032778    0.027947    0.088639    1.172601 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.027953    0.000114    1.172715 v _287_/A (sg13g2_inv_1)
     1    0.005375    0.031700    0.035984    1.208700 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031700    0.000006    1.208705 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.208705   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000035    0.148842 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398842   clock uncertainty
                                  0.000000    0.398842   clock reconvergence pessimism
                                 -0.103541    0.295301   library removal time
                                              0.295301   data required time
---------------------------------------------------------------------------------------------
                                              0.295301   data required time
                                             -1.208705   data arrival time
---------------------------------------------------------------------------------------------
                                              0.913404   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013096    0.048810    0.081864    1.083927 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048810    0.000035    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.032778    0.027947    0.088639    1.172601 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.027953    0.000209    1.172810 v _129_/A (sg13g2_inv_1)
     1    0.005579    0.032495    0.036596    1.209406 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.032495    0.000009    1.209415 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.209415   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000069    0.148877 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398877   clock uncertainty
                                  0.000000    0.398877   clock reconvergence pessimism
                                 -0.103779    0.295098   library removal time
                                              0.295098   data required time
---------------------------------------------------------------------------------------------
                                              0.295098   data required time
                                             -1.209415   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914317   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013096    0.048810    0.081864    1.083927 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048810    0.000035    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.032778    0.027947    0.088639    1.172601 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.027953    0.000218    1.172819 v _291_/A (sg13g2_inv_1)
     1    0.005375    0.031700    0.035984    1.208803 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.031700    0.000006    1.208809 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.208809   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    0.148066 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398066   clock uncertainty
                                  0.000000    0.398066   clock reconvergence pessimism
                                 -0.103653    0.294414   library removal time
                                              0.294414   data required time
---------------------------------------------------------------------------------------------
                                              0.294414   data required time
                                             -1.208809   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914395   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013096    0.048810    0.081864    1.083927 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048810    0.000035    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.032778    0.027947    0.088639    1.172601 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.027953    0.000188    1.172789 v _285_/A (sg13g2_inv_1)
     1    0.005623    0.032664    0.036725    1.209514 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032664    0.000010    1.209524 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.209524   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000057    0.148864 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398864   clock uncertainty
                                  0.000000    0.398864   clock reconvergence pessimism
                                 -0.103830    0.295035   library removal time
                                              0.295035   data required time
---------------------------------------------------------------------------------------------
                                              0.295035   data required time
                                             -1.209524   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914490   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013096    0.048810    0.081864    1.083927 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048810    0.000035    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.032778    0.027947    0.088639    1.172601 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.027953    0.000137    1.172738 v _286_/A (sg13g2_inv_1)
     1    0.005737    0.031944    0.037064    1.209802 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031944    0.000012    1.209813 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.209813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.398831   clock uncertainty
                                  0.000000    0.398831   clock reconvergence pessimism
                                 -0.103548    0.295284   library removal time
                                              0.295284   data required time
---------------------------------------------------------------------------------------------
                                              0.295284   data required time
                                             -1.209813   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914530   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013096    0.048810    0.081864    1.083927 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048810    0.000035    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.032778    0.027947    0.088639    1.172601 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.027953    0.000140    1.172741 v _288_/A (sg13g2_inv_1)
     1    0.005501    0.032190    0.036361    1.209102 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032190    0.000008    1.209110 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.209110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398031   clock uncertainty
                                  0.000000    0.398031   clock reconvergence pessimism
                                 -0.103799    0.294232   library removal time
                                              0.294232   data required time
---------------------------------------------------------------------------------------------
                                              0.294232   data required time
                                             -1.209110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914878   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013096    0.048810    0.081864    1.083927 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048810    0.000035    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.032778    0.027947    0.088639    1.172601 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.027953    0.000219    1.172819 v _290_/A (sg13g2_inv_1)
     1    0.005609    0.032611    0.036684    1.209504 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.032611    0.000010    1.209514 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.209514   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398079   clock uncertainty
                                  0.000000    0.398079   clock reconvergence pessimism
                                 -0.103925    0.294154   library removal time
                                              0.294154   data required time
---------------------------------------------------------------------------------------------
                                              0.294154   data required time
                                             -1.209514   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915360   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002977    0.017179    0.002063    1.002063 v rst (in)
                                                         rst (net)
                      0.017179    0.000000    1.002063 v input1/A (sg13g2_buf_1)
     2    0.013096    0.048810    0.081864    1.083927 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.048810    0.000035    1.083962 v fanout80/A (sg13g2_buf_8)
     8    0.032778    0.027947    0.088639    1.172601 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.027953    0.000169    1.172770 v _289_/A (sg13g2_inv_1)
     1    0.005904    0.032574    0.037560    1.210330 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.032574    0.000016    1.210345 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.210345   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.398038   clock uncertainty
                                  0.000000    0.398038   clock reconvergence pessimism
                                 -0.103914    0.294124   library removal time
                                              0.294124   data required time
---------------------------------------------------------------------------------------------
                                              0.294124   data required time
                                             -1.210345   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916222   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    0.148066 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013060    0.048277    0.185787    0.333853 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048277    0.000029    0.333882 v output2/A (sg13g2_buf_1)
     1    0.006710    0.030711    0.079374    0.413255 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.030711    0.000017    0.413272 v sign (out)
                                              0.413272   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.413272   data arrival time
---------------------------------------------------------------------------------------------
                                              1.163272   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000062    0.148066 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013060    0.048277    0.185787    0.333853 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048277    0.000036    0.333889 v _127_/A (sg13g2_inv_1)
     1    0.003907    0.029210    0.037385    0.371274 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029210    0.000018    0.371292 ^ output3/A (sg13g2_buf_1)
     1    0.006853    0.037044    0.071384    0.442676 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.037044    0.000020    0.442696 ^ signB (out)
                                              0.442696   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.442696   data arrival time
---------------------------------------------------------------------------------------------
                                              1.192696   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000166    0.421484 ^ _281_/A (sg13g2_nor2_1)
     1    0.004947    0.026478    0.055321    0.476805 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.026478    0.000037    0.476842 v output35/A (sg13g2_buf_1)
     1    0.008117    0.034195    0.073567    0.550409 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.034195    0.000054    0.550462 v sine_out[8] (out)
                                              0.550462   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.550462   data arrival time
---------------------------------------------------------------------------------------------
                                              1.300462   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.019012    0.050951    0.198088    0.346920 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.050951    0.000068    0.346988 ^ fanout74/A (sg13g2_buf_8)
     8    0.042156    0.034317    0.087611    0.434599 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.034328    0.000488    0.435087 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.007828    0.063297    0.081208    0.516295 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.063297    0.000104    0.516399 v output28/A (sg13g2_buf_1)
     1    0.007987    0.034746    0.088938    0.605337 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.034746    0.000050    0.605386 v sine_out[31] (out)
                                              0.605386   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.605386   data arrival time
---------------------------------------------------------------------------------------------
                                              1.355386   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000134    0.421452 ^ fanout60/A (sg13g2_buf_8)
     8    0.028848    0.029498    0.093575    0.515027 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029498    0.000034    0.515061 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.003290    0.019758    0.030422    0.545484 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.019758    0.000011    0.545494 v output13/A (sg13g2_buf_1)
     1    0.007771    0.033011    0.069853    0.615347 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033011    0.000043    0.615390 v sine_out[18] (out)
                                              0.615390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.615390   data arrival time
---------------------------------------------------------------------------------------------
                                              1.365390   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000134    0.421452 ^ fanout60/A (sg13g2_buf_8)
     8    0.028848    0.029498    0.093575    0.515027 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029498    0.000103    0.515130 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.003671    0.020777    0.031366    0.546496 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.020777    0.000016    0.546513 v output18/A (sg13g2_buf_1)
     1    0.007771    0.033037    0.070287    0.616799 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.033037    0.000043    0.616842 v sine_out[22] (out)
                                              0.616842   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.616842   data arrival time
---------------------------------------------------------------------------------------------
                                              1.366842   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000134    0.421452 ^ fanout60/A (sg13g2_buf_8)
     8    0.028848    0.029498    0.093575    0.515027 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029498    0.000100    0.515127 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003859    0.021279    0.031831    0.546958 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.021279    0.000019    0.546976 v output17/A (sg13g2_buf_1)
     1    0.007771    0.033050    0.070501    0.617477 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.033050    0.000043    0.617520 v sine_out[21] (out)
                                              0.617520   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.617520   data arrival time
---------------------------------------------------------------------------------------------
                                              1.367520   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000134    0.421452 ^ fanout60/A (sg13g2_buf_8)
     8    0.028848    0.029498    0.093575    0.515027 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029498    0.000106    0.515133 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003903    0.021395    0.031939    0.547071 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.021395    0.000019    0.547091 v output16/A (sg13g2_buf_1)
     1    0.007771    0.033053    0.070550    0.617641 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.033053    0.000043    0.617684 v sine_out[20] (out)
                                              0.617684   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.617684   data arrival time
---------------------------------------------------------------------------------------------
                                              1.367684   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003614    0.021312    0.162683    0.310762 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.021312    0.000012    0.310774 v fanout62/A (sg13g2_buf_2)
     4    0.030950    0.059054    0.102462    0.413236 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.059054    0.000105    0.413340 v fanout61/A (sg13g2_buf_8)
     8    0.031964    0.028013    0.093291    0.506631 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.028013    0.000062    0.506693 v _180_/A (sg13g2_nand2_1)
     1    0.004990    0.030960    0.037131    0.543824 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.030960    0.000037    0.543861 ^ output24/A (sg13g2_buf_1)
     1    0.007987    0.041474    0.075449    0.619310 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.041474    0.000050    0.619360 ^ sine_out[28] (out)
                                              0.619360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.619360   data arrival time
---------------------------------------------------------------------------------------------
                                              1.369360   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003614    0.021312    0.162683    0.310762 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.021312    0.000012    0.310774 v fanout62/A (sg13g2_buf_2)
     4    0.030950    0.059054    0.102462    0.413236 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.059054    0.000105    0.413340 v fanout61/A (sg13g2_buf_8)
     8    0.031964    0.028013    0.093291    0.506631 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.028013    0.000038    0.506670 v _175_/A (sg13g2_nand2_1)
     1    0.005397    0.032465    0.038340    0.545010 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.032465    0.000043    0.545053 ^ output22/A (sg13g2_buf_1)
     1    0.007771    0.040680    0.075462    0.620515 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.040680    0.000043    0.620558 ^ sine_out[26] (out)
                                              0.620558   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.620558   data arrival time
---------------------------------------------------------------------------------------------
                                              1.370558   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000134    0.421452 ^ fanout60/A (sg13g2_buf_8)
     8    0.028848    0.029498    0.093575    0.515027 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029498    0.000120    0.515147 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003521    0.023449    0.034344    0.549491 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023449    0.000013    0.549504 v output12/A (sg13g2_buf_1)
     1    0.007771    0.033105    0.071425    0.620929 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033105    0.000043    0.620972 v sine_out[17] (out)
                                              0.620972   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.620972   data arrival time
---------------------------------------------------------------------------------------------
                                              1.370972   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003614    0.021312    0.162683    0.310762 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.021312    0.000012    0.310774 v fanout62/A (sg13g2_buf_2)
     4    0.030950    0.059054    0.102462    0.413236 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.059054    0.000105    0.413340 v fanout61/A (sg13g2_buf_8)
     8    0.031964    0.028013    0.093291    0.506631 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.028013    0.000023    0.506654 v _176_/B1 (sg13g2_o21ai_1)
     1    0.004229    0.032687    0.040610    0.547263 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.032687    0.000023    0.547287 ^ output23/A (sg13g2_buf_1)
     1    0.007771    0.040686    0.075558    0.622844 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.040686    0.000043    0.622887 ^ sine_out[27] (out)
                                              0.622887   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.622887   data arrival time
---------------------------------------------------------------------------------------------
                                              1.372887   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000174    0.421492 ^ fanout59/A (sg13g2_buf_8)
     8    0.029890    0.029937    0.093912    0.515404 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029942    0.000308    0.515712 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.005847    0.026844    0.036898    0.552610 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.026844    0.000055    0.552665 v output11/A (sg13g2_buf_1)
     1    0.007771    0.033192    0.072871    0.625536 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.033192    0.000043    0.625579 v sine_out[16] (out)
                                              0.625579   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.625579   data arrival time
---------------------------------------------------------------------------------------------
                                              1.375579   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000134    0.421452 ^ fanout60/A (sg13g2_buf_8)
     8    0.028848    0.029498    0.093575    0.515027 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029498    0.000148    0.515175 ^ _160_/A (sg13g2_nor2_1)
     1    0.005345    0.027922    0.039350    0.554526 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.027922    0.000043    0.554569 v output14/A (sg13g2_buf_1)
     1    0.007771    0.033219    0.073330    0.627899 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.033219    0.000043    0.627942 v sine_out[19] (out)
                                              0.627942   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.627942   data arrival time
---------------------------------------------------------------------------------------------
                                              1.377942   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003614    0.021312    0.162683    0.310762 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.021312    0.000012    0.310774 v fanout62/A (sg13g2_buf_2)
     4    0.030950    0.059054    0.102462    0.413236 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.059054    0.000105    0.413340 v fanout61/A (sg13g2_buf_8)
     8    0.031964    0.028013    0.093291    0.506631 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.028013    0.000153    0.506784 v _170_/A (sg13g2_nand2_1)
     1    0.007030    0.038618    0.043193    0.549977 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.038618    0.000083    0.550061 ^ output20/A (sg13g2_buf_1)
     1    0.007771    0.040861    0.078102    0.628163 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.040861    0.000043    0.628206 ^ sine_out[24] (out)
                                              0.628206   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.628206   data arrival time
---------------------------------------------------------------------------------------------
                                              1.378206   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000134    0.421452 ^ fanout60/A (sg13g2_buf_8)
     8    0.028848    0.029498    0.093575    0.515027 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.029498    0.000146    0.515173 ^ _167_/A (sg13g2_nor2_1)
     1    0.005822    0.029747    0.040504    0.555677 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.029748    0.000053    0.555730 v output19/A (sg13g2_buf_1)
     1    0.007771    0.033266    0.074108    0.629838 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.033266    0.000043    0.629881 v sine_out[23] (out)
                                              0.629881   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.629881   data arrival time
---------------------------------------------------------------------------------------------
                                              1.379881   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003614    0.021312    0.162683    0.310762 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.021312    0.000012    0.310774 v fanout62/A (sg13g2_buf_2)
     4    0.030950    0.059054    0.102462    0.413236 v fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.059054    0.000105    0.413340 v fanout61/A (sg13g2_buf_8)
     8    0.031964    0.028013    0.093291    0.506631 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.028013    0.000158    0.506790 v _172_/A (sg13g2_nand2_1)
     1    0.007721    0.041272    0.045244    0.552034 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.041273    0.000103    0.552137 ^ output21/A (sg13g2_buf_1)
     1    0.007771    0.040939    0.079241    0.631378 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.040939    0.000043    0.631421 ^ sine_out[25] (out)
                                              0.631421   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.631421   data arrival time
---------------------------------------------------------------------------------------------
                                              1.381421   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000435    0.424580 ^ fanout68/A (sg13g2_buf_8)
     8    0.029146    0.029857    0.096204    0.520783 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029857    0.000168    0.520951 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.002776    0.030308    0.051355    0.572306 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.030308    0.000005    0.572311 v output36/A (sg13g2_buf_1)
     1    0.008117    0.034290    0.075199    0.647510 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.034290    0.000054    0.647563 v sine_out[9] (out)
                                              0.647563   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.647563   data arrival time
---------------------------------------------------------------------------------------------
                                              1.397563   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000435    0.424580 ^ fanout68/A (sg13g2_buf_8)
     8    0.029146    0.029857    0.096204    0.520783 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029857    0.000173    0.520957 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003188    0.030886    0.053133    0.574090 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.030886    0.000010    0.574100 v output5/A (sg13g2_buf_1)
     1    0.008211    0.034579    0.075677    0.649776 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.034579    0.000056    0.649832 v sine_out[10] (out)
                                              0.649832   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.649832   data arrival time
---------------------------------------------------------------------------------------------
                                              1.399832   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.018439    0.040910    0.192931    0.341762 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040910    0.000069    0.341831 v fanout75/A (sg13g2_buf_8)
     7    0.036474    0.028900    0.086036    0.427867 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028902    0.000464    0.428331 v _215_/C (sg13g2_nand3_1)
     2    0.008356    0.046846    0.057152    0.485483 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.046846    0.000033    0.485517 ^ _284_/B (sg13g2_and2_1)
     1    0.004173    0.030710    0.091847    0.577363 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030710    0.000023    0.577386 ^ output7/A (sg13g2_buf_1)
     1    0.007814    0.040796    0.074836    0.652222 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.040796    0.000044    0.652266 ^ sine_out[12] (out)
                                              0.652266   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.652266   data arrival time
---------------------------------------------------------------------------------------------
                                              1.402266   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000435    0.424580 ^ fanout68/A (sg13g2_buf_8)
     8    0.029146    0.029857    0.096204    0.520783 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029857    0.000150    0.520933 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003847    0.032537    0.055974    0.576907 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.032537    0.000018    0.576925 v output8/A (sg13g2_buf_1)
     1    0.007814    0.033463    0.075403    0.652328 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.033463    0.000044    0.652373 v sine_out[13] (out)
                                              0.652373   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.652373   data arrival time
---------------------------------------------------------------------------------------------
                                              1.402372   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000435    0.424580 ^ fanout68/A (sg13g2_buf_8)
     8    0.029146    0.029857    0.096204    0.520783 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.029857    0.000180    0.520964 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.003897    0.032661    0.056188    0.577151 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.032661    0.000019    0.577170 v output6/A (sg13g2_buf_1)
     1    0.007814    0.033466    0.075456    0.652626 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.033466    0.000044    0.652671 v sine_out[11] (out)
                                              0.652671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.652671   data arrival time
---------------------------------------------------------------------------------------------
                                              1.402671   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000174    0.421492 ^ fanout59/A (sg13g2_buf_8)
     8    0.029890    0.029937    0.093912    0.515404 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029942    0.000404    0.515808 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005723    0.048127    0.058069    0.573877 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.048127    0.000050    0.573927 v output15/A (sg13g2_buf_1)
     1    0.008117    0.034737    0.082795    0.656722 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.034737    0.000054    0.656775 v sine_out[1] (out)
                                              0.656775   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.656775   data arrival time
---------------------------------------------------------------------------------------------
                                              1.406775   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000069    0.148877 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008927    0.036147    0.176112    0.324989 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036147    0.000016    0.325005 v fanout79/A (sg13g2_buf_8)
     7    0.041487    0.030416    0.085632    0.410637 v fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.030416    0.000164    0.410801 v _128_/A (sg13g2_inv_2)
     5    0.021313    0.050779    0.051437    0.462238 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.050781    0.000206    0.462444 ^ _138_/A (sg13g2_nor2_1)
     2    0.006837    0.036452    0.051591    0.514034 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.036452    0.000017    0.514051 v _279_/B (sg13g2_nor2_1)
     1    0.003953    0.052764    0.058508    0.572559 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.052764    0.000019    0.572578 ^ output34/A (sg13g2_buf_1)
     1    0.008117    0.042605    0.085187    0.657765 ^ output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.042605    0.000054    0.657819 ^ sine_out[7] (out)
                                              0.657819   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.657819   data arrival time
---------------------------------------------------------------------------------------------
                                              1.407819   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.019012    0.050951    0.198088    0.346920 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.050951    0.000072    0.346991 ^ fanout75/A (sg13g2_buf_8)
     7    0.037694    0.032322    0.085802    0.432794 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.032328    0.000670    0.433464 ^ _140_/B (sg13g2_nor2_2)
     5    0.018566    0.037565    0.047761    0.481225 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037565    0.000009    0.481234 v _144_/A (sg13g2_nand2_1)
     2    0.008330    0.045327    0.050522    0.531757 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045327    0.000034    0.531790 ^ _212_/B (sg13g2_nor2_1)
     2    0.010561    0.043319    0.054938    0.586728 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.043319    0.000050    0.586778 v output26/A (sg13g2_buf_1)
     1    0.007944    0.034114    0.080317    0.667096 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.034114    0.000048    0.667144 v sine_out[2] (out)
                                              0.667144   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.667144   data arrival time
---------------------------------------------------------------------------------------------
                                              1.417144   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.019012    0.050951    0.198088    0.346920 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.050951    0.000072    0.346991 ^ fanout75/A (sg13g2_buf_8)
     7    0.037694    0.032322    0.085802    0.432794 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.032328    0.000670    0.433464 ^ _140_/B (sg13g2_nor2_2)
     5    0.018566    0.037565    0.047761    0.481225 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037565    0.000009    0.481234 v _144_/A (sg13g2_nand2_1)
     2    0.008330    0.045327    0.050522    0.531757 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045327    0.000015    0.531772 ^ _145_/B (sg13g2_nand2_1)
     1    0.004412    0.038472    0.058315    0.590086 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.038472    0.000027    0.590113 v output9/A (sg13g2_buf_1)
     1    0.007814    0.033615    0.077931    0.668045 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033615    0.000044    0.668089 v sine_out[14] (out)
                                              0.668089   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.668089   data arrival time
---------------------------------------------------------------------------------------------
                                              1.418089   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.019012    0.050951    0.198088    0.346920 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.050951    0.000072    0.346991 ^ fanout75/A (sg13g2_buf_8)
     7    0.037694    0.032322    0.085802    0.432794 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.032328    0.000670    0.433464 ^ _140_/B (sg13g2_nor2_2)
     5    0.018566    0.037565    0.047761    0.481225 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.037565    0.000006    0.481231 v _152_/B (sg13g2_nor2_2)
     4    0.016366    0.082492    0.085040    0.566271 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.082492    0.000105    0.566376 ^ _277_/B (sg13g2_nor2_1)
     1    0.002997    0.024290    0.045779    0.612155 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.024290    0.000007    0.612162 v output32/A (sg13g2_buf_1)
     1    0.008130    0.034176    0.072665    0.684827 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.034176    0.000053    0.684881 v sine_out[5] (out)
                                              0.684881   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.684881   data arrival time
---------------------------------------------------------------------------------------------
                                              1.434881   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003501    0.026095    0.165599    0.313637 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026095    0.000010    0.313646 ^ fanout66/A (sg13g2_buf_2)
     4    0.028027    0.066376    0.100983    0.414629 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.066376    0.000239    0.414868 ^ fanout64/A (sg13g2_buf_8)
     8    0.040041    0.034029    0.094347    0.509215 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034029    0.000261    0.509475 ^ fanout63/A (sg13g2_buf_8)
     8    0.034612    0.030280    0.076494    0.585969 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030280    0.000012    0.585982 ^ _275_/A (sg13g2_nor2_1)
     1    0.003548    0.022478    0.035286    0.621268 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.022478    0.000014    0.621282 v output30/A (sg13g2_buf_1)
     1    0.007944    0.033587    0.071437    0.692718 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.033587    0.000048    0.692766 v sine_out[3] (out)
                                              0.692766   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.692766   data arrival time
---------------------------------------------------------------------------------------------
                                              1.442766   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000174    0.421492 ^ fanout59/A (sg13g2_buf_8)
     8    0.029890    0.029937    0.093912    0.515404 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029937    0.000134    0.515538 ^ _130_/B (sg13g2_nor2_1)
     2    0.010054    0.039819    0.047423    0.562961 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039819    0.000014    0.562975 v _136_/B (sg13g2_nand2b_2)
     4    0.013330    0.040403    0.044875    0.607850 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040403    0.000013    0.607863 ^ _276_/A (sg13g2_nor2_1)
     1    0.003366    0.025271    0.038533    0.646397 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.025271    0.000012    0.646409 v output31/A (sg13g2_buf_1)
     1    0.007944    0.033658    0.072626    0.719035 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.033658    0.000048    0.719084 v sine_out[4] (out)
                                              0.719084   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.719084   data arrival time
---------------------------------------------------------------------------------------------
                                              1.469084   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000174    0.421492 ^ fanout59/A (sg13g2_buf_8)
     8    0.029890    0.029937    0.093912    0.515404 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029937    0.000134    0.515538 ^ _130_/B (sg13g2_nor2_1)
     2    0.010054    0.039819    0.047423    0.562961 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039819    0.000014    0.562975 v _136_/B (sg13g2_nand2b_2)
     4    0.013330    0.040403    0.044875    0.607850 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.040403    0.000011    0.607862 ^ _278_/A (sg13g2_nor2_1)
     1    0.003894    0.026673    0.039880    0.647742 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.026673    0.000019    0.647761 v output33/A (sg13g2_buf_1)
     1    0.008117    0.034199    0.073650    0.721410 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.034199    0.000054    0.721464 v sine_out[6] (out)
                                              0.721464   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.721464   data arrival time
---------------------------------------------------------------------------------------------
                                              1.471464   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000026    0.148031 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003485    0.026041    0.165550    0.313581 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.026041    0.000009    0.313590 ^ fanout71/A (sg13g2_buf_2)
     4    0.034354    0.078907    0.110554    0.424144 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.078908    0.000340    0.424484 ^ fanout70/A (sg13g2_buf_1)
     5    0.017511    0.079576    0.124125    0.548609 ^ fanout70/X (sg13g2_buf_1)
                                                         net70 (net)
                      0.079576    0.000055    0.548664 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.006840    0.057531    0.093797    0.642461 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.057531    0.000078    0.642539 v output29/A (sg13g2_buf_1)
     1    0.007987    0.034599    0.086481    0.729019 v output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.034599    0.000050    0.729069 v sine_out[32] (out)
                                              0.729069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.729069   data arrival time
---------------------------------------------------------------------------------------------
                                              1.479069   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000092    0.082638 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020693    0.023638    0.066169    0.148808 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023638    0.000024    0.148831 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.018439    0.040910    0.192931    0.341762 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040910    0.000069    0.341831 v fanout75/A (sg13g2_buf_8)
     7    0.036474    0.028900    0.086036    0.427867 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.028904    0.000648    0.428516 v _146_/B1 (sg13g2_o21ai_1)
     4    0.016596    0.091975    0.085220    0.513736 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.091975    0.000025    0.513761 ^ _147_/B (sg13g2_nand2_1)
     2    0.007040    0.058760    0.086449    0.600210 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.058760    0.000019    0.600229 v _149_/B (sg13g2_nand2_1)
     1    0.005155    0.040849    0.053227    0.653457 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.040849    0.000041    0.653497 ^ output10/A (sg13g2_buf_1)
     1    0.007771    0.040926    0.079059    0.732557 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.040926    0.000043    0.732600 ^ sine_out[15] (out)
                                              0.732600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.732600   data arrival time
---------------------------------------------------------------------------------------------
                                              1.482600   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000074    0.148079 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003701    0.026745    0.166181    0.314260 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.026745    0.000012    0.314272 ^ fanout62/A (sg13g2_buf_2)
     4    0.031751    0.073721    0.107046    0.421318 ^ fanout62/X (sg13g2_buf_2)
                                                         net62 (net)
                      0.073721    0.000174    0.421492 ^ fanout59/A (sg13g2_buf_8)
     8    0.029890    0.029937    0.093912    0.515404 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029942    0.000417    0.515821 ^ _255_/A (sg13g2_nor4_1)
     1    0.003177    0.031487    0.039995    0.555816 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.031487    0.000003    0.555819 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007125    0.082223    0.080694    0.636513 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.082223    0.000082    0.636595 ^ output4/A (sg13g2_buf_1)
     1    0.008117    0.043459    0.097831    0.734426 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.043459    0.000054    0.734480 ^ sine_out[0] (out)
                                              0.734480   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.734480   data arrival time
---------------------------------------------------------------------------------------------
                                              1.484480   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003414    0.020839    0.162194    0.310232 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020839    0.000009    0.310241 v fanout66/A (sg13g2_buf_2)
     4    0.027371    0.053554    0.097391    0.407632 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.053554    0.000126    0.407758 v fanout65/A (sg13g2_buf_8)
     8    0.030246    0.027278    0.090035    0.497792 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027278    0.000160    0.497952 v _181_/A (sg13g2_and2_1)
     4    0.014100    0.052911    0.092906    0.590858 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052911    0.000011    0.590870 v _186_/B1 (sg13g2_a21oi_1)
     1    0.005920    0.054587    0.061834    0.652703 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.054587    0.000056    0.652759 ^ output27/A (sg13g2_buf_1)
     1    0.007987    0.042160    0.085589    0.738348 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.042160    0.000050    0.738397 ^ sine_out[30] (out)
                                              0.738397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.738397   data arrival time
---------------------------------------------------------------------------------------------
                                              1.488397   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015488    0.031336    0.012816    0.012816 ^ clk (in)
                                                         clk (net)
                      0.031337    0.000000    0.012816 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020646    0.023961    0.069730    0.082546 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023961    0.000064    0.082610 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018711    0.022753    0.065395    0.148005 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022753    0.000033    0.148038 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003414    0.020839    0.162194    0.310232 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.020839    0.000009    0.310241 v fanout66/A (sg13g2_buf_2)
     4    0.027371    0.053554    0.097391    0.407632 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.053554    0.000126    0.407758 v fanout65/A (sg13g2_buf_8)
     8    0.030246    0.027278    0.090035    0.497792 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.027278    0.000160    0.497952 v _181_/A (sg13g2_and2_1)
     4    0.014100    0.052911    0.092906    0.590858 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052911    0.000012    0.590870 v _184_/B1 (sg13g2_a21oi_1)
     1    0.006659    0.058695    0.065304    0.656174 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.058695    0.000072    0.656246 ^ output25/A (sg13g2_buf_1)
     1    0.007987    0.042280    0.087352    0.743598 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.042280    0.000050    0.743647 ^ sine_out[29] (out)
                                              0.743647   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.743647   data arrival time
---------------------------------------------------------------------------------------------
                                              1.493647   slack (MET)



