#![expect(clippy::needless_late_init)]

use std::collections::BTreeMap;

use crate::mapper::mapper::*;

const LAYOUT: Layout = Layout::builder()
    .prg_rom_max_size(256 * KIBIBYTE)
    .prg_layout(&[
        PrgWindow::new(0x6000, 0x7FFF, 8 * KIBIBYTE, Prg::RAM_OR_ABSENT),
        PrgWindow::new(0x8000, 0x9FFF, 8 * KIBIBYTE, Prg::ROM).switchable(P),
        PrgWindow::new(0xA000, 0xBFFF, 8 * KIBIBYTE, Prg::ROM).switchable(Q),
        PrgWindow::new(0xC000, 0xDFFF, 8 * KIBIBYTE, Prg::ROM).fixed_number(-2),
        PrgWindow::new(0xE000, 0xFFFF, 8 * KIBIBYTE, Prg::ROM).fixed_number(-1),
    ])
    .chr_rom_max_size(256 * KIBIBYTE)
    .chr_layout(&[
        ChrWindow::new(0x0000, 0x03FF, 1 * KIBIBYTE, Chr::ROM_OR_RAM).switchable(C),
        ChrWindow::new(0x0400, 0x07FF, 1 * KIBIBYTE, Chr::ROM_OR_RAM).switchable(D),
        ChrWindow::new(0x0800, 0x0BFF, 1 * KIBIBYTE, Chr::ROM_OR_RAM).switchable(E),
        ChrWindow::new(0x0C00, 0x0FFF, 1 * KIBIBYTE, Chr::ROM_OR_RAM).switchable(F),
        ChrWindow::new(0x1000, 0x13FF, 1 * KIBIBYTE, Chr::ROM_OR_RAM).switchable(G),
        ChrWindow::new(0x1400, 0x17FF, 1 * KIBIBYTE, Chr::ROM_OR_RAM).switchable(H),
        ChrWindow::new(0x1800, 0x1BFF, 1 * KIBIBYTE, Chr::ROM_OR_RAM).switchable(I),
        ChrWindow::new(0x1C00, 0x1FFF, 1 * KIBIBYTE, Chr::ROM_OR_RAM).switchable(J),
    ])
    .name_table_mirrorings(&[
        NameTableMirroring::VERTICAL,
        NameTableMirroring::HORIZONTAL,
    ])
    .build();

pub struct Vrc2 {
    low_address_bank_register_ids: BTreeMap<CpuAddress, ChrBankRegisterId>,
    high_address_bank_register_ids: BTreeMap<CpuAddress, ChrBankRegisterId>,
    chr_bank_low_bit_behavior: BankLowBitBehavior,

    microwire_latch: bool,
}

impl Mapper for Vrc2 {
    fn peek_register(&self, _bus: &Bus, addr: CpuAddress) -> ReadResult {
        if matches!(*addr, 0x6000..=0x6FFF) {
            ReadResult::partial(self.microwire_latch as u8, 0b0000_0001)
        } else {
            ReadResult::OPEN_BUS
        }
    }

    fn write_register(&mut self, bus: &mut Bus, addr: CpuAddress, value: u8) {
        // CHR banking regs are unmasked.
        if matches!(*addr, 0xB000..=0xEFFF) {
            let mut bank;
            let mask;
            let mut register_id = self.low_address_bank_register_ids.get(&addr);
            if register_id.is_some() {
                bank = u16::from(value);
                mask = Some(0b0000_1111);
            } else {
                register_id = self.high_address_bank_register_ids.get(&addr);
                bank = u16::from(value) << 4;
                mask = Some(0b1111_0000);
            }

            if let (Some(&register_id), Some(mut mask)) = (register_id, mask) {
                if self.chr_bank_low_bit_behavior == BankLowBitBehavior::Ignore {
                    bank >>= 1;
                    mask >>= 1;
                }

                bus.set_chr_bank_register_bits(register_id, bank, mask);
            }
        }

        match *addr & 0xF00F {
            // TODO: Properly implement microwire interface.
            0x6000..=0x7FFF => self.microwire_latch = value & 1 == 1,
            // Set bank for 8000 through 9FFF.
            0x8000..=0x8003 => bus.set_prg_register(P, value & 0b0001_1111),
            0x9000..=0x9003 => bus.set_name_table_mirroring(value & 1),
            // Set bank for A000 through AFFF.
            0xA000..=0xA003 => bus.set_prg_register(Q, value & 0b0001_1111),
            0x0000..=0xFFFF => { /* No regs here or handled above. */ }
        }
    }

    fn layout(&self) -> Layout {
        LAYOUT
    }
}

impl Vrc2 {
    pub fn new(
        bank_registers: &[(u16, u16, ChrBankRegisterId)],
        chr_bank_low_bit_behavior: BankLowBitBehavior,
    ) -> Self {
        // Convert the address-to-register mappings to maps for easy lookup.
        let mut low_address_bank_register_ids = BTreeMap::new();
        let mut high_address_bank_register_ids = BTreeMap::new();
        for &(low, high, register_id) in bank_registers {
            low_address_bank_register_ids.insert(CpuAddress::new(low), register_id);
            high_address_bank_register_ids.insert(CpuAddress::new(high), register_id);
        }

        Self {
            low_address_bank_register_ids,
            high_address_bank_register_ids,
            chr_bank_low_bit_behavior,
            microwire_latch: false,
        }
    }
}

#[derive(PartialEq)]
pub enum BankLowBitBehavior {
    Ignore,
    Keep,
}
