verilog xil_defaultlib --include "../../../../Project_FPGA.gen/sources_1/bd/DCC/ipshared/ec67/hdl" --include "../../../../Project_FPGA.gen/sources_1/bd/DCC/ipshared/d0f7" \
"../../../bd/DCC/ip/DCC_lmb_bram_0/sim/DCC_lmb_bram_0.v" \
"../../../bd/DCC/ip/DCC_xbar_0/sim/DCC_xbar_0.v" \
"../../../bd/DCC/ip/DCC_microblaze_0_xlconcat_0/sim/DCC_microblaze_0_xlconcat_0.v" \
"../../../bd/DCC/ip/DCC_clk_wiz_1_0/DCC_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/DCC/ip/DCC_clk_wiz_1_0/DCC_clk_wiz_1_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
