<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/third_party/ti/cc26xxware/inc/hw_cpu_rom_table.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_7d90705f0e33e4f611d5ec5bfa470328.html">third_party</a></li><li class="navelem"><a class="el" href="dir_98ac8c727439fdc8220828fe62956c77.html">ti</a></li><li class="navelem"><a class="el" href="dir_b266f455d7f4588573f879947179a957.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_7fbdc828edabc67a23ceeb7c4bec4fef.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">hw_cpu_rom_table.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="hw__cpu__rom__table_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a7b444cd31cc9941d87af720904f481b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a7b444cd31cc9941d87af720904f481b6">CPU_ROM_TABLE_O_SCS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:a7b444cd31cc9941d87af720904f481b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c36a0cc2fcff3e8030bc2e87de232e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a50c36a0cc2fcff3e8030bc2e87de232e">CPU_ROM_TABLE_O_DWT</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a50c36a0cc2fcff3e8030bc2e87de232e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af709b6edac2a27bf5f96c906a59f328c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#af709b6edac2a27bf5f96c906a59f328c">CPU_ROM_TABLE_O_FPB</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:af709b6edac2a27bf5f96c906a59f328c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd2f3d64c5dc9e44d525d553a4e3f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a6fd2f3d64c5dc9e44d525d553a4e3f73">CPU_ROM_TABLE_O_ITM</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr class="separator:a6fd2f3d64c5dc9e44d525d553a4e3f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930bea574c37a2892df10beff07805ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a930bea574c37a2892df10beff07805ca">CPU_ROM_TABLE_O_TPIU</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:a930bea574c37a2892df10beff07805ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64437f3aff492a656363821e67b16ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a64437f3aff492a656363821e67b16ba9">CPU_ROM_TABLE_O_ETM</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr class="separator:a64437f3aff492a656363821e67b16ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed73048698e5ab079c579af6a523be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a7ed73048698e5ab079c579af6a523be2">CPU_ROM_TABLE_O_END</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="separator:a7ed73048698e5ab079c579af6a523be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc5ff4b5c06fb1c1493c50280fadeb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a9cc5ff4b5c06fb1c1493c50280fadeb5">CPU_ROM_TABLE_O_SYSTEM_ACCESS</a>&#160;&#160;&#160;0x00000FCC</td></tr>
<tr class="separator:a9cc5ff4b5c06fb1c1493c50280fadeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04503a98e7993c572818ed34f8cf0ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a04503a98e7993c572818ed34f8cf0ed8">CPU_ROM_TABLE_SCS_SCS_W</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:a04503a98e7993c572818ed34f8cf0ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc622a8ce2ed5f09feaf967bc02e2627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#abc622a8ce2ed5f09feaf967bc02e2627">CPU_ROM_TABLE_SCS_SCS_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="separator:abc622a8ce2ed5f09feaf967bc02e2627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2dbce8d75d0750c513a6226e8ca2009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#ae2dbce8d75d0750c513a6226e8ca2009">CPU_ROM_TABLE_SCS_SCS_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae2dbce8d75d0750c513a6226e8ca2009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5215c9153c6e6f0c6d7dba2375dc065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#ae5215c9153c6e6f0c6d7dba2375dc065">CPU_ROM_TABLE_DWT_DWT_W</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ae5215c9153c6e6f0c6d7dba2375dc065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354ba72469001d0e9977f703216c89e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a354ba72469001d0e9977f703216c89e4">CPU_ROM_TABLE_DWT_DWT_M</a>&#160;&#160;&#160;0xFFFFFFFE</td></tr>
<tr class="separator:a354ba72469001d0e9977f703216c89e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2afccd188eca3195d8717970929d9609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a2afccd188eca3195d8717970929d9609">CPU_ROM_TABLE_DWT_DWT_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2afccd188eca3195d8717970929d9609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf8f30bbe7df08f9bdb800a5b37c4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#afaf8f30bbe7df08f9bdb800a5b37c4af">CPU_ROM_TABLE_DWT_DWT_PRESENT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:afaf8f30bbe7df08f9bdb800a5b37c4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678d2511a7559f887db00bf60e84f4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a678d2511a7559f887db00bf60e84f4a5">CPU_ROM_TABLE_DWT_DWT_PRESENT_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a678d2511a7559f887db00bf60e84f4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc664414ceec6bd472624d2c6333192e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#acc664414ceec6bd472624d2c6333192e">CPU_ROM_TABLE_DWT_DWT_PRESENT_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:acc664414ceec6bd472624d2c6333192e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb5c43f64066d90ed3617897eb9aacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#abfb5c43f64066d90ed3617897eb9aacb">CPU_ROM_TABLE_DWT_DWT_PRESENT_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abfb5c43f64066d90ed3617897eb9aacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42508aae9820978aae6a597a010e2c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a42508aae9820978aae6a597a010e2c79">CPU_ROM_TABLE_FPB_FPB_W</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a42508aae9820978aae6a597a010e2c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3530f40c5ba7fcd978df3e482363d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a5a3530f40c5ba7fcd978df3e482363d9">CPU_ROM_TABLE_FPB_FPB_M</a>&#160;&#160;&#160;0xFFFFFFFE</td></tr>
<tr class="separator:a5a3530f40c5ba7fcd978df3e482363d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d92273fb5d6600ba047304c0b2ba3dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a5d92273fb5d6600ba047304c0b2ba3dd">CPU_ROM_TABLE_FPB_FPB_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a5d92273fb5d6600ba047304c0b2ba3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77be50589d19ff71082180e4be758e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a77be50589d19ff71082180e4be758e48">CPU_ROM_TABLE_FPB_FPB_PRESENT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a77be50589d19ff71082180e4be758e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a1ccbf841bc9ed876e756902b17f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#ac3a1ccbf841bc9ed876e756902b17f5a">CPU_ROM_TABLE_FPB_FPB_PRESENT_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac3a1ccbf841bc9ed876e756902b17f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04fe31ba18d7f68cfc66a4d57b37d5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a04fe31ba18d7f68cfc66a4d57b37d5c5">CPU_ROM_TABLE_FPB_FPB_PRESENT_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a04fe31ba18d7f68cfc66a4d57b37d5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e6e4bae6adf0a9d10dd5e0429b39ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a50e6e4bae6adf0a9d10dd5e0429b39ee">CPU_ROM_TABLE_FPB_FPB_PRESENT_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a50e6e4bae6adf0a9d10dd5e0429b39ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98a9821aae7234299a025694cfecafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#ae98a9821aae7234299a025694cfecafc">CPU_ROM_TABLE_ITM_ITM_W</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ae98a9821aae7234299a025694cfecafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a587b473c2ae304db3988eef3b08809a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a587b473c2ae304db3988eef3b08809a1">CPU_ROM_TABLE_ITM_ITM_M</a>&#160;&#160;&#160;0xFFFFFFFE</td></tr>
<tr class="separator:a587b473c2ae304db3988eef3b08809a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa211dca9845733527dea2aa98948bfcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#aa211dca9845733527dea2aa98948bfcd">CPU_ROM_TABLE_ITM_ITM_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aa211dca9845733527dea2aa98948bfcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae351110a5c02c5a547dec7cba32ade9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#aae351110a5c02c5a547dec7cba32ade9">CPU_ROM_TABLE_ITM_ITM_PRESENT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:aae351110a5c02c5a547dec7cba32ade9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf1046f1e990a1fce375e46d45c20a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#acf1046f1e990a1fce375e46d45c20a6d">CPU_ROM_TABLE_ITM_ITM_PRESENT_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acf1046f1e990a1fce375e46d45c20a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1532e40de2249337ca177a18529bb4e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a1532e40de2249337ca177a18529bb4e8">CPU_ROM_TABLE_ITM_ITM_PRESENT_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a1532e40de2249337ca177a18529bb4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32e37645f12f99f7d017cbfef74552c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#ae32e37645f12f99f7d017cbfef74552c">CPU_ROM_TABLE_ITM_ITM_PRESENT_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae32e37645f12f99f7d017cbfef74552c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15919dbbf4db3b10dd3df288d847bd0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a15919dbbf4db3b10dd3df288d847bd0b">CPU_ROM_TABLE_TPIU_TPIU_W</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a15919dbbf4db3b10dd3df288d847bd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557b911ca6b24eac0d52f32c7e9b88ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a557b911ca6b24eac0d52f32c7e9b88ae">CPU_ROM_TABLE_TPIU_TPIU_M</a>&#160;&#160;&#160;0xFFFFFFFE</td></tr>
<tr class="separator:a557b911ca6b24eac0d52f32c7e9b88ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc19b899cd012a098f8c41064a27d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#aefc19b899cd012a098f8c41064a27d95">CPU_ROM_TABLE_TPIU_TPIU_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aefc19b899cd012a098f8c41064a27d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314b7d07553557f63d13aa3275a0843c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a314b7d07553557f63d13aa3275a0843c">CPU_ROM_TABLE_TPIU_TPIU_PRESENT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a314b7d07553557f63d13aa3275a0843c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3c2fcb8946ad6891a12bf959b510c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#adf3c2fcb8946ad6891a12bf959b510c1">CPU_ROM_TABLE_TPIU_TPIU_PRESENT_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:adf3c2fcb8946ad6891a12bf959b510c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73ae1a0fdd6b3faa140413d4045a5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#ac73ae1a0fdd6b3faa140413d4045a5a2">CPU_ROM_TABLE_TPIU_TPIU_PRESENT_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ac73ae1a0fdd6b3faa140413d4045a5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e03303238f929eafdcaf7ea6094d505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a4e03303238f929eafdcaf7ea6094d505">CPU_ROM_TABLE_TPIU_TPIU_PRESENT_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4e03303238f929eafdcaf7ea6094d505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8d0945c8f1236790179c7114978ac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a1b8d0945c8f1236790179c7114978ac1">CPU_ROM_TABLE_ETM_ETM_W</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:a1b8d0945c8f1236790179c7114978ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f327f509bf97c57fea93d636571c6b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a0f327f509bf97c57fea93d636571c6b4">CPU_ROM_TABLE_ETM_ETM_M</a>&#160;&#160;&#160;0xFFFFFFFE</td></tr>
<tr class="separator:a0f327f509bf97c57fea93d636571c6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02ff2fe3907f70e2af369bca8e11ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#aa02ff2fe3907f70e2af369bca8e11ef2">CPU_ROM_TABLE_ETM_ETM_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aa02ff2fe3907f70e2af369bca8e11ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3355d5ff79909d70674b093dc2545015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a3355d5ff79909d70674b093dc2545015">CPU_ROM_TABLE_ETM_ETM_PRESENT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a3355d5ff79909d70674b093dc2545015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5981b77cde5b6c12c5e9f2705cb89f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a5981b77cde5b6c12c5e9f2705cb89f19">CPU_ROM_TABLE_ETM_ETM_PRESENT_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5981b77cde5b6c12c5e9f2705cb89f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a6986e1033ed0f25b41805765fa3b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a06a6986e1033ed0f25b41805765fa3b5">CPU_ROM_TABLE_ETM_ETM_PRESENT_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a06a6986e1033ed0f25b41805765fa3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f9d12cd31c17b52802d8c290d8976c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#aa9f9d12cd31c17b52802d8c290d8976c">CPU_ROM_TABLE_ETM_ETM_PRESENT_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa9f9d12cd31c17b52802d8c290d8976c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6a84373aa7a0540601f9f46a176129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a9d6a84373aa7a0540601f9f46a176129">CPU_ROM_TABLE_END_END_W</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:a9d6a84373aa7a0540601f9f46a176129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1baa2d2b86a7234b36a5ca5b6209801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#ab1baa2d2b86a7234b36a5ca5b6209801">CPU_ROM_TABLE_END_END_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="separator:ab1baa2d2b86a7234b36a5ca5b6209801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1ed0bb944f965ec0b247faa87d85eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a5a1ed0bb944f965ec0b247faa87d85eb">CPU_ROM_TABLE_END_END_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5a1ed0bb944f965ec0b247faa87d85eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae331ccea417ae0a1db53544d4a2bde59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#ae331ccea417ae0a1db53544d4a2bde59">CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ae331ccea417ae0a1db53544d4a2bde59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee11b1376a40e2cee2c4623c85d9ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#abee11b1376a40e2cee2c4623c85d9ca8">CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abee11b1376a40e2cee2c4623c85d9ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a558d3f352aa1d5d361a521097978aa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#a558d3f352aa1d5d361a521097978aa87">CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a558d3f352aa1d5d361a521097978aa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea910807e36b402a5f6b7d800d053fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__rom__table_8h.html#afea910807e36b402a5f6b7d800d053fe">CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:afea910807e36b402a5f6b7d800d053fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a354ba72469001d0e9977f703216c89e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a354ba72469001d0e9977f703216c89e4">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_DWT_DWT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_DWT_DWT_M&#160;&#160;&#160;0xFFFFFFFE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaf8f30bbe7df08f9bdb800a5b37c4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf8f30bbe7df08f9bdb800a5b37c4af">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_DWT_DWT_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_DWT_DWT_PRESENT&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a678d2511a7559f887db00bf60e84f4a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a678d2511a7559f887db00bf60e84f4a5">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_DWT_DWT_PRESENT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_DWT_DWT_PRESENT_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc664414ceec6bd472624d2c6333192e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc664414ceec6bd472624d2c6333192e">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_DWT_DWT_PRESENT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_DWT_DWT_PRESENT_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfb5c43f64066d90ed3617897eb9aacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb5c43f64066d90ed3617897eb9aacb">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_DWT_DWT_PRESENT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_DWT_DWT_PRESENT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2afccd188eca3195d8717970929d9609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2afccd188eca3195d8717970929d9609">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_DWT_DWT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_DWT_DWT_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5215c9153c6e6f0c6d7dba2375dc065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5215c9153c6e6f0c6d7dba2375dc065">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_DWT_DWT_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_DWT_DWT_W&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1baa2d2b86a7234b36a5ca5b6209801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1baa2d2b86a7234b36a5ca5b6209801">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_END_END_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_END_END_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a1ed0bb944f965ec0b247faa87d85eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a1ed0bb944f965ec0b247faa87d85eb">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_END_END_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_END_END_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d6a84373aa7a0540601f9f46a176129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6a84373aa7a0540601f9f46a176129">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_END_END_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_END_END_W&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f327f509bf97c57fea93d636571c6b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f327f509bf97c57fea93d636571c6b4">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ETM_ETM_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ETM_ETM_M&#160;&#160;&#160;0xFFFFFFFE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3355d5ff79909d70674b093dc2545015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3355d5ff79909d70674b093dc2545015">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ETM_ETM_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ETM_ETM_PRESENT&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5981b77cde5b6c12c5e9f2705cb89f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5981b77cde5b6c12c5e9f2705cb89f19">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ETM_ETM_PRESENT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ETM_ETM_PRESENT_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06a6986e1033ed0f25b41805765fa3b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a6986e1033ed0f25b41805765fa3b5">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ETM_ETM_PRESENT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ETM_ETM_PRESENT_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9f9d12cd31c17b52802d8c290d8976c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f9d12cd31c17b52802d8c290d8976c">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ETM_ETM_PRESENT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ETM_ETM_PRESENT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa02ff2fe3907f70e2af369bca8e11ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa02ff2fe3907f70e2af369bca8e11ef2">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ETM_ETM_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ETM_ETM_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b8d0945c8f1236790179c7114978ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b8d0945c8f1236790179c7114978ac1">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ETM_ETM_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ETM_ETM_W&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a3530f40c5ba7fcd978df3e482363d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a3530f40c5ba7fcd978df3e482363d9">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_FPB_FPB_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_FPB_FPB_M&#160;&#160;&#160;0xFFFFFFFE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77be50589d19ff71082180e4be758e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77be50589d19ff71082180e4be758e48">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_FPB_FPB_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_FPB_FPB_PRESENT&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3a1ccbf841bc9ed876e756902b17f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a1ccbf841bc9ed876e756902b17f5a">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_FPB_FPB_PRESENT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_FPB_FPB_PRESENT_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04fe31ba18d7f68cfc66a4d57b37d5c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04fe31ba18d7f68cfc66a4d57b37d5c5">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_FPB_FPB_PRESENT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_FPB_FPB_PRESENT_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50e6e4bae6adf0a9d10dd5e0429b39ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50e6e4bae6adf0a9d10dd5e0429b39ee">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_FPB_FPB_PRESENT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_FPB_FPB_PRESENT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d92273fb5d6600ba047304c0b2ba3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d92273fb5d6600ba047304c0b2ba3dd">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_FPB_FPB_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_FPB_FPB_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42508aae9820978aae6a597a010e2c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42508aae9820978aae6a597a010e2c79">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_FPB_FPB_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_FPB_FPB_W&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a587b473c2ae304db3988eef3b08809a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a587b473c2ae304db3988eef3b08809a1">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ITM_ITM_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ITM_ITM_M&#160;&#160;&#160;0xFFFFFFFE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae351110a5c02c5a547dec7cba32ade9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae351110a5c02c5a547dec7cba32ade9">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ITM_ITM_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ITM_ITM_PRESENT&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf1046f1e990a1fce375e46d45c20a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf1046f1e990a1fce375e46d45c20a6d">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ITM_ITM_PRESENT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ITM_ITM_PRESENT_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1532e40de2249337ca177a18529bb4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1532e40de2249337ca177a18529bb4e8">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ITM_ITM_PRESENT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ITM_ITM_PRESENT_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae32e37645f12f99f7d017cbfef74552c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae32e37645f12f99f7d017cbfef74552c">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ITM_ITM_PRESENT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ITM_ITM_PRESENT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa211dca9845733527dea2aa98948bfcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa211dca9845733527dea2aa98948bfcd">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ITM_ITM_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ITM_ITM_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae98a9821aae7234299a025694cfecafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98a9821aae7234299a025694cfecafc">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_ITM_ITM_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_ITM_ITM_W&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50c36a0cc2fcff3e8030bc2e87de232e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50c36a0cc2fcff3e8030bc2e87de232e">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_O_DWT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_O_DWT&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ed73048698e5ab079c579af6a523be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed73048698e5ab079c579af6a523be2">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_O_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_O_END&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64437f3aff492a656363821e67b16ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64437f3aff492a656363821e67b16ba9">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_O_ETM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_O_ETM&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af709b6edac2a27bf5f96c906a59f328c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af709b6edac2a27bf5f96c906a59f328c">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_O_FPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_O_FPB&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fd2f3d64c5dc9e44d525d553a4e3f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd2f3d64c5dc9e44d525d553a4e3f73">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_O_ITM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_O_ITM&#160;&#160;&#160;0x0000000C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b444cd31cc9941d87af720904f481b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b444cd31cc9941d87af720904f481b6">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_O_SCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_O_SCS&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cc5ff4b5c06fb1c1493c50280fadeb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc5ff4b5c06fb1c1493c50280fadeb5">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_O_SYSTEM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_O_SYSTEM_ACCESS&#160;&#160;&#160;0x00000FCC</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a930bea574c37a2892df10beff07805ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a930bea574c37a2892df10beff07805ca">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_O_TPIU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_O_TPIU&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc622a8ce2ed5f09feaf967bc02e2627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc622a8ce2ed5f09feaf967bc02e2627">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_SCS_SCS_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_SCS_SCS_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2dbce8d75d0750c513a6226e8ca2009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2dbce8d75d0750c513a6226e8ca2009">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_SCS_SCS_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_SCS_SCS_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04503a98e7993c572818ed34f8cf0ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04503a98e7993c572818ed34f8cf0ed8">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_SCS_SCS_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_SCS_SCS_W&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae331ccea417ae0a1db53544d4a2bde59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae331ccea417ae0a1db53544d4a2bde59">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abee11b1376a40e2cee2c4623c85d9ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee11b1376a40e2cee2c4623c85d9ca8">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a558d3f352aa1d5d361a521097978aa87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a558d3f352aa1d5d361a521097978aa87">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afea910807e36b402a5f6b7d800d053fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afea910807e36b402a5f6b7d800d053fe">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a557b911ca6b24eac0d52f32c7e9b88ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557b911ca6b24eac0d52f32c7e9b88ae">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_TPIU_TPIU_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_TPIU_TPIU_M&#160;&#160;&#160;0xFFFFFFFE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a314b7d07553557f63d13aa3275a0843c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314b7d07553557f63d13aa3275a0843c">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_TPIU_TPIU_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_TPIU_TPIU_PRESENT&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf3c2fcb8946ad6891a12bf959b510c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf3c2fcb8946ad6891a12bf959b510c1">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_TPIU_TPIU_PRESENT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_TPIU_TPIU_PRESENT_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac73ae1a0fdd6b3faa140413d4045a5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac73ae1a0fdd6b3faa140413d4045a5a2">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_TPIU_TPIU_PRESENT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_TPIU_TPIU_PRESENT_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e03303238f929eafdcaf7ea6094d505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e03303238f929eafdcaf7ea6094d505">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_TPIU_TPIU_PRESENT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_TPIU_TPIU_PRESENT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefc19b899cd012a098f8c41064a27d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefc19b899cd012a098f8c41064a27d95">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_TPIU_TPIU_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_TPIU_TPIU_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15919dbbf4db3b10dd3df288d847bd0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15919dbbf4db3b10dd3df288d847bd0b">&#9670;&nbsp;</a></span>CPU_ROM_TABLE_TPIU_TPIU_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_ROM_TABLE_TPIU_TPIU_W&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:04 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
