{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693271848955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693271848957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 22:17:28 2023 " "Processing started: Mon Aug 28 22:17:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693271848957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271848957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271848957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693271853847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693271853848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador_8x1 " "Found entity 1: Multiplexador_8x1" {  } { { "Multiplexador_8x1.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Multiplexador_8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GT " "Found entity 1: GT" {  } { { "GT.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/GT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LTE " "Found entity 1: LTE" {  } { { "LTE.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/LTE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparator_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_1bit " "Found entity 1: Comparator_1bit" {  } { { "Comparator_1bit.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Comparator_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mod_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_A " "Found entity 1: Mod_A" {  } { { "Mod_A.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Mod_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_ab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file max_ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Max_AB " "Found entity 1: Max_AB" {  } { { "Max_AB.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Max_AB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_1bit " "Found entity 1: Adder_1bit" {  } { { "Adder_1bit.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador_2x1 " "Found entity 1: Multiplexador_2x1" {  } { { "Multiplexador_2x1.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Multiplexador_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_ab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file min_ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Min_AB " "Found entity 1: Min_AB" {  } { { "Min_AB.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Min_AB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Overflow " "Found entity 1: Overflow" {  } { { "Overflow.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Overflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inverter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Inverter " "Found entity 1: Inverter" {  } { { "Inverter.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Inverter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shl2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShL2 " "Found entity 1: ShL2" {  } { { "ShL2.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ShL2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file busmux_8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux_8x1 " "Found entity 1: BusMux_8x1" {  } { { "BusMux_8x1.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/BusMux_8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "takesinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file takesinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 takesinal " "Found entity 1: takesinal" {  } { { "takesinal.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/takesinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271927694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271927694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693271928129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst37 " "Elaborating entity \"74151\" for hierarchy \"74151:inst37\"" {  } { { "ULA.bdf" "inst37" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 272 1512 1632 496 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271928508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst37 " "Elaborated megafunction instantiation \"74151:inst37\"" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 272 1512 1632 496 "inst37" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271928513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst37\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"74151:inst37\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271928824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst37\|f74151:sub 74151:inst37 " "Elaborated megafunction instantiation \"74151:inst37\|f74151:sub\", which is child of megafunction instantiation \"74151:inst37\"" {  } { { "74151.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 272 1512 1632 496 "inst37" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271928842 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subadder.bdf 1 1 " "Using design file subadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SubAdder " "Found entity 1: SubAdder" {  } { { "subadder.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/subadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271929071 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693271929071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubAdder SubAdder:inst1 " "Elaborating entity \"SubAdder\" for hierarchy \"SubAdder:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 232 512 656 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder SubAdder:inst1\|Adder:inst " "Elaborating entity \"Adder\" for hierarchy \"SubAdder:inst1\|Adder:inst\"" {  } { { "subadder.bdf" "inst" { Schematic "Z:/home/saulolv/ULA/ULA/subadder.bdf" { { 152 672 808 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_1bit SubAdder:inst1\|Adder:inst\|Adder_1bit:inst4 " "Elaborating entity \"Adder_1bit\" for hierarchy \"SubAdder:inst1\|Adder:inst\|Adder_1bit:inst4\"" {  } { { "Adder.bdf" "inst4" { Schematic "Z:/home/saulolv/ULA/ULA/Adder.bdf" { { 776 632 728 872 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Overflow SubAdder:inst1\|Adder:inst\|Overflow:inst5 " "Elaborating entity \"Overflow\" for hierarchy \"SubAdder:inst1\|Adder:inst\|Overflow:inst5\"" {  } { { "Adder.bdf" "inst5" { Schematic "Z:/home/saulolv/ULA/ULA/Adder.bdf" { { 880 800 920 976 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929118 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busmux_2x1.bdf 1 1 " "Using design file busmux_2x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux_2x1 " "Found entity 1: BusMux_2x1" {  } { { "busmux_2x1.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/busmux_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693271929329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693271929329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMux_2x1 SubAdder:inst1\|BusMux_2x1:inst3 " "Elaborating entity \"BusMux_2x1\" for hierarchy \"SubAdder:inst1\|BusMux_2x1:inst3\"" {  } { { "subadder.bdf" "inst3" { Schematic "Z:/home/saulolv/ULA/ULA/subadder.bdf" { { 440 432 560 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador_2x1 SubAdder:inst1\|BusMux_2x1:inst3\|Multiplexador_2x1:inst2 " "Elaborating entity \"Multiplexador_2x1\" for hierarchy \"SubAdder:inst1\|BusMux_2x1:inst3\|Multiplexador_2x1:inst2\"" {  } { { "busmux_2x1.bdf" "inst2" { Schematic "Z:/home/saulolv/ULA/ULA/busmux_2x1.bdf" { { 104 296 392 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter SubAdder:inst1\|Inverter:inst2 " "Elaborating entity \"Inverter\" for hierarchy \"SubAdder:inst1\|Inverter:inst2\"" {  } { { "subadder.bdf" "inst2" { Schematic "Z:/home/saulolv/ULA/ULA/subadder.bdf" { { 176 224 352 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst36 " "Elaborating entity \"74151\" for hierarchy \"74151:inst36\"" {  } { { "ULA.bdf" "inst36" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 512 1392 1512 736 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst36 " "Elaborated megafunction instantiation \"74151:inst36\"" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 512 1392 1512 736 "inst36" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GT GT:inst5 " "Elaborating entity \"GT\" for hierarchy \"GT:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 648 528 624 744 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_1bit GT:inst5\|Comparator_1bit:inst " "Elaborating entity \"Comparator_1bit\" for hierarchy \"GT:inst5\|Comparator_1bit:inst\"" {  } { { "GT.bdf" "inst" { Schematic "Z:/home/saulolv/ULA/ULA/GT.bdf" { { 400 328 424 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst2 " "Elaborating entity \"74151\" for hierarchy \"74151:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 848 1304 1424 1072 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst2 " "Elaborated megafunction instantiation \"74151:inst2\"" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 848 1304 1424 1072 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Max_AB Max_AB:inst4 " "Elaborating entity \"Max_AB\" for hierarchy \"Max_AB:inst4\"" {  } { { "ULA.bdf" "inst4" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 544 528 672 640 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Min_AB Min_AB:inst3 " "Elaborating entity \"Min_AB\" for hierarchy \"Min_AB:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 440 528 672 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod_A Mod_A:inst7 " "Elaborating entity \"Mod_A\" for hierarchy \"Mod_A:inst7\"" {  } { { "ULA.bdf" "inst7" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 856 528 656 952 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShL2 ShL2:inst8 " "Elaborating entity \"ShL2\" for hierarchy \"ShL2:inst8\"" {  } { { "ULA.bdf" "inst8" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 960 528 648 1056 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271929736 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "11 " "Ignored 11 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1693271931305 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1693271931305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693271934867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693271938416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693271938416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693271938871 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693271938871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693271938871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693271938871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693271938932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 22:18:58 2023 " "Processing ended: Mon Aug 28 22:18:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693271938932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693271938932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693271938932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693271938932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1693271961282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693271961285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 22:19:16 2023 " "Processing started: Mon Aug 28 22:19:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693271961285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693271961285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ULA -c ULA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693271961286 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693271962719 ""}
{ "Info" "0" "" "Project  = ULA" {  } {  } 0 0 "Project  = ULA" 0 0 "Fitter" 0 0 1693271962722 ""}
{ "Info" "0" "" "Revision = ULA" {  } {  } 0 0 "Revision = ULA" 0 0 "Fitter" 0 0 1693271962722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1693271963628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1693271963630 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ULA 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"ULA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693271964030 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1693271964502 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1693271964503 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693271966911 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693271967097 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1693271968517 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1693271969782 ""}
