Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: L:/Application/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fea094d9175d44ba8fbe7d9d75432122 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RF_transceiver_tb_behav xil_defaultlib.RF_transceiver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'counter_threshold' [L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/sources_1/new/controller.v:166]
WARNING: [VRFC 10-5021] port 'RX_use' is not connected on this instance [L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/sim_1/new/RF_transceiver_tb.sv:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" Line 8. Module TX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" Line 1. Module RX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" Line 8. Module TX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" Line 1. Module RX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/sources_1/new/RF_transceiver.v" Line 2. Module RF_transceiver(INTERNAL_CLOCK=11520000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" Line 8. Module TX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" Line 1. Module RX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" Line 8. Module TX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" Line 1. Module RX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/sources_1/new/controller.v" Line 2. Module controller(RESET_TIMING=70000,MODE_SWITCH_TIMING=50,_3_TRANSACTION_TIMING=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" Line 8. Module TX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" Line 1. Module RX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" Line 8. Module TX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" Line 1. Module RX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/sources_1/new/RF_transceiver.v" Line 2. Module RF_transceiver(INTERNAL_CLOCK=11520000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" Line 8. Module TX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" Line 1. Module RX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" Line 8. Module TX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" Line 1. Module RX_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" Line 15. Module baudrate_generator(INTERNAL_CLOCK=11520000,GENERATE_BD_4TX=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "L:/Projects/RF_transceiver_2/RF_transceiver_2.srcs/sources_1/new/controller.v" Line 2. Module controller(RESET_TIMING=70000,MODE_SWITCH_TIMING=50,_3_TRANSACTION_TIMING=50000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_controller_default
Compiling module xil_defaultlib.RX_controller_default
Compiling module xil_defaultlib.baudrate_generator(INTERNAL_CLOC...
Compiling module xil_defaultlib.baudrate_generator(INTERNAL_CLOC...
Compiling module xil_defaultlib.sync_fifo_default
Compiling module xil_defaultlib.uart_peripheral(INTERNAL_CLOCK=1...
Compiling module xil_defaultlib.uart_peripheral(INTERNAL_CLOCK=1...
Compiling module xil_defaultlib.uart_peripheral(INTERNAL_CLOCK=1...
Compiling module xil_defaultlib.sync_fifo(FIFO_DEPTH=64)
Compiling module xil_defaultlib.real_time(MAX_COUNTER=70000)
Compiling module xil_defaultlib.controller(RESET_TIMING=70000,MO...
Compiling module xil_defaultlib.RF_transceiver(INTERNAL_CLOCK=11...
Compiling module xil_defaultlib.RF_transceiver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RF_transceiver_tb_behav
