
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003593                       # Number of seconds simulated
sim_ticks                                  3593062152                       # Number of ticks simulated
final_tick                               533164406406                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62492                       # Simulator instruction rate (inst/s)
host_op_rate                                    79137                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 110884                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886960                       # Number of bytes of host memory used
host_seconds                                 32403.91                       # Real time elapsed on the host
sim_insts                                  2024995128                       # Number of instructions simulated
sim_ops                                    2564363643                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       390272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       440320                       # Number of bytes read from this memory
system.physmem.bytes_read::total               841600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       142592                       # Number of bytes written to this memory
system.physmem.bytes_written::total            142592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3049                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3440                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6575                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1114                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1114                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1638714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    108618216                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1424968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    122547282                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               234229180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1638714                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1424968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3063682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39685370                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39685370                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39685370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1638714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    108618216                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1424968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    122547282                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              273914549                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8616457                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085474                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532074                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206746                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1256365                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193004                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299198                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8849                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16803646                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085474                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492202                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597754                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038166                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        725771                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633588                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92659                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8471102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.434099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4873348     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354889      4.19%     61.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335648      3.96%     65.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315578      3.73%     69.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259878      3.07%     72.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189074      2.23%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135236      1.60%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209323      2.47%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1798128     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8471102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358091                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.950180                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475640                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       692165                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437252                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41670                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824372                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496988                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3883                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19972023                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10461                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824372                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3659139                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         333567                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        78502                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288769                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286750                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19368017                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           54                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        154739                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81596                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26861755                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90224351                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90224351                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10066609                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3613                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1899                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           703829                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1896878                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23676                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       415335                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18045720                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3516                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610654                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23156                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5713874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17451630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          265                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8471102                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.724764                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2991977     35.32%     35.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711542     20.20%     55.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352648     15.97%     71.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817034      9.64%     81.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835938      9.87%     91.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380068      4.49%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244562      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67414      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69919      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8471102                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64138     58.32%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21280     19.35%     77.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24554     22.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12016108     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200604      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544061     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848287      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610654                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.695668                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109972                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007527                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37825537                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23763337                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14237131                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720626                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45522                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664518                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          395                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233881                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824372                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         247015                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13953                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18049237                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83392                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1896878                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015849                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1895                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1425                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122494                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116469                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238963                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14367756                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465835                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242897                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300276                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018821                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834441                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.667478                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14247747                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14237131                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202646                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24901059                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.652318                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369568                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5810745                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205912                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7646730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.600579                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116269                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3056492     39.97%     39.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050961     26.82%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850193     11.12%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429509      5.62%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450017      5.89%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225844      2.95%     92.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155110      2.03%     94.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89462      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339142      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7646730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339142                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25357369                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36924794                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 145355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861646                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861646                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.160570                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.160570                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64945515                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19482803                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18740176                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8616457                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3132864                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2540668                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213383                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1292095                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1230854                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          332983                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9135                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3278560                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17259863                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3132864                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1563837                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3644413                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1123308                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        589434                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1613286                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97734                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8417489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.529522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4773076     56.70%     56.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          227466      2.70%     59.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          258927      3.08%     62.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          473096      5.62%     68.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          215163      2.56%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          327636      3.89%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178090      2.12%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152039      1.81%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1811996     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8417489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363591                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.003128                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3460056                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       541458                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3477449                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35508                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        903015                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533316                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3052                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20554456                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4823                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        903015                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3648920                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         147480                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       134284                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3319713                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       264070                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19750104                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4835                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141752                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76705                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1094                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27646594                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92008352                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92008352                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16992197                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10654337                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4117                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2466                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           679796                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1846367                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       940356                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12969                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       291516                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18546455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4120                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14926050                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29116                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6270908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18795116                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          759                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8417489                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773219                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922971                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2953999     35.09%     35.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1784891     21.20%     56.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1209991     14.37%     70.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       842999     10.01%     80.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       707803      8.41%     89.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       381529      4.53%     93.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       375110      4.46%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86673      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74494      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8417489                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108144     76.28%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15731     11.10%     87.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17905     12.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12443730     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211090      1.41%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1487340      9.96%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       782246      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14926050                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732272                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141781                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009499                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38440485                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24821640                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14492807                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15067831                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29041                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       725502                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237940                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        903015                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57863                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9375                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18550578                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65248                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1846367                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       940356                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2445                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6859                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          165                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125483                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248507                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14642692                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1387285                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       283357                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2138163                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2073008                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            750878                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699387                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14504285                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14492807                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9487280                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26632803                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.681991                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356225                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9959613                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12232364                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6318229                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3361                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216096                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7514474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627840                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.162286                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2975490     39.60%     39.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2042082     27.18%     66.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       838118     11.15%     77.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       416526      5.54%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       427934      5.69%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166643      2.22%     91.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183594      2.44%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94743      1.26%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       369344      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7514474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9959613                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12232364                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1823277                       # Number of memory references committed
system.switch_cpus1.commit.loads              1120861                       # Number of loads committed
system.switch_cpus1.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1758642                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11020383                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       248892                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       369344                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25695554                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38005085                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 198968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9959613                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12232364                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9959613                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.865140                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.865140                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.155883                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.155883                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65825605                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20031960                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19008434                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3356                       # number of misc regfile writes
system.l2.replacements                           6579                       # number of replacements
system.l2.tagsinuse                       4094.251761                       # Cycle average of tags in use
system.l2.total_refs                           374962                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10673                       # Sample count of references to valid blocks.
system.l2.avg_refs                          35.131828                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            15.785870                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     25.337982                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1125.945881                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     22.526467                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1032.611802                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1067.418080                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            804.625678                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003854                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.006186                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.274889                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.005500                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.252102                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.260600                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.196442                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999573                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7330                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4077                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11412                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2156                       # number of Writeback hits
system.l2.Writeback_hits::total                  2156                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           46                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   106                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7376                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4137                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11518                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7376                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4137                       # number of overall hits
system.l2.overall_hits::total                   11518                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3049                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3440                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6575                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3049                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3440                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6575                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3049                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3440                       # number of overall misses
system.l2.overall_misses::total                  6575                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2131184                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    149485563                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1832287                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    154639331                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       308088365                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2131184                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    149485563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1832287                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    154639331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        308088365                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2131184                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    149485563                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1832287                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    154639331                       # number of overall miss cycles
system.l2.overall_miss_latency::total       308088365                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10379                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               17987                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2156                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2156                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               106                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10425                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7577                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18093                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10425                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7577                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18093                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.293766                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.457629                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.365542                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.292470                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.454006                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.363400                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.292470                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.454006                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.363400                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46330.086957                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49027.734667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45807.175000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44953.293895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46857.546008                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46330.086957                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49027.734667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45807.175000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44953.293895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46857.546008                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46330.086957                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49027.734667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45807.175000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44953.293895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46857.546008                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1114                       # number of writebacks
system.l2.writebacks::total                      1114                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3049                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3440                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6575                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6575                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6575                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1870070                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    132089298                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1604474                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    134859982                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    270423824                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1870070                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    132089298                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1604474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    134859982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    270423824                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1870070                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    132089298                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1604474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    134859982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    270423824                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.293766                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.457629                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.365542                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.292470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.454006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.363400                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.292470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.454006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.363400                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40653.695652                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43322.170548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40111.850000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39203.483140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41129.098707                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40653.695652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43322.170548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40111.850000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39203.483140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41129.098707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40653.695652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43322.170548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40111.850000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39203.483140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41129.098707                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               579.269466                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642216                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   588                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1703473.156463                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.305784                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.963682                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066195                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862121                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.928316                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633522                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633522                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633522                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633522                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633522                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633522                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           66                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           66                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           66                       # number of overall misses
system.cpu0.icache.overall_misses::total           66                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3255870                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3255870                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3255870                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3255870                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3255870                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3255870                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633588                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633588                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633588                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633588                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633588                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633588                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49331.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49331.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49331.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49331.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49331.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49331.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2420638                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2420638                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2420638                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2420638                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2420638                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2420638                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51502.936170                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51502.936170                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51502.936170                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51502.936170                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51502.936170                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51502.936170                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10425                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374463                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10681                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16325.668289                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.221996                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.778004                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899305                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100695                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129693                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129693                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778502                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778502                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1741                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908195                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908195                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908195                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908195                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37023                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37023                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          143                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          143                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37166                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37166                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37166                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37166                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1221484079                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1221484079                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3913956                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3913956                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1225398035                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1225398035                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1225398035                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1225398035                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166716                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166716                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945361                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945361                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945361                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945361                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031733                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031733                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000184                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000184                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019105                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019105                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019105                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019105                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32992.574319                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32992.574319                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27370.321678                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27370.321678                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32970.942125                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32970.942125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32970.942125                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32970.942125                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1212                       # number of writebacks
system.cpu0.dcache.writebacks::total             1212                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26644                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26644                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           97                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           97                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26741                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26741                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26741                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26741                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10379                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10379                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           46                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10425                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10425                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    219137727                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    219137727                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       831411                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       831411                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    219969138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    219969138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    219969138                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    219969138                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005359                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005359                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005359                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005359                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21113.568456                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21113.568456                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18074.152174                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18074.152174                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21100.157122                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21100.157122                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21100.157122                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21100.157122                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.411913                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006657474                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1950886.577519                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.411913                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063160                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819570                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1613228                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1613228                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1613228                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1613228                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1613228                       # number of overall hits
system.cpu1.icache.overall_hits::total        1613228                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2827259                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2827259                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2827259                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2827259                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2827259                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2827259                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1613286                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1613286                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1613286                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1613286                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1613286                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1613286                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48745.844828                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48745.844828                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48745.844828                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48745.844828                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48745.844828                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48745.844828                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2202748                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2202748                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2202748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2202748                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2202748                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2202748                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50062.454545                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50062.454545                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50062.454545                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50062.454545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50062.454545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50062.454545                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7577                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165339935                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7833                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21108.123963                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.181361                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.818639                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887427                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112573                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1081606                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1081606                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       698763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        698763                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2370                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2370                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1678                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1678                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1780369                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1780369                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1780369                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1780369                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14767                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14767                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          227                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          227                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14994                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14994                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14994                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14994                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    532949198                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    532949198                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8732404                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8732404                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    541681602                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    541681602                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    541681602                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    541681602                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1096373                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1096373                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       698990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       698990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1795363                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1795363                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1795363                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1795363                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013469                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013469                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000325                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000325                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008352                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008352                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008352                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008352                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36090.553125                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36090.553125                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 38468.740088                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38468.740088                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36126.557423                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36126.557423                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36126.557423                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36126.557423                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          944                       # number of writebacks
system.cpu1.dcache.writebacks::total              944                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7250                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7250                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          167                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          167                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7417                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7417                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7517                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7517                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           60                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7577                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7577                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7577                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7577                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    199060639                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    199060639                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1578661                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1578661                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    200639300                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    200639300                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    200639300                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    200639300                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006856                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006856                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000086                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004220                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004220                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004220                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004220                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26481.394040                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26481.394040                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26311.016667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26311.016667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26480.044873                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26480.044873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26480.044873                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26480.044873                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
