--------------------------------------------------------------------------------
Release 7.1.02i Trace H.40
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx71/bin/nt/trce.exe -ise
c:\usu\eii\caviar\endesarrollo\usbaer_mapper_multichip_multievent_proba\usbaer_mapper.ise
-intstyle ise -e 3 -l 3 -s 6 -xml mapper_function mapper_function.ncd -o
mapper_function.twr mapper_function.pcf


Design file:              mapper_function.ncd
Physical constraint file: mapper_function.pcf
Device,speed:             xc2s200,-6 (PRODUCTION 1.27 2005-01-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
---------------+------------+------------+------------------+--------+
               |  Setup to  |  Hold to   |                  |  Clock |
Source         | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
---------------+------------+------------+------------------+--------+
AER_IN_DATA<0> |    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<10>|    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<11>|    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<12>|    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<13>|    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<14>|    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<15>|    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<1> |    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<2> |    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<3> |    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<4> |    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<5> |    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<6> |    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<7> |    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<8> |    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_DATA<9> |    2.400(R)|    0.000(R)|CLK_BUFGP         |   0.000|
AER_IN_REQ_L   |    8.598(R)|   -2.936(R)|CLK_BUFGP         |   0.000|
AER_OUT_ACK_L  |    5.174(R)|   -2.029(R)|CLK_BUFGP         |   0.000|
RAM_DATA<16>   |    5.325(R)|   -1.912(R)|CLK_BUFGP         |   0.000|
RAM_DATA<17>   |    3.217(R)|   -1.888(R)|CLK_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock CLK to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  |  Clock |
Destination     | to PAD     |Internal Clock(s) |  Phase |
----------------+------------+------------------+--------+
AER_IN_ACK_L    |   12.208(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<0> |   14.833(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<10>|   16.613(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<11>|   16.118(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<12>|   16.782(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<13>|   16.139(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<14>|   17.065(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<15>|   16.821(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<1> |   14.291(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<2> |   15.161(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<3> |   14.007(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<4> |   15.253(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<5> |   13.774(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<6> |   16.493(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<7> |   14.562(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<8> |   15.976(R)|CLK_BUFGP         |   0.000|
AER_OUT_DATA<9> |   13.888(R)|CLK_BUFGP         |   0.000|
AER_OUT_REQ_L   |   11.808(R)|CLK_BUFGP         |   0.000|
BUSY            |   11.855(R)|CLK_BUFGP         |   0.000|
LED<0>          |   11.064(R)|CLK_BUFGP         |   0.000|
LED<1>          |   11.170(R)|CLK_BUFGP         |   0.000|
LED<2>          |   12.063(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<0>  |   15.814(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<10> |   16.555(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<11> |   15.921(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<12> |   16.176(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<13> |   16.293(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<14> |   15.728(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<15> |   14.005(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<16> |   15.007(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<17> |   15.884(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<18> |   14.860(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<1>  |   15.094(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<2>  |   15.330(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<3>  |   15.785(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<4>  |   15.798(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<5>  |   14.939(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<6>  |   14.565(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<7>  |   15.942(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<8>  |   14.075(R)|CLK_BUFGP         |   0.000|
RAM_ADDRESS<9>  |   16.518(R)|CLK_BUFGP         |   0.000|
RAM_OE          |    6.918(R)|CLK_BUFGP         |   0.000|
RAM_WE<0>       |   12.969(R)|CLK_BUFGP         |   0.000|
RAM_WE<1>       |   13.328(R)|CLK_BUFGP         |   0.000|
RAM_WE<2>       |   13.214(R)|CLK_BUFGP         |   0.000|
RAM_WE<3>       |   12.760(R)|CLK_BUFGP         |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.851|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
RAM_DATA<0>    |AER_OUT_DATA<0> |    8.719|
RAM_DATA<10>   |AER_OUT_DATA<10>|   12.889|
RAM_DATA<11>   |AER_OUT_DATA<11>|    9.617|
RAM_DATA<12>   |AER_OUT_DATA<12>|   11.611|
RAM_DATA<13>   |AER_OUT_DATA<13>|   12.449|
RAM_DATA<14>   |AER_OUT_DATA<14>|   11.670|
RAM_DATA<15>   |AER_OUT_DATA<15>|   10.458|
RAM_DATA<1>    |AER_OUT_DATA<1> |    7.461|
RAM_DATA<2>    |AER_OUT_DATA<2> |    7.201|
RAM_DATA<3>    |AER_OUT_DATA<3> |    7.758|
RAM_DATA<4>    |AER_OUT_DATA<4> |    7.933|
RAM_DATA<5>    |AER_OUT_DATA<5> |    7.414|
RAM_DATA<6>    |AER_OUT_DATA<6> |   11.231|
RAM_DATA<7>    |AER_OUT_DATA<7> |   11.346|
RAM_DATA<8>    |AER_OUT_DATA<8> |   11.504|
RAM_DATA<9>    |AER_OUT_DATA<9> |    7.287|
---------------+----------------+---------+

Analysis completed Wed Oct 26 14:53:21 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 69 MB
