{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573141896445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573141896445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 15:51:36 2019 " "Processing started: Thu Nov 07 15:51:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573141896445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573141896445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573141896445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_7_1200mv_100c_slow.vho D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_7_1200mv_100c_slow.vho in folder \"D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573141896869 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_7_1200mv_-40c_slow.vho D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_7_1200mv_-40c_slow.vho in folder \"D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573141896921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_min_1200mv_-40c_fast.vho D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_min_1200mv_-40c_fast.vho in folder \"D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573141896973 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile.vho D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile.vho in folder \"D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573141897029 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_7_1200mv_100c_vhd_slow.sdo D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_7_1200mv_100c_vhd_slow.sdo in folder \"D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573141897081 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_7_1200mv_-40c_vhd_slow.sdo D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_7_1200mv_-40c_vhd_slow.sdo in folder \"D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573141897133 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_min_1200mv_-40c_vhd_fast.sdo D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_min_1200mv_-40c_vhd_fast.sdo in folder \"D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573141897189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RegisterFile_vhd.sdo D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/ simulation " "Generated file RegisterFile_vhd.sdo in folder \"D:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/RegisterFile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573141897241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573141897297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 15:51:37 2019 " "Processing ended: Thu Nov 07 15:51:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573141897297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573141897297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573141897297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573141897297 ""}
