<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_EC7A68B8-552A-4846-ABF5-A9D2803772FE"><title>HDMI DDC Topology</title><body><section id="SECTION_0A3AC1AA-9FC8-45F9-A4E0-BE10622AF0A7"><fig id="FIG_hdmi_ddc_direct_connect_topology_diagram_1"><title>HDMI DDC Direct Connect Topology Diagram</title><image href="FIG_hdmi ddc direct connect topology diagram_1.jpg" scalefit="yes" id="IMG_hdmi_ddc_direct_connect_topology_diagram_1_jpg" /></fig><fig id="FIG_hdmi_ddc_buffered_topology_diagram_1"><title>HDMI  DDC Buffered Topology Diagram</title><image href="FIG_hdmi  ddc buffered topology diagram_1.jpg" scalefit="yes" id="IMG_hdmi_ddc_buffered_topology_diagram_1_jpg" /></fig><table id="TABLE_0A3AC1AA-9FC8-45F9-A4E0-BE10622AF0A7_1"><title>HDMI DDC Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Routing</p></entry><entry><p>Total length from driver to HDMI connector is limited by spec capacitance limit of 50 pF including trace capacitance and discrete. Please refer to I2C section for calculation details.</p></entry></row><row><entry><p>Power rails</p></entry><entry><p>Power rails which will turn off in S3-S5 sleep states.</p></entry></row><row><entry><p>VCC-A</p></entry><entry><p>1.8 V</p></entry></row><row><entry><p>VCC-B</p></entry><entry><p>5 V</p></entry></row><row><entry><p>VCC-C</p></entry><entry><p>3.3 V</p></entry></row><row><entry><p>U1 </p></entry><entry><p>I2C Voltage Level Translator, TCA9509 or equivalent.</p></entry></row><row><entry><p>R1 resistor</p></entry><entry><p>10 kΩ ± 5%</p></entry></row><row><entry><p>R2 resistor</p></entry><entry><p>1.5 kΩ ± 5%</p></entry></row><row><entry><p>Back drive current protection</p></entry><entry><p>Max capacitance for back drive current protection Schottky diode is 10 pF.  Must use diode of Schottky type to minimize voltage drop.</p></entry></row><row><entry><p>I2C guidance</p></entry><entry><p>DDC signals follow I2C guidelines.</p></entry></row><row><entry><p>Alternative implementations </p></entry><entry><p>Depending on the Active Level Shifter implemented the DDC implementation may vary.  Please refer to the vendors requirements for any changes in implementation.</p></entry></row><row><entry><p>Active level shifter part</p></entry><entry><p>Follow Active Level Shifter datasheet recommendation as SDA/SCL signals may be optional depending on the part requirements. Component may be removed from the topology diagram if SDA/SCL connections are not required.</p></entry></row><row><entry><p>ESD</p></entry><entry><p>For recommended part numbers, please refer to the EMC Component Selection section. </p></entry></row><row><entry><p>Cs cap value</p></entry><entry><p>47 pF nominal.</p></entry></row><row><entry><p>Edge rate control</p></entry><entry><p>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification .</p></entry></row></tbody></tgroup></table></section><section id="SECTION_2F3D8336-6ACE-46E3-91DB-FCA72F3F6BE9"><title>Mainstream, Premium Mid Loss (PML), Tx</title><table id="TABLE_2F3D8336-6ACE-46E3-91DB-FCA72F3F6BE9_1"><title>HDMI DDC Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>13</p></entry></row><row><entry><p>M1</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>254</p></entry></row><row><entry><p>M2</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>254</p></entry></row><row><entry><p>M3</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>254</p></entry></row><row><entry><p>M4+M5</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>38</p></entry></row><row><entry><p>Cable</p></entry><entry><p>Cable</p></entry><entry><p>254</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 254</p><table id="TABLE_2F3D8336-6ACE-46E3-91DB-FCA72F3F6BE9_2"><title>HDMI DDC Topology Mainstream, Premium Mid Loss (PML), Tx Other Signals</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>MS</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>25</p></entry></row></tbody></tgroup></table></section></body></topic>