Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: router_fsm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "router_fsm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "router_fsm"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : router_fsm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/suhaas/Documents/Verilog_labs/Router-1x3-Design/RTL/router_fsm.v" into library work
Parsing module <router_fsm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <router_fsm>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <router_fsm>.
    Related source file is "/home/suhaas/Documents/Verilog_labs/Router-1x3-Design/RTL/router_fsm.v".
        DECODE_ADDRESS = 4'b0000
        LOAD_FIRST_DATA = 4'b0001
        LOAD_DATA = 4'b0010
        FIFO_FULL_STATE = 4'b0011
        LOAD_AFTER_FULL = 4'b0100
        LOAD_PARITY = 4'b0101
        CHECK_PARITY_ERROR = 4'b0110
        WAIT_TILL_EMPTY = 4'b0111
    Found 1-bit register for signal <resetn_clock_DFF_3>.
    Found 4-bit register for signal <state>.
    Found 2-bit register for signal <data_in[1]_dff_2_OUT>.
    Found 4-bit 8-to-1 multiplexer for signal <_n0123> created at line 46.
    Found 1-bit tristate buffer for signal <address<1>> created at line 24
    Found 1-bit tristate buffer for signal <address<0>> created at line 24
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   6 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <router_fsm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 1-bit register                                        : 1
 2-bit register                                        : 1
 4-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 7
 Flip-Flops                                            : 7
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <next_state_3> (without init value) has a constant value of 0 in block <router_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_3> (without init value) has a constant value of 0 in block <router_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit router_fsm: 2 internal tristates are replaced by logic (pull-up yes): address<0>, address<1>.

Optimizing unit <router_fsm> ...
WARNING:Xst:1294 - Latch <next_state_0> is equivalent to a wire in block <router_fsm>.
WARNING:Xst:1294 - Latch <next_state_2> is equivalent to a wire in block <router_fsm>.
WARNING:Xst:1294 - Latch <next_state_1> is equivalent to a wire in block <router_fsm>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block router_fsm, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : router_fsm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 22
#      LUT2                        : 1
#      LUT3                        : 10
#      LUT4                        : 3
#      LUT5                        : 2
#      LUT6                        : 6
# FlipFlops/Latches                : 6
#      FD                          : 4
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 13
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:               6  out of  18224     0%  
 Number of Slice LUTs:                   22  out of   9112     0%  
    Number used as Logic:                22  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     25
   Number with an unused Flip Flop:      19  out of     25    76%  
   Number with an unused LUT:             3  out of     25    12%  
   Number of fully used LUT-FF pairs:     3  out of     25    12%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.951ns (Maximum Frequency: 253.100MHz)
   Minimum input arrival time before clock: 5.898ns
   Maximum output required time after clock: 5.763ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.951ns (frequency: 253.100MHz)
  Total number of paths / destination ports: 36 / 5
-------------------------------------------------------------------------
Delay:               3.951ns (Levels of Logic = 3)
  Source:            state_2 (FF)
  Destination:       state_2 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: state_2 to state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.525   1.182  state_2 (state_2)
     LUT6:I5->O            2   0.254   0.726  Mmux__n0123211 (Mmux__n0123211)
     LUT5:I4->O            1   0.254   0.682  Mmux__n012313_F (N6)
     LUT4:I3->O            1   0.254   0.000  state_2_rstpot (state_2_rstpot)
     FD:D                      0.074          state_2
    ----------------------------------------
    Total                      3.951ns (1.361ns logic, 2.590ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 50 / 8
-------------------------------------------------------------------------
Offset:              5.898ns (Levels of Logic = 5)
  Source:            fifo_empty_1 (PAD)
  Destination:       state_2 (FF)
  Destination Clock: clock rising

  Data Path: fifo_empty_1 to state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.954  fifo_empty_1_IBUF (fifo_empty_1_IBUF)
     LUT3:I0->O            1   0.235   1.137  Mmux__n0123211_SW0 (N01)
     LUT6:I0->O            2   0.254   0.726  Mmux__n0123211 (Mmux__n0123211)
     LUT5:I4->O            1   0.254   0.682  Mmux__n012313_F (N6)
     LUT4:I3->O            1   0.254   0.000  state_2_rstpot (state_2_rstpot)
     FD:D                      0.074          state_2
    ----------------------------------------
    Total                      5.898ns (2.399ns logic, 3.499ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              5.763ns (Levels of Logic = 2)
  Source:            state_2 (FF)
  Destination:       detect_add (PAD)
  Source Clock:      clock rising

  Data Path: state_2 to detect_add
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.525   1.410  state_2 (state_2)
     LUT3:I0->O            1   0.235   0.681  laf_state1 (laf_state_OBUF)
     OBUF:I->O                 2.912          laf_state_OBUF (laf_state)
    ----------------------------------------
    Total                      5.763ns (3.672ns logic, 2.091ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.951|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.28 secs
 
--> 


Total memory usage is 384736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

