+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      512x512x512
MPI ranks:   64
Grids: (4, 4, 4)  (1, 8, 8)  (8, 1, 8)  (8, 8, 1)  (4, 4, 4)  
Time per run: 0.175477 (s)
Performance:  103.258 GFlops/s
Memory usage: 64MB/rank
Tolerance:    0.0005
Max error:    1.79606e-06

Application 28483631 resources: utime ~153s, stime ~109s, Rss ~135416, inblocks ~105458, outblocks ~24
