Info (10281): Verilog HDL Declaration information at system_t1_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_t1_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_t1_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_t1_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv Line: 49
