--------------- Build Started: 06/01/2025 18:55:15 Project: 05_ToggleFlipFlop, Configuration: DP8051 Keil 9.51 Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\yulian\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\yulian\Documents\Github\PSoC101_Jaunt\05_ToggleFlipFlop.cydsn\05_ToggleFlipFlop.cyprj -d CY8C3866AXI-040 -s C:\Users\yulian\Documents\Github\PSoC101_Jaunt\05_ToggleFlipFlop.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
CyHexTool -o C:\Users\yulian\Documents\Github\PSoC101_Jaunt\05_ToggleFlipFlop.cydsn\DP8051\DP8051_Keil_951\Debug\05_ToggleFlipFlop.hex -f C:\Users\yulian\Documents\Github\PSoC101_Jaunt\05_ToggleFlipFlop.cydsn\DP8051\DP8051_Keil_951\Debug\05_ToggleFlipFlop.ihx -prot Generated_Source\PSoC3\protect.hex -id 1E028069 -a EEPROM=90200000:800,PROGRAM=00000000:10000,CONFIG=80000000:2000,PROTECT=90400000:40 -meta 0301 -cunv 00004005 -wonv BC90ACAF -ecc Generated_Source\PSoC3\config.hex
Flash used: 2036 of 65536 bytes (3,1 %).
SRAM used: 96 of 8192 bytes (1,2 %).
--------------- Build Succeeded: 06/01/2025 18:55:22 ---------------
