<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>cpe408</title>
<link rel="stylesheet" href="https://stackedit.io/res-min/themes/base.css" />
<script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS_HTML"></script>
</head>
<body><div class="container"><h1 id="digital-design-verification-and-testing-tutorials">Digital Design, Verification and Testing Tutorials</h1>

<p>Any views or opinions presented in this website are solely those of the author and do not necessarily represent those of the University of Nevada, Las Vegas and its employees, Dr. Mei Yang, or the various institutions listed here.  I gain nothing from your use of this site. So now I can say that your mileage may vary, I hold no responsibility or guarantee anything on this site or this site itself helping you in your courses or in life. </p>

<p>These tutorials are devised of four separate sections: <strong>Design</strong>, <strong>Software Use</strong>, <strong>Verification</strong>, &amp; <strong>Testing</strong>. Over the course of the next few weeks, these tutorials will be populated. </p>

<p>I’d like to offer a sort of discussion section to go over Verilog, ModelSim, Quartus and other things, you can vote for times here: <a href="http://doodle.com/poll/6abivxfu5p78im39">Workshop Poll</a></p>

<p>Update: I need to make the tutorials to use System Verilog and Cadence so that will take sometime. In the meantime you can check out these two similar courses on verification: </p>

<p><a href="http://www.cerc.utexas.edu/~jaa/ee382m-verif/">University of Texas, Austin’s EE 382-11 Verification</a> <br>
<a href="https://chipverification.wordpress.com/">NCSU ECE 745</a></p>

<p><div class="toc">
<ul>
<li><a href="#digital-design-verification-and-testing-tutorials">Digital Design, Verification and Testing Tutorials</a><ul>
<li><a href="#design">Design</a></li>
<li><a href="#verilog">Verilog</a></li>
<li><a href="#system-verilog">System Verilog</a></li>
<li><a href="#software-use">Software Use</a></li>
<li><a href="#verification">Verification</a></li>
<li><a href="#verilog-testbench">Verilog Testbench</a></li>
<li><a href="#system-verilog-verification">System Verilog Verification</a></li>
<li><a href="#unified-verification-methodology">Unified Verification Methodology</a></li>
<li><a href="#testing">Testing</a></li>
</ul>
</li>
</ul>
</div>
</p>

<h2 id="design"><strong>Design</strong></h2>

<p>Introduction to the design of digital systems using Verilog and System Verilog </p>



<h2 id="verilog">Verilog</h2>



<h2 id="system-verilog">System Verilog</h2>



<h2 id="software-use"><strong>Software Use</strong></h2>



<h2 id="verification"><strong>Verification</strong></h2>



<h2 id="verilog-testbench">Verilog Testbench</h2>



<h2 id="system-verilog-verification">System Verilog Verification</h2>



<h2 id="unified-verification-methodology">Unified Verification Methodology</h2>



<h2 id="testing"><strong>Testing</strong></h2>

<blockquote>
  <p>Written with <a href="https://stackedit.io/">StackEdit</a>.</p>
</blockquote></div></body>
</html>