
SPI_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b258  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d740  0800b3e8  0800b3e8  0000c3e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08028b28  08028b28  0002a088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08028b28  08028b28  00029b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08028b30  08028b30  0002a088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08028b30  08028b30  00029b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08028b34  08028b34  00029b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08028b38  0002a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002a088  2**0
                  CONTENTS
 10 .bss          00001eb0  20000088  20000088  0002a088  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001f38  20001f38  0002a088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002a088  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020b81  00000000  00000000  0002a0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bae  00000000  00000000  0004ac39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001418  00000000  00000000  0004e7e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e95  00000000  00000000  0004fc00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243da  00000000  00000000  00050a95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017af4  00000000  00000000  00074e6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0f5f  00000000  00000000  0008c963  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  0016d8c2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006154  00000000  00000000  0016d980  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  00173ad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    0000391c  00000000  00000000  00173b39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000001b0  00000000  00000000  00177455  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b3d0 	.word	0x0800b3d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800b3d0 	.word	0x0800b3d0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_d2f>:
 8000bac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb4:	bf24      	itt	cs
 8000bb6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bbe:	d90d      	bls.n	8000bdc <__aeabi_d2f+0x30>
 8000bc0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bcc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd4:	bf08      	it	eq
 8000bd6:	f020 0001 	biceq.w	r0, r0, #1
 8000bda:	4770      	bx	lr
 8000bdc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be0:	d121      	bne.n	8000c26 <__aeabi_d2f+0x7a>
 8000be2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be6:	bfbc      	itt	lt
 8000be8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	4770      	bxlt	lr
 8000bee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf6:	f1c2 0218 	rsb	r2, r2, #24
 8000bfa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c02:	fa20 f002 	lsr.w	r0, r0, r2
 8000c06:	bf18      	it	ne
 8000c08:	f040 0001 	orrne.w	r0, r0, #1
 8000c0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c18:	ea40 000c 	orr.w	r0, r0, ip
 8000c1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c24:	e7cc      	b.n	8000bc0 <__aeabi_d2f+0x14>
 8000c26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2a:	d107      	bne.n	8000c3c <__aeabi_d2f+0x90>
 8000c2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c30:	bf1e      	ittt	ne
 8000c32:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c36:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3a:	4770      	bxne	lr
 8000c3c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c40:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop

08000c4c <__aeabi_uldivmod>:
 8000c4c:	b953      	cbnz	r3, 8000c64 <__aeabi_uldivmod+0x18>
 8000c4e:	b94a      	cbnz	r2, 8000c64 <__aeabi_uldivmod+0x18>
 8000c50:	2900      	cmp	r1, #0
 8000c52:	bf08      	it	eq
 8000c54:	2800      	cmpeq	r0, #0
 8000c56:	bf1c      	itt	ne
 8000c58:	f04f 31ff 	movne.w	r1, #4294967295
 8000c5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c60:	f000 b988 	b.w	8000f74 <__aeabi_idiv0>
 8000c64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c6c:	f000 f806 	bl	8000c7c <__udivmoddi4>
 8000c70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c78:	b004      	add	sp, #16
 8000c7a:	4770      	bx	lr

08000c7c <__udivmoddi4>:
 8000c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c80:	9d08      	ldr	r5, [sp, #32]
 8000c82:	468e      	mov	lr, r1
 8000c84:	4604      	mov	r4, r0
 8000c86:	4688      	mov	r8, r1
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d14a      	bne.n	8000d22 <__udivmoddi4+0xa6>
 8000c8c:	428a      	cmp	r2, r1
 8000c8e:	4617      	mov	r7, r2
 8000c90:	d962      	bls.n	8000d58 <__udivmoddi4+0xdc>
 8000c92:	fab2 f682 	clz	r6, r2
 8000c96:	b14e      	cbz	r6, 8000cac <__udivmoddi4+0x30>
 8000c98:	f1c6 0320 	rsb	r3, r6, #32
 8000c9c:	fa01 f806 	lsl.w	r8, r1, r6
 8000ca0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca4:	40b7      	lsls	r7, r6
 8000ca6:	ea43 0808 	orr.w	r8, r3, r8
 8000caa:	40b4      	lsls	r4, r6
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	fa1f fc87 	uxth.w	ip, r7
 8000cb4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb8:	0c23      	lsrs	r3, r4, #16
 8000cba:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cbe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cc2:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d909      	bls.n	8000cde <__udivmoddi4+0x62>
 8000cca:	18fb      	adds	r3, r7, r3
 8000ccc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cd0:	f080 80ea 	bcs.w	8000ea8 <__udivmoddi4+0x22c>
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	f240 80e7 	bls.w	8000ea8 <__udivmoddi4+0x22c>
 8000cda:	3902      	subs	r1, #2
 8000cdc:	443b      	add	r3, r7
 8000cde:	1a9a      	subs	r2, r3, r2
 8000ce0:	b2a3      	uxth	r3, r4
 8000ce2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cf2:	459c      	cmp	ip, r3
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x8e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfc:	f080 80d6 	bcs.w	8000eac <__udivmoddi4+0x230>
 8000d00:	459c      	cmp	ip, r3
 8000d02:	f240 80d3 	bls.w	8000eac <__udivmoddi4+0x230>
 8000d06:	443b      	add	r3, r7
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0e:	eba3 030c 	sub.w	r3, r3, ip
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa2>
 8000d16:	40f3      	lsrs	r3, r6
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xb6>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb0>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa2>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x14c>
 8000d3a:	4573      	cmp	r3, lr
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xc8>
 8000d3e:	4282      	cmp	r2, r0
 8000d40:	f200 8105 	bhi.w	8000f4e <__udivmoddi4+0x2d2>
 8000d44:	1a84      	subs	r4, r0, r2
 8000d46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	4690      	mov	r8, r2
 8000d4e:	2d00      	cmp	r5, #0
 8000d50:	d0e5      	beq.n	8000d1e <__udivmoddi4+0xa2>
 8000d52:	e9c5 4800 	strd	r4, r8, [r5]
 8000d56:	e7e2      	b.n	8000d1e <__udivmoddi4+0xa2>
 8000d58:	2a00      	cmp	r2, #0
 8000d5a:	f000 8090 	beq.w	8000e7e <__udivmoddi4+0x202>
 8000d5e:	fab2 f682 	clz	r6, r2
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f040 80a4 	bne.w	8000eb0 <__udivmoddi4+0x234>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	0c03      	lsrs	r3, r0, #16
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	b280      	uxth	r0, r0
 8000d72:	b2bc      	uxth	r4, r7
 8000d74:	2101      	movs	r1, #1
 8000d76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d82:	fb04 f20c 	mul.w	r2, r4, ip
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d907      	bls.n	8000d9a <__udivmoddi4+0x11e>
 8000d8a:	18fb      	adds	r3, r7, r3
 8000d8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d90:	d202      	bcs.n	8000d98 <__udivmoddi4+0x11c>
 8000d92:	429a      	cmp	r2, r3
 8000d94:	f200 80e0 	bhi.w	8000f58 <__udivmoddi4+0x2dc>
 8000d98:	46c4      	mov	ip, r8
 8000d9a:	1a9b      	subs	r3, r3, r2
 8000d9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000da0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da8:	fb02 f404 	mul.w	r4, r2, r4
 8000dac:	429c      	cmp	r4, r3
 8000dae:	d907      	bls.n	8000dc0 <__udivmoddi4+0x144>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x142>
 8000db8:	429c      	cmp	r4, r3
 8000dba:	f200 80ca 	bhi.w	8000f52 <__udivmoddi4+0x2d6>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	1b1b      	subs	r3, r3, r4
 8000dc2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x98>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd8:	fa20 f306 	lsr.w	r3, r0, r6
 8000ddc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000de0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de4:	4323      	orrs	r3, r4
 8000de6:	fa00 f801 	lsl.w	r8, r0, r1
 8000dea:	fa1f fc87 	uxth.w	ip, r7
 8000dee:	fbbe f0f9 	udiv	r0, lr, r9
 8000df2:	0c1c      	lsrs	r4, r3, #16
 8000df4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dfc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e00:	45a6      	cmp	lr, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d909      	bls.n	8000e1c <__udivmoddi4+0x1a0>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0e:	f080 809c 	bcs.w	8000f4a <__udivmoddi4+0x2ce>
 8000e12:	45a6      	cmp	lr, r4
 8000e14:	f240 8099 	bls.w	8000f4a <__udivmoddi4+0x2ce>
 8000e18:	3802      	subs	r0, #2
 8000e1a:	443c      	add	r4, r7
 8000e1c:	eba4 040e 	sub.w	r4, r4, lr
 8000e20:	fa1f fe83 	uxth.w	lr, r3
 8000e24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e28:	fb09 4413 	mls	r4, r9, r3, r4
 8000e2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e34:	45a4      	cmp	ip, r4
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x1ce>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3e:	f080 8082 	bcs.w	8000f46 <__udivmoddi4+0x2ca>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d97f      	bls.n	8000f46 <__udivmoddi4+0x2ca>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4e:	eba4 040c 	sub.w	r4, r4, ip
 8000e52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e56:	4564      	cmp	r4, ip
 8000e58:	4673      	mov	r3, lr
 8000e5a:	46e1      	mov	r9, ip
 8000e5c:	d362      	bcc.n	8000f24 <__udivmoddi4+0x2a8>
 8000e5e:	d05f      	beq.n	8000f20 <__udivmoddi4+0x2a4>
 8000e60:	b15d      	cbz	r5, 8000e7a <__udivmoddi4+0x1fe>
 8000e62:	ebb8 0203 	subs.w	r2, r8, r3
 8000e66:	eb64 0409 	sbc.w	r4, r4, r9
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000e72:	431e      	orrs	r6, r3
 8000e74:	40cc      	lsrs	r4, r1
 8000e76:	e9c5 6400 	strd	r6, r4, [r5]
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	e74f      	b.n	8000d1e <__udivmoddi4+0xa2>
 8000e7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e82:	0c01      	lsrs	r1, r0, #16
 8000e84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e88:	b280      	uxth	r0, r0
 8000e8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8e:	463b      	mov	r3, r7
 8000e90:	4638      	mov	r0, r7
 8000e92:	463c      	mov	r4, r7
 8000e94:	46b8      	mov	r8, r7
 8000e96:	46be      	mov	lr, r7
 8000e98:	2620      	movs	r6, #32
 8000e9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ea2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea6:	e766      	b.n	8000d76 <__udivmoddi4+0xfa>
 8000ea8:	4601      	mov	r1, r0
 8000eaa:	e718      	b.n	8000cde <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e72c      	b.n	8000d0a <__udivmoddi4+0x8e>
 8000eb0:	f1c6 0220 	rsb	r2, r6, #32
 8000eb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb8:	40b7      	lsls	r7, r6
 8000eba:	40b1      	lsls	r1, r6
 8000ebc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000eca:	b2bc      	uxth	r4, r7
 8000ecc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ed0:	0c11      	lsrs	r1, r2, #16
 8000ed2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed6:	fb08 f904 	mul.w	r9, r8, r4
 8000eda:	40b0      	lsls	r0, r6
 8000edc:	4589      	cmp	r9, r1
 8000ede:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ee2:	b280      	uxth	r0, r0
 8000ee4:	d93e      	bls.n	8000f64 <__udivmoddi4+0x2e8>
 8000ee6:	1879      	adds	r1, r7, r1
 8000ee8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000eec:	d201      	bcs.n	8000ef2 <__udivmoddi4+0x276>
 8000eee:	4589      	cmp	r9, r1
 8000ef0:	d81f      	bhi.n	8000f32 <__udivmoddi4+0x2b6>
 8000ef2:	eba1 0109 	sub.w	r1, r1, r9
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f02:	b292      	uxth	r2, r2
 8000f04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f08:	4542      	cmp	r2, r8
 8000f0a:	d229      	bcs.n	8000f60 <__udivmoddi4+0x2e4>
 8000f0c:	18ba      	adds	r2, r7, r2
 8000f0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f12:	d2c4      	bcs.n	8000e9e <__udivmoddi4+0x222>
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d2c2      	bcs.n	8000e9e <__udivmoddi4+0x222>
 8000f18:	f1a9 0102 	sub.w	r1, r9, #2
 8000f1c:	443a      	add	r2, r7
 8000f1e:	e7be      	b.n	8000e9e <__udivmoddi4+0x222>
 8000f20:	45f0      	cmp	r8, lr
 8000f22:	d29d      	bcs.n	8000e60 <__udivmoddi4+0x1e4>
 8000f24:	ebbe 0302 	subs.w	r3, lr, r2
 8000f28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f2c:	3801      	subs	r0, #1
 8000f2e:	46e1      	mov	r9, ip
 8000f30:	e796      	b.n	8000e60 <__udivmoddi4+0x1e4>
 8000f32:	eba7 0909 	sub.w	r9, r7, r9
 8000f36:	4449      	add	r1, r9
 8000f38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f40:	fb09 f804 	mul.w	r8, r9, r4
 8000f44:	e7db      	b.n	8000efe <__udivmoddi4+0x282>
 8000f46:	4673      	mov	r3, lr
 8000f48:	e77f      	b.n	8000e4a <__udivmoddi4+0x1ce>
 8000f4a:	4650      	mov	r0, sl
 8000f4c:	e766      	b.n	8000e1c <__udivmoddi4+0x1a0>
 8000f4e:	4608      	mov	r0, r1
 8000f50:	e6fd      	b.n	8000d4e <__udivmoddi4+0xd2>
 8000f52:	443b      	add	r3, r7
 8000f54:	3a02      	subs	r2, #2
 8000f56:	e733      	b.n	8000dc0 <__udivmoddi4+0x144>
 8000f58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f5c:	443b      	add	r3, r7
 8000f5e:	e71c      	b.n	8000d9a <__udivmoddi4+0x11e>
 8000f60:	4649      	mov	r1, r9
 8000f62:	e79c      	b.n	8000e9e <__udivmoddi4+0x222>
 8000f64:	eba1 0109 	sub.w	r1, r1, r9
 8000f68:	46c4      	mov	ip, r8
 8000f6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6e:	fb09 f804 	mul.w	r8, r9, r4
 8000f72:	e7c4      	b.n	8000efe <__udivmoddi4+0x282>

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000f7c:	f3bf 8f4f 	dsb	sy
}
 8000f80:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000f82:	4b06      	ldr	r3, [pc, #24]	@ (8000f9c <__NVIC_SystemReset+0x24>)
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000f8a:	4904      	ldr	r1, [pc, #16]	@ (8000f9c <__NVIC_SystemReset+0x24>)
 8000f8c:	4b04      	ldr	r3, [pc, #16]	@ (8000fa0 <__NVIC_SystemReset+0x28>)
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f92:	f3bf 8f4f 	dsb	sy
}
 8000f96:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <__NVIC_SystemReset+0x20>
 8000f9c:	e000ed00 	.word	0xe000ed00
 8000fa0:	05fa0004 	.word	0x05fa0004

08000fa4 <spi_update>:
void spi_update(void);
void spi_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness);
void spi_init_buffer(void);

void spi_update(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
	extern SPI_HandleTypeDef hspi3;
    // Start the DMA transfer
    HAL_SPI_Transmit_DMA(&hspi3, spi_led_buffer, BUFFER_SIZE);
 8000fa8:	2280      	movs	r2, #128	@ 0x80
 8000faa:	4903      	ldr	r1, [pc, #12]	@ (8000fb8 <spi_update+0x14>)
 8000fac:	4803      	ldr	r0, [pc, #12]	@ (8000fbc <spi_update+0x18>)
 8000fae:	f004 fa17 	bl	80053e0 <HAL_SPI_Transmit_DMA>
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	200000a4 	.word	0x200000a4
 8000fbc:	20001bac 	.word	0x20001bac

08000fc0 <spi_set_led>:

void spi_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness)
{
 8000fc0:	b490      	push	{r4, r7}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4604      	mov	r4, r0
 8000fc8:	4608      	mov	r0, r1
 8000fca:	4611      	mov	r1, r2
 8000fcc:	461a      	mov	r2, r3
 8000fce:	4623      	mov	r3, r4
 8000fd0:	80fb      	strh	r3, [r7, #6]
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	717b      	strb	r3, [r7, #5]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	713b      	strb	r3, [r7, #4]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	70fb      	strb	r3, [r7, #3]
    if (index < 0 || index >= NUM_LEDS) {
 8000fde:	88fb      	ldrh	r3, [r7, #6]
 8000fe0:	2b1d      	cmp	r3, #29
 8000fe2:	d81c      	bhi.n	800101e <spi_set_led+0x5e>
        return; // Out of bounds
    }

    // Calculate the starting position for this LED in the buffer
    // (skip the 4-byte start frame)
    uint32_t pos = START_FRAME_SIZE + (index * LED_FRAME_SIZE);
 8000fe4:	88fb      	ldrh	r3, [r7, #6]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	60fb      	str	r3, [r7, #12]
    // Byte 0: 0xE0 (Global Brightness, 5 bits)
    // Byte 1: Blue (0-255)
    // Byte 2: Green (0-255)
    // Byte 3: Red (0-255)

    spi_led_buffer[pos + 0] = 0xE0 | (brightness & 0x1F); // Brightness (masked to 5 bits)
 8000fec:	7e3b      	ldrb	r3, [r7, #24]
 8000fee:	f063 031f 	orn	r3, r3, #31
 8000ff2:	b2d9      	uxtb	r1, r3
 8000ff4:	4a0c      	ldr	r2, [pc, #48]	@ (8001028 <spi_set_led+0x68>)
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	460a      	mov	r2, r1
 8000ffc:	701a      	strb	r2, [r3, #0]
    spi_led_buffer[pos + 1] = b;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	3301      	adds	r3, #1
 8001002:	4909      	ldr	r1, [pc, #36]	@ (8001028 <spi_set_led+0x68>)
 8001004:	78fa      	ldrb	r2, [r7, #3]
 8001006:	54ca      	strb	r2, [r1, r3]
    spi_led_buffer[pos + 2] = g;
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	3302      	adds	r3, #2
 800100c:	4906      	ldr	r1, [pc, #24]	@ (8001028 <spi_set_led+0x68>)
 800100e:	793a      	ldrb	r2, [r7, #4]
 8001010:	54ca      	strb	r2, [r1, r3]
    spi_led_buffer[pos + 3] = r;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	3303      	adds	r3, #3
 8001016:	4904      	ldr	r1, [pc, #16]	@ (8001028 <spi_set_led+0x68>)
 8001018:	797a      	ldrb	r2, [r7, #5]
 800101a:	54ca      	strb	r2, [r1, r3]
 800101c:	e000      	b.n	8001020 <spi_set_led+0x60>
        return; // Out of bounds
 800101e:	bf00      	nop
}
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bc90      	pop	{r4, r7}
 8001026:	4770      	bx	lr
 8001028:	200000a4 	.word	0x200000a4

0800102c <usart_set_led>:
void usart_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness);
void usart_update(void);
void usart_init_buffer(void);

void usart_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness)
{
 800102c:	b490      	push	{r4, r7}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	4604      	mov	r4, r0
 8001034:	4608      	mov	r0, r1
 8001036:	4611      	mov	r1, r2
 8001038:	461a      	mov	r2, r3
 800103a:	4623      	mov	r3, r4
 800103c:	80fb      	strh	r3, [r7, #6]
 800103e:	4603      	mov	r3, r0
 8001040:	717b      	strb	r3, [r7, #5]
 8001042:	460b      	mov	r3, r1
 8001044:	713b      	strb	r3, [r7, #4]
 8001046:	4613      	mov	r3, r2
 8001048:	70fb      	strb	r3, [r7, #3]
    if (index >= NUM_LEDS) {
 800104a:	88fb      	ldrh	r3, [r7, #6]
 800104c:	2b1d      	cmp	r3, #29
 800104e:	d81c      	bhi.n	800108a <usart_set_led+0x5e>
        return;
    }

    uint32_t pos = START_FRAME_SIZE + (index * LED_FRAME_SIZE);
 8001050:	88fb      	ldrh	r3, [r7, #6]
 8001052:	3301      	adds	r3, #1
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	60fb      	str	r3, [r7, #12]

    usart_led_buffer[pos + 0] = 0xE0 | (brightness & 0x1F);
 8001058:	7e3b      	ldrb	r3, [r7, #24]
 800105a:	f063 031f 	orn	r3, r3, #31
 800105e:	b2d9      	uxtb	r1, r3
 8001060:	4a0c      	ldr	r2, [pc, #48]	@ (8001094 <usart_set_led+0x68>)
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	4413      	add	r3, r2
 8001066:	460a      	mov	r2, r1
 8001068:	701a      	strb	r2, [r3, #0]
    usart_led_buffer[pos + 1] = b;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	3301      	adds	r3, #1
 800106e:	4909      	ldr	r1, [pc, #36]	@ (8001094 <usart_set_led+0x68>)
 8001070:	78fa      	ldrb	r2, [r7, #3]
 8001072:	54ca      	strb	r2, [r1, r3]
    usart_led_buffer[pos + 2] = g;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	3302      	adds	r3, #2
 8001078:	4906      	ldr	r1, [pc, #24]	@ (8001094 <usart_set_led+0x68>)
 800107a:	793a      	ldrb	r2, [r7, #4]
 800107c:	54ca      	strb	r2, [r1, r3]
    usart_led_buffer[pos + 3] = r;
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	3303      	adds	r3, #3
 8001082:	4904      	ldr	r1, [pc, #16]	@ (8001094 <usart_set_led+0x68>)
 8001084:	797a      	ldrb	r2, [r7, #5]
 8001086:	54ca      	strb	r2, [r1, r3]
 8001088:	e000      	b.n	800108c <usart_set_led+0x60>
        return;
 800108a:	bf00      	nop
}
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bc90      	pop	{r4, r7}
 8001092:	4770      	bx	lr
 8001094:	20000124 	.word	0x20000124

08001098 <usart_update>:

void usart_update(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
    // Wait for any previous DMA transfer to finish
    // Note: We check HAL_UART_STATE_BUSY_TX
    while (HAL_USART_GetState(&husart6) == HAL_USART_STATE_BUSY_TX);
 800109c:	bf00      	nop
 800109e:	4806      	ldr	r0, [pc, #24]	@ (80010b8 <usart_update+0x20>)
 80010a0:	f006 fa90 	bl	80075c4 <HAL_USART_GetState>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b12      	cmp	r3, #18
 80010a8:	d0f9      	beq.n	800109e <usart_update+0x6>

    // Start the DMA transfer using the UART HAL function
    HAL_USART_Transmit_DMA(&husart6, usart_led_buffer, BUFFER_SIZE);
 80010aa:	2280      	movs	r2, #128	@ 0x80
 80010ac:	4903      	ldr	r1, [pc, #12]	@ (80010bc <usart_update+0x24>)
 80010ae:	4802      	ldr	r0, [pc, #8]	@ (80010b8 <usart_update+0x20>)
 80010b0:	f006 f8b8 	bl	8007224 <HAL_USART_Transmit_DMA>
}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20001d3c 	.word	0x20001d3c
 80010bc:	20000124 	.word	0x20000124

080010c0 <update_all_strips>:

// ============================================================
// 1. CC HM C BN
// ============================================================

void update_all_strips(void) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
    spi_update();
 80010c4:	f7ff ff6e 	bl	8000fa4 <spi_update>
    usart_update();
 80010c8:	f7ff ffe6 	bl	8001098 <usart_update>
}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <set_pixel_color>:

void set_pixel_color(uint8_t strip_type, uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness) {
 80010d0:	b590      	push	{r4, r7, lr}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af02      	add	r7, sp, #8
 80010d6:	4604      	mov	r4, r0
 80010d8:	4608      	mov	r0, r1
 80010da:	4611      	mov	r1, r2
 80010dc:	461a      	mov	r2, r3
 80010de:	4623      	mov	r3, r4
 80010e0:	71fb      	strb	r3, [r7, #7]
 80010e2:	4603      	mov	r3, r0
 80010e4:	80bb      	strh	r3, [r7, #4]
 80010e6:	460b      	mov	r3, r1
 80010e8:	71bb      	strb	r3, [r7, #6]
 80010ea:	4613      	mov	r3, r2
 80010ec:	70fb      	strb	r3, [r7, #3]
    if (strip_type == STRIP_SPI) spi_set_led(index, r, g, b, brightness);
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d109      	bne.n	8001108 <set_pixel_color+0x38>
 80010f4:	7e3c      	ldrb	r4, [r7, #24]
 80010f6:	78fa      	ldrb	r2, [r7, #3]
 80010f8:	79b9      	ldrb	r1, [r7, #6]
 80010fa:	88b8      	ldrh	r0, [r7, #4]
 80010fc:	7f3b      	ldrb	r3, [r7, #28]
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	4623      	mov	r3, r4
 8001102:	f7ff ff5d 	bl	8000fc0 <spi_set_led>
    else usart_set_led(index, r, g, b, brightness);
}
 8001106:	e008      	b.n	800111a <set_pixel_color+0x4a>
    else usart_set_led(index, r, g, b, brightness);
 8001108:	7e3c      	ldrb	r4, [r7, #24]
 800110a:	78fa      	ldrb	r2, [r7, #3]
 800110c:	79b9      	ldrb	r1, [r7, #6]
 800110e:	88b8      	ldrh	r0, [r7, #4]
 8001110:	7f3b      	ldrb	r3, [r7, #28]
 8001112:	9300      	str	r3, [sp, #0]
 8001114:	4623      	mov	r3, r4
 8001116:	f7ff ff89 	bl	800102c <usart_set_led>
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	bd90      	pop	{r4, r7, pc}
	...

08001124 <hsv_to_rgb>:

void hsv_to_rgb(uint16_t h, uint8_t s, uint8_t v, uint8_t *r, uint8_t *g, uint8_t *b) {
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	603b      	str	r3, [r7, #0]
 800112c:	4603      	mov	r3, r0
 800112e:	80fb      	strh	r3, [r7, #6]
 8001130:	460b      	mov	r3, r1
 8001132:	717b      	strb	r3, [r7, #5]
 8001134:	4613      	mov	r3, r2
 8001136:	713b      	strb	r3, [r7, #4]
    uint8_t f = (h % 60) * 255 / 60;
 8001138:	88fa      	ldrh	r2, [r7, #6]
 800113a:	4b5b      	ldr	r3, [pc, #364]	@ (80012a8 <hsv_to_rgb+0x184>)
 800113c:	fba3 1302 	umull	r1, r3, r3, r2
 8001140:	0959      	lsrs	r1, r3, #5
 8001142:	460b      	mov	r3, r1
 8001144:	011b      	lsls	r3, r3, #4
 8001146:	1a5b      	subs	r3, r3, r1
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	b29b      	uxth	r3, r3
 800114e:	461a      	mov	r2, r3
 8001150:	4613      	mov	r3, r2
 8001152:	021b      	lsls	r3, r3, #8
 8001154:	1a9b      	subs	r3, r3, r2
 8001156:	4a54      	ldr	r2, [pc, #336]	@ (80012a8 <hsv_to_rgb+0x184>)
 8001158:	fb82 1203 	smull	r1, r2, r2, r3
 800115c:	441a      	add	r2, r3
 800115e:	1152      	asrs	r2, r2, #5
 8001160:	17db      	asrs	r3, r3, #31
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	73fb      	strb	r3, [r7, #15]
    uint8_t p = (255 - s) * (uint16_t)v / 255;
 8001166:	797b      	ldrb	r3, [r7, #5]
 8001168:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800116c:	793a      	ldrb	r2, [r7, #4]
 800116e:	fb02 f303 	mul.w	r3, r2, r3
 8001172:	4a4e      	ldr	r2, [pc, #312]	@ (80012ac <hsv_to_rgb+0x188>)
 8001174:	fb82 1203 	smull	r1, r2, r2, r3
 8001178:	441a      	add	r2, r3
 800117a:	11d2      	asrs	r2, r2, #7
 800117c:	17db      	asrs	r3, r3, #31
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	73bb      	strb	r3, [r7, #14]
    uint8_t q = (255 - f * s / 255) * (uint16_t)v / 255;
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	797a      	ldrb	r2, [r7, #5]
 8001186:	fb02 f303 	mul.w	r3, r2, r3
 800118a:	4a48      	ldr	r2, [pc, #288]	@ (80012ac <hsv_to_rgb+0x188>)
 800118c:	fb82 1203 	smull	r1, r2, r2, r3
 8001190:	441a      	add	r2, r3
 8001192:	11d2      	asrs	r2, r2, #7
 8001194:	17db      	asrs	r3, r3, #31
 8001196:	1a9b      	subs	r3, r3, r2
 8001198:	33ff      	adds	r3, #255	@ 0xff
 800119a:	793a      	ldrb	r2, [r7, #4]
 800119c:	fb02 f303 	mul.w	r3, r2, r3
 80011a0:	4a42      	ldr	r2, [pc, #264]	@ (80012ac <hsv_to_rgb+0x188>)
 80011a2:	fb82 1203 	smull	r1, r2, r2, r3
 80011a6:	441a      	add	r2, r3
 80011a8:	11d2      	asrs	r2, r2, #7
 80011aa:	17db      	asrs	r3, r3, #31
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	737b      	strb	r3, [r7, #13]
    uint8_t t = (255 - (255 - f) * s / 255) * (uint16_t)v / 255;
 80011b0:	7bfb      	ldrb	r3, [r7, #15]
 80011b2:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80011b6:	797a      	ldrb	r2, [r7, #5]
 80011b8:	fb02 f303 	mul.w	r3, r2, r3
 80011bc:	4a3b      	ldr	r2, [pc, #236]	@ (80012ac <hsv_to_rgb+0x188>)
 80011be:	fb82 1203 	smull	r1, r2, r2, r3
 80011c2:	441a      	add	r2, r3
 80011c4:	11d2      	asrs	r2, r2, #7
 80011c6:	17db      	asrs	r3, r3, #31
 80011c8:	1a9b      	subs	r3, r3, r2
 80011ca:	33ff      	adds	r3, #255	@ 0xff
 80011cc:	793a      	ldrb	r2, [r7, #4]
 80011ce:	fb02 f303 	mul.w	r3, r2, r3
 80011d2:	4a36      	ldr	r2, [pc, #216]	@ (80012ac <hsv_to_rgb+0x188>)
 80011d4:	fb82 1203 	smull	r1, r2, r2, r3
 80011d8:	441a      	add	r2, r3
 80011da:	11d2      	asrs	r2, r2, #7
 80011dc:	17db      	asrs	r3, r3, #31
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	733b      	strb	r3, [r7, #12]

    switch ((h / 60) % 6) {
 80011e2:	88fb      	ldrh	r3, [r7, #6]
 80011e4:	4a30      	ldr	r2, [pc, #192]	@ (80012a8 <hsv_to_rgb+0x184>)
 80011e6:	fba2 2303 	umull	r2, r3, r2, r3
 80011ea:	095b      	lsrs	r3, r3, #5
 80011ec:	b29a      	uxth	r2, r3
 80011ee:	4b30      	ldr	r3, [pc, #192]	@ (80012b0 <hsv_to_rgb+0x18c>)
 80011f0:	fba3 1302 	umull	r1, r3, r3, r2
 80011f4:	0899      	lsrs	r1, r3, #2
 80011f6:	460b      	mov	r3, r1
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	440b      	add	r3, r1
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	b29b      	uxth	r3, r3
 8001202:	2b05      	cmp	r3, #5
 8001204:	d84a      	bhi.n	800129c <hsv_to_rgb+0x178>
 8001206:	a201      	add	r2, pc, #4	@ (adr r2, 800120c <hsv_to_rgb+0xe8>)
 8001208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800120c:	08001225 	.word	0x08001225
 8001210:	08001239 	.word	0x08001239
 8001214:	0800124d 	.word	0x0800124d
 8001218:	08001261 	.word	0x08001261
 800121c:	08001275 	.word	0x08001275
 8001220:	08001289 	.word	0x08001289
        case 0: *r = v; *g = t; *b = p; break;
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	793a      	ldrb	r2, [r7, #4]
 8001228:	701a      	strb	r2, [r3, #0]
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	7b3a      	ldrb	r2, [r7, #12]
 800122e:	701a      	strb	r2, [r3, #0]
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	7bba      	ldrb	r2, [r7, #14]
 8001234:	701a      	strb	r2, [r3, #0]
 8001236:	e031      	b.n	800129c <hsv_to_rgb+0x178>
        case 1: *r = q; *g = v; *b = p; break;
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	7b7a      	ldrb	r2, [r7, #13]
 800123c:	701a      	strb	r2, [r3, #0]
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	793a      	ldrb	r2, [r7, #4]
 8001242:	701a      	strb	r2, [r3, #0]
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	7bba      	ldrb	r2, [r7, #14]
 8001248:	701a      	strb	r2, [r3, #0]
 800124a:	e027      	b.n	800129c <hsv_to_rgb+0x178>
        case 2: *r = p; *g = v; *b = t; break;
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	7bba      	ldrb	r2, [r7, #14]
 8001250:	701a      	strb	r2, [r3, #0]
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	793a      	ldrb	r2, [r7, #4]
 8001256:	701a      	strb	r2, [r3, #0]
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	7b3a      	ldrb	r2, [r7, #12]
 800125c:	701a      	strb	r2, [r3, #0]
 800125e:	e01d      	b.n	800129c <hsv_to_rgb+0x178>
        case 3: *r = p; *g = q; *b = v; break;
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	7bba      	ldrb	r2, [r7, #14]
 8001264:	701a      	strb	r2, [r3, #0]
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	7b7a      	ldrb	r2, [r7, #13]
 800126a:	701a      	strb	r2, [r3, #0]
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	793a      	ldrb	r2, [r7, #4]
 8001270:	701a      	strb	r2, [r3, #0]
 8001272:	e013      	b.n	800129c <hsv_to_rgb+0x178>
        case 4: *r = t; *g = p; *b = v; break;
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	7b3a      	ldrb	r2, [r7, #12]
 8001278:	701a      	strb	r2, [r3, #0]
 800127a:	69bb      	ldr	r3, [r7, #24]
 800127c:	7bba      	ldrb	r2, [r7, #14]
 800127e:	701a      	strb	r2, [r3, #0]
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	793a      	ldrb	r2, [r7, #4]
 8001284:	701a      	strb	r2, [r3, #0]
 8001286:	e009      	b.n	800129c <hsv_to_rgb+0x178>
        case 5: *r = v; *g = p; *b = q; break;
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	793a      	ldrb	r2, [r7, #4]
 800128c:	701a      	strb	r2, [r3, #0]
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	7bba      	ldrb	r2, [r7, #14]
 8001292:	701a      	strb	r2, [r3, #0]
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	7b7a      	ldrb	r2, [r7, #13]
 8001298:	701a      	strb	r2, [r3, #0]
 800129a:	bf00      	nop
    }
}
 800129c:	bf00      	nop
 800129e:	3714      	adds	r7, #20
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	88888889 	.word	0x88888889
 80012ac:	80808081 	.word	0x80808081
 80012b0:	aaaaaaab 	.word	0xaaaaaaab

080012b4 <effect_clear>:

void effect_clear(uint8_t strip_type) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af02      	add	r7, sp, #8
 80012ba:	4603      	mov	r3, r0
 80012bc:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < NUM_LEDS; i++) set_pixel_color(strip_type, i, 0, 0, 0, 0);
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	e00d      	b.n	80012e0 <effect_clear+0x2c>
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	b299      	uxth	r1, r3
 80012c8:	79f8      	ldrb	r0, [r7, #7]
 80012ca:	2300      	movs	r3, #0
 80012cc:	9301      	str	r3, [sp, #4]
 80012ce:	2300      	movs	r3, #0
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2300      	movs	r3, #0
 80012d4:	2200      	movs	r2, #0
 80012d6:	f7ff fefb 	bl	80010d0 <set_pixel_color>
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	3301      	adds	r3, #1
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2b1d      	cmp	r3, #29
 80012e4:	ddee      	ble.n	80012c4 <effect_clear+0x10>
}
 80012e6:	bf00      	nop
 80012e8:	bf00      	nop
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <effect_breathing>:
// 2. CC HIU NG
// ============================================================

// --- HIU NG TH (CASE 0 MI) ---
// Logic: Fade In -> Fade Out -> i mu
void effect_breathing(uint8_t strip_type) {
 80012f0:	b5b0      	push	{r4, r5, r7, lr}
 80012f2:	b08a      	sub	sp, #40	@ 0x28
 80012f4:	af02      	add	r7, sp, #8
 80012f6:	4603      	mov	r3, r0
 80012f8:	71fb      	strb	r3, [r7, #7]
    // 1. To sng th (Sine wave)
    // Chia 700: Tc  th (cng ln cng chm)
    float val = (sin(HAL_GetTick() / 700.0f) + 1.0f) / 2.0f;
 80012fa:	f002 f817 	bl	800332c <HAL_GetTick>
 80012fe:	ee07 0a90 	vmov	s15, r0
 8001302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001306:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001408 <effect_breathing+0x118>
 800130a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800130e:	ee16 0a90 	vmov	r0, s13
 8001312:	f7ff f911 	bl	8000538 <__aeabi_f2d>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	ec43 2b10 	vmov	d0, r2, r3
 800131e:	f009 f80f 	bl	800a340 <sin>
 8001322:	ec51 0b10 	vmov	r0, r1, d0
 8001326:	f04f 0200 	mov.w	r2, #0
 800132a:	4b38      	ldr	r3, [pc, #224]	@ (800140c <effect_breathing+0x11c>)
 800132c:	f7fe ffa6 	bl	800027c <__adddf3>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	4610      	mov	r0, r2
 8001336:	4619      	mov	r1, r3
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001340:	f7ff fa7c 	bl	800083c <__aeabi_ddiv>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	4610      	mov	r0, r2
 800134a:	4619      	mov	r1, r3
 800134c:	f7ff fc2e 	bl	8000bac <__aeabi_d2f>
 8001350:	4603      	mov	r3, r0
 8001352:	617b      	str	r3, [r7, #20]

    // 2. Gamma Correction (QUAN TRNG)
    // Bnh phng gi tr val (val * val) gip on ti su hn, on sng du hn.
    // Nu khng c dng ny, n trng s nh lun sng v ch ti i 1 cht.
    float deep_breath = val * val;
 8001354:	edd7 7a05 	vldr	s15, [r7, #20]
 8001358:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800135c:	edc7 7a07 	vstr	s15, [r7, #28]

    // m bo khng tt hn (gi li 5%  sng thp nht  to nn)
    if (deep_breath < 0.05f) deep_breath = 0.05f;
 8001360:	edd7 7a07 	vldr	s15, [r7, #28]
 8001364:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001410 <effect_breathing+0x120>
 8001368:	eef4 7ac7 	vcmpe.f32	s15, s14
 800136c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001370:	d501      	bpl.n	8001376 <effect_breathing+0x86>
 8001372:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <effect_breathing+0x124>)
 8001374:	61fb      	str	r3, [r7, #28]

    // 3. Tnh ton mu RGB da trn  sng th
    // Thay v chnh brightness phn cng, ta chnh  mnh ca mu (Value trong HSV)
    // deep_breath * 255 s cho ra gi tr t 10 n 255 -> Cc k mt
    uint16_t hue = (HAL_GetTick() / 50) % 360;
 8001376:	f001 ffd9 	bl	800332c <HAL_GetTick>
 800137a:	4603      	mov	r3, r0
 800137c:	4a26      	ldr	r2, [pc, #152]	@ (8001418 <effect_breathing+0x128>)
 800137e:	fba2 2303 	umull	r2, r3, r2, r3
 8001382:	091a      	lsrs	r2, r3, #4
 8001384:	08d3      	lsrs	r3, r2, #3
 8001386:	4925      	ldr	r1, [pc, #148]	@ (800141c <effect_breathing+0x12c>)
 8001388:	fba1 1303 	umull	r1, r3, r1, r3
 800138c:	089b      	lsrs	r3, r3, #2
 800138e:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8001392:	fb01 f303 	mul.w	r3, r1, r3
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	827b      	strh	r3, [r7, #18]
    uint8_t r, g, b;

    // Tham s th 3 (Value) nhn gi tr th
    hsv_to_rgb(hue, 255, (uint8_t)(deep_breath * 255), &r, &g, &b);
 800139a:	edd7 7a07 	vldr	s15, [r7, #28]
 800139e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001420 <effect_breathing+0x130>
 80013a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013aa:	edc7 7a00 	vstr	s15, [r7]
 80013ae:	783b      	ldrb	r3, [r7, #0]
 80013b0:	b2da      	uxtb	r2, r3
 80013b2:	f107 0111 	add.w	r1, r7, #17
 80013b6:	8a78      	ldrh	r0, [r7, #18]
 80013b8:	f107 030f 	add.w	r3, r7, #15
 80013bc:	9301      	str	r3, [sp, #4]
 80013be:	f107 0310 	add.w	r3, r7, #16
 80013c2:	9300      	str	r3, [sp, #0]
 80013c4:	460b      	mov	r3, r1
 80013c6:	21ff      	movs	r1, #255	@ 0xff
 80013c8:	f7ff feac 	bl	8001124 <hsv_to_rgb>

    // 4. Xut ra LED
    for (int i = 0; i < NUM_LEDS; i++) {
 80013cc:	2300      	movs	r3, #0
 80013ce:	61bb      	str	r3, [r7, #24]
 80013d0:	e011      	b.n	80013f6 <effect_breathing+0x106>
        // Lu : Tham s cui cng gi nguyn bin 'brightness' ton cc (mc trn)
        // Vic Fade in/out  c x l bn trong r, g, b ri.
        set_pixel_color(strip_type, i, r, g, b, brightness);
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	b299      	uxth	r1, r3
 80013d6:	7c7c      	ldrb	r4, [r7, #17]
 80013d8:	7c3d      	ldrb	r5, [r7, #16]
 80013da:	7bfb      	ldrb	r3, [r7, #15]
 80013dc:	4a11      	ldr	r2, [pc, #68]	@ (8001424 <effect_breathing+0x134>)
 80013de:	6812      	ldr	r2, [r2, #0]
 80013e0:	b2d2      	uxtb	r2, r2
 80013e2:	79f8      	ldrb	r0, [r7, #7]
 80013e4:	9201      	str	r2, [sp, #4]
 80013e6:	9300      	str	r3, [sp, #0]
 80013e8:	462b      	mov	r3, r5
 80013ea:	4622      	mov	r2, r4
 80013ec:	f7ff fe70 	bl	80010d0 <set_pixel_color>
    for (int i = 0; i < NUM_LEDS; i++) {
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	3301      	adds	r3, #1
 80013f4:	61bb      	str	r3, [r7, #24]
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	2b1d      	cmp	r3, #29
 80013fa:	ddea      	ble.n	80013d2 <effect_breathing+0xe2>
    }
}
 80013fc:	bf00      	nop
 80013fe:	bf00      	nop
 8001400:	3720      	adds	r7, #32
 8001402:	46bd      	mov	sp, r7
 8001404:	bdb0      	pop	{r4, r5, r7, pc}
 8001406:	bf00      	nop
 8001408:	442f0000 	.word	0x442f0000
 800140c:	3ff00000 	.word	0x3ff00000
 8001410:	3d4ccccd 	.word	0x3d4ccccd
 8001414:	3d4ccccd 	.word	0x3d4ccccd
 8001418:	51eb851f 	.word	0x51eb851f
 800141c:	16c16c17 	.word	0x16c16c17
 8001420:	437f0000 	.word	0x437f0000
 8001424:	20001a54 	.word	0x20001a54

08001428 <effect_vu_meter_smart>:
// 1. Smart VU Meter
void effect_vu_meter_smart(float vol, float hz, uint8_t strip_type) {
 8001428:	b5b0      	push	{r4, r5, r7, lr}
 800142a:	b08a      	sub	sp, #40	@ 0x28
 800142c:	af02      	add	r7, sp, #8
 800142e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001432:	edc7 0a02 	vstr	s1, [r7, #8]
 8001436:	4603      	mov	r3, r0
 8001438:	71fb      	strb	r3, [r7, #7]
    int height = (int)((vol / TARGET_MAX_VAL) * NUM_LEDS);
 800143a:	ed97 7a03 	vldr	s14, [r7, #12]
 800143e:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8001528 <effect_vu_meter_smart+0x100>
 8001442:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001446:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800144a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800144e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001452:	ee17 3a90 	vmov	r3, s15
 8001456:	61fb      	str	r3, [r7, #28]
    if (height > NUM_LEDS) height = NUM_LEDS;
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	2b1e      	cmp	r3, #30
 800145c:	dd01      	ble.n	8001462 <effect_vu_meter_smart+0x3a>
 800145e:	231e      	movs	r3, #30
 8001460:	61fb      	str	r3, [r7, #28]

    uint16_t hue = (hz > 0) ? (uint16_t)((hz / 4000.0) * 300) : 0;
 8001462:	edd7 7a02 	vldr	s15, [r7, #8]
 8001466:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800146a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800146e:	dd19      	ble.n	80014a4 <effect_vu_meter_smart+0x7c>
 8001470:	68b8      	ldr	r0, [r7, #8]
 8001472:	f7ff f861 	bl	8000538 <__aeabi_f2d>
 8001476:	f04f 0200 	mov.w	r2, #0
 800147a:	4b2c      	ldr	r3, [pc, #176]	@ (800152c <effect_vu_meter_smart+0x104>)
 800147c:	f7ff f9de 	bl	800083c <__aeabi_ddiv>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	4610      	mov	r0, r2
 8001486:	4619      	mov	r1, r3
 8001488:	a325      	add	r3, pc, #148	@ (adr r3, 8001520 <effect_vu_meter_smart+0xf8>)
 800148a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148e:	f7ff f8ab 	bl	80005e8 <__aeabi_dmul>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	4610      	mov	r0, r2
 8001498:	4619      	mov	r1, r3
 800149a:	f7ff fb67 	bl	8000b6c <__aeabi_d2uiz>
 800149e:	4603      	mov	r3, r0
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	e000      	b.n	80014a6 <effect_vu_meter_smart+0x7e>
 80014a4:	2300      	movs	r3, #0
 80014a6:	82fb      	strh	r3, [r7, #22]
    uint8_t r, g, b;
    hsv_to_rgb(hue, 255, 255, &r, &g, &b);
 80014a8:	f107 0215 	add.w	r2, r7, #21
 80014ac:	8af8      	ldrh	r0, [r7, #22]
 80014ae:	f107 0313 	add.w	r3, r7, #19
 80014b2:	9301      	str	r3, [sp, #4]
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	9300      	str	r3, [sp, #0]
 80014ba:	4613      	mov	r3, r2
 80014bc:	22ff      	movs	r2, #255	@ 0xff
 80014be:	21ff      	movs	r1, #255	@ 0xff
 80014c0:	f7ff fe30 	bl	8001124 <hsv_to_rgb>

    for (int i = 0; i < NUM_LEDS; i++) {
 80014c4:	2300      	movs	r3, #0
 80014c6:	61bb      	str	r3, [r7, #24]
 80014c8:	e021      	b.n	800150e <effect_vu_meter_smart+0xe6>
        if (i < height) set_pixel_color(strip_type, i, r, g, b, brightness);
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	da0f      	bge.n	80014f2 <effect_vu_meter_smart+0xca>
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	b299      	uxth	r1, r3
 80014d6:	7d7c      	ldrb	r4, [r7, #21]
 80014d8:	7d3d      	ldrb	r5, [r7, #20]
 80014da:	7cfb      	ldrb	r3, [r7, #19]
 80014dc:	4a14      	ldr	r2, [pc, #80]	@ (8001530 <effect_vu_meter_smart+0x108>)
 80014de:	6812      	ldr	r2, [r2, #0]
 80014e0:	b2d2      	uxtb	r2, r2
 80014e2:	79f8      	ldrb	r0, [r7, #7]
 80014e4:	9201      	str	r2, [sp, #4]
 80014e6:	9300      	str	r3, [sp, #0]
 80014e8:	462b      	mov	r3, r5
 80014ea:	4622      	mov	r2, r4
 80014ec:	f7ff fdf0 	bl	80010d0 <set_pixel_color>
 80014f0:	e00a      	b.n	8001508 <effect_vu_meter_smart+0xe0>
        else set_pixel_color(strip_type, i, 0, 0, 0, 0);
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	b299      	uxth	r1, r3
 80014f6:	79f8      	ldrb	r0, [r7, #7]
 80014f8:	2300      	movs	r3, #0
 80014fa:	9301      	str	r3, [sp, #4]
 80014fc:	2300      	movs	r3, #0
 80014fe:	9300      	str	r3, [sp, #0]
 8001500:	2300      	movs	r3, #0
 8001502:	2200      	movs	r2, #0
 8001504:	f7ff fde4 	bl	80010d0 <set_pixel_color>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	3301      	adds	r3, #1
 800150c:	61bb      	str	r3, [r7, #24]
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	2b1d      	cmp	r3, #29
 8001512:	ddda      	ble.n	80014ca <effect_vu_meter_smart+0xa2>
    }
}
 8001514:	bf00      	nop
 8001516:	bf00      	nop
 8001518:	3720      	adds	r7, #32
 800151a:	46bd      	mov	sp, r7
 800151c:	bdb0      	pop	{r4, r5, r7, pc}
 800151e:	bf00      	nop
 8001520:	00000000 	.word	0x00000000
 8001524:	4072c000 	.word	0x4072c000
 8001528:	461c4000 	.word	0x461c4000
 800152c:	40af4000 	.word	0x40af4000
 8001530:	20001a54 	.word	0x20001a54
 8001534:	00000000 	.word	0x00000000

08001538 <effect_freq_color>:

// 2. Freq Color
void effect_freq_color(float vol, float hz, uint8_t strip_type) {
 8001538:	b5b0      	push	{r4, r5, r7, lr}
 800153a:	b08c      	sub	sp, #48	@ 0x30
 800153c:	af02      	add	r7, sp, #8
 800153e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001542:	edc7 0a02 	vstr	s1, [r7, #8]
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
    int center = NUM_LEDS / 2;
 800154a:	230f      	movs	r3, #15
 800154c:	623b      	str	r3, [r7, #32]
    int width = (int)((vol / TARGET_MAX_VAL) * center);
 800154e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001552:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8001648 <effect_freq_color+0x110>
 8001556:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800155a:	6a3b      	ldr	r3, [r7, #32]
 800155c:	ee07 3a90 	vmov	s15, r3
 8001560:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001564:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001568:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800156c:	ee17 3a90 	vmov	r3, s15
 8001570:	61fb      	str	r3, [r7, #28]

    uint16_t hue = (hz > 0) ? (uint16_t)((hz / 4000.0) * 300) : 0;
 8001572:	edd7 7a02 	vldr	s15, [r7, #8]
 8001576:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800157a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800157e:	dd19      	ble.n	80015b4 <effect_freq_color+0x7c>
 8001580:	68b8      	ldr	r0, [r7, #8]
 8001582:	f7fe ffd9 	bl	8000538 <__aeabi_f2d>
 8001586:	f04f 0200 	mov.w	r2, #0
 800158a:	4b30      	ldr	r3, [pc, #192]	@ (800164c <effect_freq_color+0x114>)
 800158c:	f7ff f956 	bl	800083c <__aeabi_ddiv>
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	4610      	mov	r0, r2
 8001596:	4619      	mov	r1, r3
 8001598:	a329      	add	r3, pc, #164	@ (adr r3, 8001640 <effect_freq_color+0x108>)
 800159a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159e:	f7ff f823 	bl	80005e8 <__aeabi_dmul>
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	4610      	mov	r0, r2
 80015a8:	4619      	mov	r1, r3
 80015aa:	f7ff fadf 	bl	8000b6c <__aeabi_d2uiz>
 80015ae:	4603      	mov	r3, r0
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	e000      	b.n	80015b6 <effect_freq_color+0x7e>
 80015b4:	2300      	movs	r3, #0
 80015b6:	837b      	strh	r3, [r7, #26]
    uint8_t r, g, b;
    hsv_to_rgb(hue, 255, 255, &r, &g, &b);
 80015b8:	f107 0219 	add.w	r2, r7, #25
 80015bc:	8b78      	ldrh	r0, [r7, #26]
 80015be:	f107 0317 	add.w	r3, r7, #23
 80015c2:	9301      	str	r3, [sp, #4]
 80015c4:	f107 0318 	add.w	r3, r7, #24
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	4613      	mov	r3, r2
 80015cc:	22ff      	movs	r2, #255	@ 0xff
 80015ce:	21ff      	movs	r1, #255	@ 0xff
 80015d0:	f7ff fda8 	bl	8001124 <hsv_to_rgb>

    for (int i = 0; i < NUM_LEDS; i++) {
 80015d4:	2300      	movs	r3, #0
 80015d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80015d8:	e029      	b.n	800162e <effect_freq_color+0xf6>
        if (i >= (center - width) && i <= (center + width))
 80015da:	6a3a      	ldr	r2, [r7, #32]
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015e2:	429a      	cmp	r2, r3
 80015e4:	db15      	blt.n	8001612 <effect_freq_color+0xda>
 80015e6:	6a3a      	ldr	r2, [r7, #32]
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	4413      	add	r3, r2
 80015ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015ee:	429a      	cmp	r2, r3
 80015f0:	dc0f      	bgt.n	8001612 <effect_freq_color+0xda>
             set_pixel_color(strip_type, i, r, g, b, brightness);
 80015f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f4:	b299      	uxth	r1, r3
 80015f6:	7e7c      	ldrb	r4, [r7, #25]
 80015f8:	7e3d      	ldrb	r5, [r7, #24]
 80015fa:	7dfb      	ldrb	r3, [r7, #23]
 80015fc:	4a14      	ldr	r2, [pc, #80]	@ (8001650 <effect_freq_color+0x118>)
 80015fe:	6812      	ldr	r2, [r2, #0]
 8001600:	b2d2      	uxtb	r2, r2
 8001602:	79f8      	ldrb	r0, [r7, #7]
 8001604:	9201      	str	r2, [sp, #4]
 8001606:	9300      	str	r3, [sp, #0]
 8001608:	462b      	mov	r3, r5
 800160a:	4622      	mov	r2, r4
 800160c:	f7ff fd60 	bl	80010d0 <set_pixel_color>
 8001610:	e00a      	b.n	8001628 <effect_freq_color+0xf0>
        else set_pixel_color(strip_type, i, 0, 0, 0, 0);
 8001612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001614:	b299      	uxth	r1, r3
 8001616:	79f8      	ldrb	r0, [r7, #7]
 8001618:	2300      	movs	r3, #0
 800161a:	9301      	str	r3, [sp, #4]
 800161c:	2300      	movs	r3, #0
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	2300      	movs	r3, #0
 8001622:	2200      	movs	r2, #0
 8001624:	f7ff fd54 	bl	80010d0 <set_pixel_color>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162a:	3301      	adds	r3, #1
 800162c:	627b      	str	r3, [r7, #36]	@ 0x24
 800162e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001630:	2b1d      	cmp	r3, #29
 8001632:	ddd2      	ble.n	80015da <effect_freq_color+0xa2>
    }
}
 8001634:	bf00      	nop
 8001636:	bf00      	nop
 8001638:	3728      	adds	r7, #40	@ 0x28
 800163a:	46bd      	mov	sp, r7
 800163c:	bdb0      	pop	{r4, r5, r7, pc}
 800163e:	bf00      	nop
 8001640:	00000000 	.word	0x00000000
 8001644:	4072c000 	.word	0x4072c000
 8001648:	461c4000 	.word	0x461c4000
 800164c:	40af4000 	.word	0x40af4000
 8001650:	20001a54 	.word	0x20001a54

08001654 <effect_rainbow_pulse>:

// 3. Rainbow Pulse
void effect_rainbow_pulse(float vol, uint8_t strip_type) {
 8001654:	b5b0      	push	{r4, r5, r7, lr}
 8001656:	b08a      	sub	sp, #40	@ 0x28
 8001658:	af02      	add	r7, sp, #8
 800165a:	ed87 0a03 	vstr	s0, [r7, #12]
 800165e:	4603      	mov	r3, r0
 8001660:	72fb      	strb	r3, [r7, #11]
    static uint16_t hue_counter = 0;
    hue_counter++;
 8001662:	4b2b      	ldr	r3, [pc, #172]	@ (8001710 <effect_rainbow_pulse+0xbc>)
 8001664:	881b      	ldrh	r3, [r3, #0]
 8001666:	3301      	adds	r3, #1
 8001668:	b29a      	uxth	r2, r3
 800166a:	4b29      	ldr	r3, [pc, #164]	@ (8001710 <effect_rainbow_pulse+0xbc>)
 800166c:	801a      	strh	r2, [r3, #0]
    uint8_t r, g, b;
    hsv_to_rgb(hue_counter % 360, 255, 255, &r, &g, &b);
 800166e:	4b28      	ldr	r3, [pc, #160]	@ (8001710 <effect_rainbow_pulse+0xbc>)
 8001670:	881b      	ldrh	r3, [r3, #0]
 8001672:	08da      	lsrs	r2, r3, #3
 8001674:	4927      	ldr	r1, [pc, #156]	@ (8001714 <effect_rainbow_pulse+0xc0>)
 8001676:	fba1 1202 	umull	r1, r2, r1, r2
 800167a:	0892      	lsrs	r2, r2, #2
 800167c:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8001680:	fb01 f202 	mul.w	r2, r1, r2
 8001684:	1a9b      	subs	r3, r3, r2
 8001686:	b298      	uxth	r0, r3
 8001688:	f107 0217 	add.w	r2, r7, #23
 800168c:	f107 0315 	add.w	r3, r7, #21
 8001690:	9301      	str	r3, [sp, #4]
 8001692:	f107 0316 	add.w	r3, r7, #22
 8001696:	9300      	str	r3, [sp, #0]
 8001698:	4613      	mov	r3, r2
 800169a:	22ff      	movs	r2, #255	@ 0xff
 800169c:	21ff      	movs	r1, #255	@ 0xff
 800169e:	f7ff fd41 	bl	8001124 <hsv_to_rgb>

    uint8_t dyn_bright = (uint8_t)((vol / TARGET_MAX_VAL) * brightness);
 80016a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80016a6:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8001718 <effect_rainbow_pulse+0xc4>
 80016aa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80016ae:	4b1b      	ldr	r3, [pc, #108]	@ (800171c <effect_rainbow_pulse+0xc8>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	ee07 3a90 	vmov	s15, r3
 80016b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016c2:	edc7 7a01 	vstr	s15, [r7, #4]
 80016c6:	793b      	ldrb	r3, [r7, #4]
 80016c8:	77fb      	strb	r3, [r7, #31]
    if (dyn_bright > brightness) dyn_bright = brightness;
 80016ca:	7ffa      	ldrb	r2, [r7, #31]
 80016cc:	4b13      	ldr	r3, [pc, #76]	@ (800171c <effect_rainbow_pulse+0xc8>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d902      	bls.n	80016da <effect_rainbow_pulse+0x86>
 80016d4:	4b11      	ldr	r3, [pc, #68]	@ (800171c <effect_rainbow_pulse+0xc8>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	77fb      	strb	r3, [r7, #31]

    for (int i = 0; i < NUM_LEDS; i++) set_pixel_color(strip_type, i, r, g, b, dyn_bright);
 80016da:	2300      	movs	r3, #0
 80016dc:	61bb      	str	r3, [r7, #24]
 80016de:	e00f      	b.n	8001700 <effect_rainbow_pulse+0xac>
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	b299      	uxth	r1, r3
 80016e4:	7dfc      	ldrb	r4, [r7, #23]
 80016e6:	7dbd      	ldrb	r5, [r7, #22]
 80016e8:	7d7b      	ldrb	r3, [r7, #21]
 80016ea:	7af8      	ldrb	r0, [r7, #11]
 80016ec:	7ffa      	ldrb	r2, [r7, #31]
 80016ee:	9201      	str	r2, [sp, #4]
 80016f0:	9300      	str	r3, [sp, #0]
 80016f2:	462b      	mov	r3, r5
 80016f4:	4622      	mov	r2, r4
 80016f6:	f7ff fceb 	bl	80010d0 <set_pixel_color>
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	3301      	adds	r3, #1
 80016fe:	61bb      	str	r3, [r7, #24]
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	2b1d      	cmp	r3, #29
 8001704:	ddec      	ble.n	80016e0 <effect_rainbow_pulse+0x8c>
}
 8001706:	bf00      	nop
 8001708:	bf00      	nop
 800170a:	3720      	adds	r7, #32
 800170c:	46bd      	mov	sp, r7
 800170e:	bdb0      	pop	{r4, r5, r7, pc}
 8001710:	20001de0 	.word	0x20001de0
 8001714:	16c16c17 	.word	0x16c16c17
 8001718:	461c4000 	.word	0x461c4000
 800171c:	20001a54 	.word	0x20001a54

08001720 <effect_music_rain>:

// 4. Music Rain
void effect_music_rain(float vol, float hz, uint8_t strip_type) {
 8001720:	b5b0      	push	{r4, r5, r7, lr}
 8001722:	b08a      	sub	sp, #40	@ 0x28
 8001724:	af02      	add	r7, sp, #8
 8001726:	ed87 0a03 	vstr	s0, [r7, #12]
 800172a:	edc7 0a02 	vstr	s1, [r7, #8]
 800172e:	4603      	mov	r3, r0
 8001730:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < NUM_LEDS; i++) {
 8001732:	2300      	movs	r3, #0
 8001734:	61fb      	str	r3, [r7, #28]
 8001736:	e019      	b.n	800176c <effect_music_rain+0x4c>
        if (rain_vals[i] > 2) rain_vals[i] -= 2; else rain_vals[i] = 0;
 8001738:	4a4f      	ldr	r2, [pc, #316]	@ (8001878 <effect_music_rain+0x158>)
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	4413      	add	r3, r2
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	2b02      	cmp	r3, #2
 8001742:	d90b      	bls.n	800175c <effect_music_rain+0x3c>
 8001744:	4a4c      	ldr	r2, [pc, #304]	@ (8001878 <effect_music_rain+0x158>)
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	4413      	add	r3, r2
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	3b02      	subs	r3, #2
 800174e:	b2d9      	uxtb	r1, r3
 8001750:	4a49      	ldr	r2, [pc, #292]	@ (8001878 <effect_music_rain+0x158>)
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	4413      	add	r3, r2
 8001756:	460a      	mov	r2, r1
 8001758:	701a      	strb	r2, [r3, #0]
 800175a:	e004      	b.n	8001766 <effect_music_rain+0x46>
 800175c:	4a46      	ldr	r2, [pc, #280]	@ (8001878 <effect_music_rain+0x158>)
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	4413      	add	r3, r2
 8001762:	2200      	movs	r2, #0
 8001764:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_LEDS; i++) {
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	3301      	adds	r3, #1
 800176a:	61fb      	str	r3, [r7, #28]
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	2b1d      	cmp	r3, #29
 8001770:	dde2      	ble.n	8001738 <effect_music_rain+0x18>
    }
    if (vol > 1000) {
 8001772:	edd7 7a03 	vldr	s15, [r7, #12]
 8001776:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 800187c <effect_music_rain+0x15c>
 800177a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800177e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001782:	dd34      	ble.n	80017ee <effect_music_rain+0xce>
        int pos = rand() % NUM_LEDS;
 8001784:	f007 fe00 	bl	8009388 <rand>
 8001788:	4602      	mov	r2, r0
 800178a:	4b3d      	ldr	r3, [pc, #244]	@ (8001880 <effect_music_rain+0x160>)
 800178c:	fb83 1302 	smull	r1, r3, r3, r2
 8001790:	4413      	add	r3, r2
 8001792:	1119      	asrs	r1, r3, #4
 8001794:	17d3      	asrs	r3, r2, #31
 8001796:	1ac9      	subs	r1, r1, r3
 8001798:	460b      	mov	r3, r1
 800179a:	011b      	lsls	r3, r3, #4
 800179c:	1a5b      	subs	r3, r3, r1
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	617b      	str	r3, [r7, #20]
        rain_vals[pos] = brightness;
 80017a4:	4b37      	ldr	r3, [pc, #220]	@ (8001884 <effect_music_rain+0x164>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	b2d9      	uxtb	r1, r3
 80017aa:	4a33      	ldr	r2, [pc, #204]	@ (8001878 <effect_music_rain+0x158>)
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	4413      	add	r3, r2
 80017b0:	460a      	mov	r2, r1
 80017b2:	701a      	strb	r2, [r3, #0]
        rain_hues[pos] = (uint16_t)((hz / 4000.0) * 300);
 80017b4:	68b8      	ldr	r0, [r7, #8]
 80017b6:	f7fe febf 	bl	8000538 <__aeabi_f2d>
 80017ba:	f04f 0200 	mov.w	r2, #0
 80017be:	4b32      	ldr	r3, [pc, #200]	@ (8001888 <effect_music_rain+0x168>)
 80017c0:	f7ff f83c 	bl	800083c <__aeabi_ddiv>
 80017c4:	4602      	mov	r2, r0
 80017c6:	460b      	mov	r3, r1
 80017c8:	4610      	mov	r0, r2
 80017ca:	4619      	mov	r1, r3
 80017cc:	a328      	add	r3, pc, #160	@ (adr r3, 8001870 <effect_music_rain+0x150>)
 80017ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d2:	f7fe ff09 	bl	80005e8 <__aeabi_dmul>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	4610      	mov	r0, r2
 80017dc:	4619      	mov	r1, r3
 80017de:	f7ff f9c5 	bl	8000b6c <__aeabi_d2uiz>
 80017e2:	4603      	mov	r3, r0
 80017e4:	b299      	uxth	r1, r3
 80017e6:	4a29      	ldr	r2, [pc, #164]	@ (800188c <effect_music_rain+0x16c>)
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    }
    uint8_t r, g, b;
    for (int i = 0; i < NUM_LEDS; i++) {
 80017ee:	2300      	movs	r3, #0
 80017f0:	61bb      	str	r3, [r7, #24]
 80017f2:	e035      	b.n	8001860 <effect_music_rain+0x140>
        if (rain_vals[i] > 0) {
 80017f4:	4a20      	ldr	r2, [pc, #128]	@ (8001878 <effect_music_rain+0x158>)
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	4413      	add	r3, r2
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d021      	beq.n	8001844 <effect_music_rain+0x124>
            hsv_to_rgb(rain_hues[i], 255, 255, &r, &g, &b);
 8001800:	4a22      	ldr	r2, [pc, #136]	@ (800188c <effect_music_rain+0x16c>)
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8001808:	f107 0213 	add.w	r2, r7, #19
 800180c:	f107 0311 	add.w	r3, r7, #17
 8001810:	9301      	str	r3, [sp, #4]
 8001812:	f107 0312 	add.w	r3, r7, #18
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	4613      	mov	r3, r2
 800181a:	22ff      	movs	r2, #255	@ 0xff
 800181c:	21ff      	movs	r1, #255	@ 0xff
 800181e:	f7ff fc81 	bl	8001124 <hsv_to_rgb>
            set_pixel_color(strip_type, i, r, g, b, rain_vals[i]);
 8001822:	69bb      	ldr	r3, [r7, #24]
 8001824:	b299      	uxth	r1, r3
 8001826:	7cfc      	ldrb	r4, [r7, #19]
 8001828:	7cbd      	ldrb	r5, [r7, #18]
 800182a:	7c7b      	ldrb	r3, [r7, #17]
 800182c:	4812      	ldr	r0, [pc, #72]	@ (8001878 <effect_music_rain+0x158>)
 800182e:	69ba      	ldr	r2, [r7, #24]
 8001830:	4402      	add	r2, r0
 8001832:	7812      	ldrb	r2, [r2, #0]
 8001834:	79f8      	ldrb	r0, [r7, #7]
 8001836:	9201      	str	r2, [sp, #4]
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	462b      	mov	r3, r5
 800183c:	4622      	mov	r2, r4
 800183e:	f7ff fc47 	bl	80010d0 <set_pixel_color>
 8001842:	e00a      	b.n	800185a <effect_music_rain+0x13a>
        } else set_pixel_color(strip_type, i, 0, 0, 0, 0);
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	b299      	uxth	r1, r3
 8001848:	79f8      	ldrb	r0, [r7, #7]
 800184a:	2300      	movs	r3, #0
 800184c:	9301      	str	r3, [sp, #4]
 800184e:	2300      	movs	r3, #0
 8001850:	9300      	str	r3, [sp, #0]
 8001852:	2300      	movs	r3, #0
 8001854:	2200      	movs	r2, #0
 8001856:	f7ff fc3b 	bl	80010d0 <set_pixel_color>
    for (int i = 0; i < NUM_LEDS; i++) {
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	3301      	adds	r3, #1
 800185e:	61bb      	str	r3, [r7, #24]
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	2b1d      	cmp	r3, #29
 8001864:	ddc6      	ble.n	80017f4 <effect_music_rain+0xd4>
    }
}
 8001866:	bf00      	nop
 8001868:	bf00      	nop
 800186a:	3720      	adds	r7, #32
 800186c:	46bd      	mov	sp, r7
 800186e:	bdb0      	pop	{r4, r5, r7, pc}
 8001870:	00000000 	.word	0x00000000
 8001874:	4072c000 	.word	0x4072c000
 8001878:	200001e4 	.word	0x200001e4
 800187c:	447a0000 	.word	0x447a0000
 8001880:	88888889 	.word	0x88888889
 8001884:	20001a54 	.word	0x20001a54
 8001888:	40af4000 	.word	0x40af4000
 800188c:	200001a8 	.word	0x200001a8

08001890 <effect_fire>:

// 5. Fire (Hiu ng La thc t)
void effect_fire(float vol, uint8_t strip_type) {
 8001890:	b5b0      	push	{r4, r5, r7, lr}
 8001892:	b08c      	sub	sp, #48	@ 0x30
 8001894:	af02      	add	r7, sp, #8
 8001896:	ed87 0a01 	vstr	s0, [r7, #4]
 800189a:	4603      	mov	r3, r0
 800189c:	70fb      	strb	r3, [r7, #3]
    // 1. Cooling (Lm ngui - To cc khong ti ngu nhin)
    for (int i = 0; i < NUM_LEDS; i++) {
 800189e:	2300      	movs	r3, #0
 80018a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80018a2:	e02c      	b.n	80018fe <effect_fire+0x6e>
        int cooldown = (rand() % 10);
 80018a4:	f007 fd70 	bl	8009388 <rand>
 80018a8:	4602      	mov	r2, r0
 80018aa:	4b69      	ldr	r3, [pc, #420]	@ (8001a50 <effect_fire+0x1c0>)
 80018ac:	fb83 1302 	smull	r1, r3, r3, r2
 80018b0:	1099      	asrs	r1, r3, #2
 80018b2:	17d3      	asrs	r3, r2, #31
 80018b4:	1ac9      	subs	r1, r1, r3
 80018b6:	460b      	mov	r3, r1
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	440b      	add	r3, r1
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	60fb      	str	r3, [r7, #12]
        // Tr nhit  i, m bo khng m
        if (fire_heat[i] >= cooldown) fire_heat[i] -= cooldown;
 80018c2:	4a64      	ldr	r2, [pc, #400]	@ (8001a54 <effect_fire+0x1c4>)
 80018c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c6:	4413      	add	r3, r2
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	461a      	mov	r2, r3
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	4293      	cmp	r3, r2
 80018d0:	dc0d      	bgt.n	80018ee <effect_fire+0x5e>
 80018d2:	4a60      	ldr	r2, [pc, #384]	@ (8001a54 <effect_fire+0x1c4>)
 80018d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d6:	4413      	add	r3, r2
 80018d8:	781a      	ldrb	r2, [r3, #0]
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	b2d9      	uxtb	r1, r3
 80018e2:	4a5c      	ldr	r2, [pc, #368]	@ (8001a54 <effect_fire+0x1c4>)
 80018e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e6:	4413      	add	r3, r2
 80018e8:	460a      	mov	r2, r1
 80018ea:	701a      	strb	r2, [r3, #0]
 80018ec:	e004      	b.n	80018f8 <effect_fire+0x68>
        else fire_heat[i] = 0;
 80018ee:	4a59      	ldr	r2, [pc, #356]	@ (8001a54 <effect_fire+0x1c4>)
 80018f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f2:	4413      	add	r3, r2
 80018f4:	2200      	movs	r2, #0
 80018f6:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_LEDS; i++) {
 80018f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fa:	3301      	adds	r3, #1
 80018fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80018fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001900:	2b1d      	cmp	r3, #29
 8001902:	ddcf      	ble.n	80018a4 <effect_fire+0x14>
    }

    // 2. Drifting (Bc hi nhit t di ln trn)
    // SA: Chy v ti 2  ni lin vi ngun la  0 v 1
    for (int i = NUM_LEDS - 1; i >= 2; i--) {
 8001904:	231d      	movs	r3, #29
 8001906:	623b      	str	r3, [r7, #32]
 8001908:	e01c      	b.n	8001944 <effect_fire+0xb4>
        // Cng thc trung bnh cng  lm mt chuyn ng
        fire_heat[i] = (fire_heat[i - 1] + fire_heat[i - 2] + fire_heat[i - 2]) / 3;
 800190a:	6a3b      	ldr	r3, [r7, #32]
 800190c:	3b01      	subs	r3, #1
 800190e:	4a51      	ldr	r2, [pc, #324]	@ (8001a54 <effect_fire+0x1c4>)
 8001910:	5cd3      	ldrb	r3, [r2, r3]
 8001912:	4619      	mov	r1, r3
 8001914:	6a3b      	ldr	r3, [r7, #32]
 8001916:	3b02      	subs	r3, #2
 8001918:	4a4e      	ldr	r2, [pc, #312]	@ (8001a54 <effect_fire+0x1c4>)
 800191a:	5cd3      	ldrb	r3, [r2, r3]
 800191c:	440b      	add	r3, r1
 800191e:	6a3a      	ldr	r2, [r7, #32]
 8001920:	3a02      	subs	r2, #2
 8001922:	494c      	ldr	r1, [pc, #304]	@ (8001a54 <effect_fire+0x1c4>)
 8001924:	5c8a      	ldrb	r2, [r1, r2]
 8001926:	4413      	add	r3, r2
 8001928:	4a4b      	ldr	r2, [pc, #300]	@ (8001a58 <effect_fire+0x1c8>)
 800192a:	fb82 1203 	smull	r1, r2, r2, r3
 800192e:	17db      	asrs	r3, r3, #31
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	b2d9      	uxtb	r1, r3
 8001934:	4a47      	ldr	r2, [pc, #284]	@ (8001a54 <effect_fire+0x1c4>)
 8001936:	6a3b      	ldr	r3, [r7, #32]
 8001938:	4413      	add	r3, r2
 800193a:	460a      	mov	r2, r1
 800193c:	701a      	strb	r2, [r3, #0]
    for (int i = NUM_LEDS - 1; i >= 2; i--) {
 800193e:	6a3b      	ldr	r3, [r7, #32]
 8001940:	3b01      	subs	r3, #1
 8001942:	623b      	str	r3, [r7, #32]
 8001944:	6a3b      	ldr	r3, [r7, #32]
 8001946:	2b01      	cmp	r3, #1
 8001948:	dcdf      	bgt.n	800190a <effect_fire+0x7a>
    }

    // 3. Ignition (Mi la theo m lng)
    if (vol > 500) { // Ngng kch hot
 800194a:	edd7 7a01 	vldr	s15, [r7, #4]
 800194e:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001a5c <effect_fire+0x1cc>
 8001952:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195a:	dd23      	ble.n	80019a4 <effect_fire+0x114>
        int ignition = (int)(vol / 150.0f); // Tng  nhy mt cht
 800195c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001960:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 8001a60 <effect_fire+0x1d0>
 8001964:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001968:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800196c:	ee17 3a90 	vmov	r3, s15
 8001970:	61fb      	str	r3, [r7, #28]
        if (ignition > 255) ignition = 255;
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	2bff      	cmp	r3, #255	@ 0xff
 8001976:	dd01      	ble.n	800197c <effect_fire+0xec>
 8001978:	23ff      	movs	r3, #255	@ 0xff
 800197a:	61fb      	str	r3, [r7, #28]

        // Mi la vo chn (LED 0 v 1)
        // Dng php OR hoc MAX  trnh lm ti i nu ang chy to
        if (ignition > fire_heat[0]) fire_heat[0] = ignition;
 800197c:	4b35      	ldr	r3, [pc, #212]	@ (8001a54 <effect_fire+0x1c4>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	461a      	mov	r2, r3
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	4293      	cmp	r3, r2
 8001986:	dd03      	ble.n	8001990 <effect_fire+0x100>
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	b2da      	uxtb	r2, r3
 800198c:	4b31      	ldr	r3, [pc, #196]	@ (8001a54 <effect_fire+0x1c4>)
 800198e:	701a      	strb	r2, [r3, #0]
        if (ignition > fire_heat[1]) fire_heat[1] = ignition;
 8001990:	4b30      	ldr	r3, [pc, #192]	@ (8001a54 <effect_fire+0x1c4>)
 8001992:	785b      	ldrb	r3, [r3, #1]
 8001994:	461a      	mov	r2, r3
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	4293      	cmp	r3, r2
 800199a:	dd03      	ble.n	80019a4 <effect_fire+0x114>
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001a54 <effect_fire+0x1c4>)
 80019a2:	705a      	strb	r2, [r3, #1]
    }

    // 4. Mapping (Chuyn nhit  thnh mu sc)
    for (int i = 0; i < NUM_LEDS; i++) {
 80019a4:	2300      	movs	r3, #0
 80019a6:	61bb      	str	r3, [r7, #24]
 80019a8:	e049      	b.n	8001a3e <effect_fire+0x1ae>
        uint8_t r, g, b;
        uint8_t heat = fire_heat[i];
 80019aa:	4a2a      	ldr	r2, [pc, #168]	@ (8001a54 <effect_fire+0x1c4>)
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	4413      	add	r3, r2
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	75fb      	strb	r3, [r7, #23]

        // SA QUAN TRNG:
        // Dng chnh 'heat' lm  sng (Value) cho hm hsv_to_rgb
        // iu ny gip ngn la tt dn t nhin  pha trn

        if (strip_type == STRIP_SPI) {
 80019b4:	78fb      	ldrb	r3, [r7, #3]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d115      	bne.n	80019e6 <effect_fire+0x156>
            // --- FIRE MODE ( -> Vng -> Trng) ---
            // Scale heat (0-255) sang Hue (0-85 l vng -Cam-Vng)
            uint16_t pixel_hue = (heat / 3);
 80019ba:	7dfb      	ldrb	r3, [r7, #23]
 80019bc:	4a29      	ldr	r2, [pc, #164]	@ (8001a64 <effect_fire+0x1d4>)
 80019be:	fba2 2303 	umull	r2, r3, r2, r3
 80019c2:	085b      	lsrs	r3, r3, #1
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	827b      	strh	r3, [r7, #18]

            // Tham s th 3 l 'heat' -> Nhit thp th n ti
            hsv_to_rgb(pixel_hue, 255, heat, &r, &g, &b);
 80019c8:	f107 010b 	add.w	r1, r7, #11
 80019cc:	7dfa      	ldrb	r2, [r7, #23]
 80019ce:	8a78      	ldrh	r0, [r7, #18]
 80019d0:	f107 0309 	add.w	r3, r7, #9
 80019d4:	9301      	str	r3, [sp, #4]
 80019d6:	f107 030a 	add.w	r3, r7, #10
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	460b      	mov	r3, r1
 80019de:	21ff      	movs	r1, #255	@ 0xff
 80019e0:	f7ff fba0 	bl	8001124 <hsv_to_rgb>
 80019e4:	e019      	b.n	8001a1a <effect_fire+0x18a>
        }
        else {
            // --- ICE MODE (Xanh m -> Xanh nht -> Trng) ---
            // Hue 160 (Xanh lam) -> 240 (Xanh dng)
            uint16_t pixel_hue = 160 + (heat / 3);
 80019e6:	7dfb      	ldrb	r3, [r7, #23]
 80019e8:	4a1e      	ldr	r2, [pc, #120]	@ (8001a64 <effect_fire+0x1d4>)
 80019ea:	fba2 2303 	umull	r2, r3, r2, r3
 80019ee:	085b      	lsrs	r3, r3, #1
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	33a0      	adds	r3, #160	@ 0xa0
 80019f4:	82bb      	strh	r3, [r7, #20]

            // Vi bng, c th gi Saturation gim dn  ra mu trng khi sng nht
            hsv_to_rgb(pixel_hue, 255 - (heat/4), heat, &r, &g, &b);
 80019f6:	7dfb      	ldrb	r3, [r7, #23]
 80019f8:	089b      	lsrs	r3, r3, #2
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	43db      	mvns	r3, r3
 80019fe:	b2d9      	uxtb	r1, r3
 8001a00:	f107 040b 	add.w	r4, r7, #11
 8001a04:	7dfa      	ldrb	r2, [r7, #23]
 8001a06:	8ab8      	ldrh	r0, [r7, #20]
 8001a08:	f107 0309 	add.w	r3, r7, #9
 8001a0c:	9301      	str	r3, [sp, #4]
 8001a0e:	f107 030a 	add.w	r3, r7, #10
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	4623      	mov	r3, r4
 8001a16:	f7ff fb85 	bl	8001124 <hsv_to_rgb>
        }

        // Set mu ra LED
        // brightness: Bin ton cc chnh  sng tng (Dimmer)
        set_pixel_color(strip_type, i, r, g, b, brightness);
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	b299      	uxth	r1, r3
 8001a1e:	7afc      	ldrb	r4, [r7, #11]
 8001a20:	7abd      	ldrb	r5, [r7, #10]
 8001a22:	7a7b      	ldrb	r3, [r7, #9]
 8001a24:	4a10      	ldr	r2, [pc, #64]	@ (8001a68 <effect_fire+0x1d8>)
 8001a26:	6812      	ldr	r2, [r2, #0]
 8001a28:	b2d2      	uxtb	r2, r2
 8001a2a:	78f8      	ldrb	r0, [r7, #3]
 8001a2c:	9201      	str	r2, [sp, #4]
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	462b      	mov	r3, r5
 8001a32:	4622      	mov	r2, r4
 8001a34:	f7ff fb4c 	bl	80010d0 <set_pixel_color>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	61bb      	str	r3, [r7, #24]
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	2b1d      	cmp	r3, #29
 8001a42:	ddb2      	ble.n	80019aa <effect_fire+0x11a>
    }
}
 8001a44:	bf00      	nop
 8001a46:	bf00      	nop
 8001a48:	3728      	adds	r7, #40	@ 0x28
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	66666667 	.word	0x66666667
 8001a54:	20000204 	.word	0x20000204
 8001a58:	55555556 	.word	0x55555556
 8001a5c:	43fa0000 	.word	0x43fa0000
 8001a60:	43160000 	.word	0x43160000
 8001a64:	aaaaaaab 	.word	0xaaaaaaab
 8001a68:	20001a54 	.word	0x20001a54
 8001a6c:	00000000 	.word	0x00000000

08001a70 <effect_center_pulse>:

// 6. Center Pulse
void effect_center_pulse(float vol, float hz, uint8_t strip_type) {
 8001a70:	b5b0      	push	{r4, r5, r7, lr}
 8001a72:	b08c      	sub	sp, #48	@ 0x30
 8001a74:	af02      	add	r7, sp, #8
 8001a76:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a7a:	edc7 0a02 	vstr	s1, [r7, #8]
 8001a7e:	4603      	mov	r3, r0
 8001a80:	71fb      	strb	r3, [r7, #7]
    int center = NUM_LEDS / 2;
 8001a82:	230f      	movs	r3, #15
 8001a84:	623b      	str	r3, [r7, #32]
    int len = (int)((vol / TARGET_MAX_VAL) * center);
 8001a86:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a8a:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001b68 <effect_center_pulse+0xf8>
 8001a8e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a92:	6a3b      	ldr	r3, [r7, #32]
 8001a94:	ee07 3a90 	vmov	s15, r3
 8001a98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aa0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aa4:	ee17 3a90 	vmov	r3, s15
 8001aa8:	61fb      	str	r3, [r7, #28]
    uint16_t hue = (uint16_t)((hz / 4000.0) * 300);
 8001aaa:	68b8      	ldr	r0, [r7, #8]
 8001aac:	f7fe fd44 	bl	8000538 <__aeabi_f2d>
 8001ab0:	f04f 0200 	mov.w	r2, #0
 8001ab4:	4b2d      	ldr	r3, [pc, #180]	@ (8001b6c <effect_center_pulse+0xfc>)
 8001ab6:	f7fe fec1 	bl	800083c <__aeabi_ddiv>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	4610      	mov	r0, r2
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	a327      	add	r3, pc, #156	@ (adr r3, 8001b60 <effect_center_pulse+0xf0>)
 8001ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac8:	f7fe fd8e 	bl	80005e8 <__aeabi_dmul>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	f7ff f84a 	bl	8000b6c <__aeabi_d2uiz>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	837b      	strh	r3, [r7, #26]
    uint8_t r, g, b;
    hsv_to_rgb(hue, 255, 255, &r, &g, &b);
 8001adc:	f107 0219 	add.w	r2, r7, #25
 8001ae0:	8b78      	ldrh	r0, [r7, #26]
 8001ae2:	f107 0317 	add.w	r3, r7, #23
 8001ae6:	9301      	str	r3, [sp, #4]
 8001ae8:	f107 0318 	add.w	r3, r7, #24
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	4613      	mov	r3, r2
 8001af0:	22ff      	movs	r2, #255	@ 0xff
 8001af2:	21ff      	movs	r1, #255	@ 0xff
 8001af4:	f7ff fb16 	bl	8001124 <hsv_to_rgb>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001af8:	2300      	movs	r3, #0
 8001afa:	627b      	str	r3, [r7, #36]	@ 0x24
 8001afc:	e026      	b.n	8001b4c <effect_center_pulse+0xdc>
        if (abs(i - center) < len) set_pixel_color(strip_type, i, r, g, b, brightness);
 8001afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b00:	6a3b      	ldr	r3, [r7, #32]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	bfb8      	it	lt
 8001b08:	425b      	neglt	r3, r3
 8001b0a:	69fa      	ldr	r2, [r7, #28]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	dd0f      	ble.n	8001b30 <effect_center_pulse+0xc0>
 8001b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b12:	b299      	uxth	r1, r3
 8001b14:	7e7c      	ldrb	r4, [r7, #25]
 8001b16:	7e3d      	ldrb	r5, [r7, #24]
 8001b18:	7dfb      	ldrb	r3, [r7, #23]
 8001b1a:	4a15      	ldr	r2, [pc, #84]	@ (8001b70 <effect_center_pulse+0x100>)
 8001b1c:	6812      	ldr	r2, [r2, #0]
 8001b1e:	b2d2      	uxtb	r2, r2
 8001b20:	79f8      	ldrb	r0, [r7, #7]
 8001b22:	9201      	str	r2, [sp, #4]
 8001b24:	9300      	str	r3, [sp, #0]
 8001b26:	462b      	mov	r3, r5
 8001b28:	4622      	mov	r2, r4
 8001b2a:	f7ff fad1 	bl	80010d0 <set_pixel_color>
 8001b2e:	e00a      	b.n	8001b46 <effect_center_pulse+0xd6>
        else set_pixel_color(strip_type, i, 0, 0, 0, 0);
 8001b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b32:	b299      	uxth	r1, r3
 8001b34:	79f8      	ldrb	r0, [r7, #7]
 8001b36:	2300      	movs	r3, #0
 8001b38:	9301      	str	r3, [sp, #4]
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	2300      	movs	r3, #0
 8001b40:	2200      	movs	r2, #0
 8001b42:	f7ff fac5 	bl	80010d0 <set_pixel_color>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b48:	3301      	adds	r3, #1
 8001b4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4e:	2b1d      	cmp	r3, #29
 8001b50:	ddd5      	ble.n	8001afe <effect_center_pulse+0x8e>
    }
}
 8001b52:	bf00      	nop
 8001b54:	bf00      	nop
 8001b56:	3728      	adds	r7, #40	@ 0x28
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b5c:	f3af 8000 	nop.w
 8001b60:	00000000 	.word	0x00000000
 8001b64:	4072c000 	.word	0x4072c000
 8001b68:	461c4000 	.word	0x461c4000
 8001b6c:	40af4000 	.word	0x40af4000
 8001b70:	20001a54 	.word	0x20001a54

08001b74 <led_effects_manager>:
// ============================================================
// 3. TRNH QUN L (MANAGER)
// ============================================================

void led_effects_manager(float raw_vol, float raw_hz) {
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001b7e:	edc7 0a00 	vstr	s1, [r7]
    smoothed_val = (smoothed_val * 0.6f) + (raw_vol * 0.4f);
 8001b82:	4b79      	ldr	r3, [pc, #484]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001b84:	edd3 7a00 	vldr	s15, [r3]
 8001b88:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8001d6c <led_effects_manager+0x1f8>
 8001b8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b90:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b94:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8001d70 <led_effects_manager+0x1fc>
 8001b98:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001b9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba0:	4b71      	ldr	r3, [pc, #452]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001ba2:	edc3 7a00 	vstr	s15, [r3]

    // ================= X L DY SPI =================
    switch (effect_mode_spi) {
 8001ba6:	4b73      	ldr	r3, [pc, #460]	@ (8001d74 <led_effects_manager+0x200>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	2b06      	cmp	r3, #6
 8001bae:	dc15      	bgt.n	8001bdc <led_effects_manager+0x68>
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	db5c      	blt.n	8001c6e <led_effects_manager+0xfa>
 8001bb4:	2b06      	cmp	r3, #6
 8001bb6:	d85a      	bhi.n	8001c6e <led_effects_manager+0xfa>
 8001bb8:	a201      	add	r2, pc, #4	@ (adr r2, 8001bc0 <led_effects_manager+0x4c>)
 8001bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bbe:	bf00      	nop
 8001bc0:	08001be3 	.word	0x08001be3
 8001bc4:	08001beb 	.word	0x08001beb
 8001bc8:	08001c01 	.word	0x08001c01
 8001bcc:	08001c17 	.word	0x08001c17
 8001bd0:	08001c29 	.word	0x08001c29
 8001bd4:	08001c3f 	.word	0x08001c3f
 8001bd8:	08001c51 	.word	0x08001c51
 8001bdc:	2b63      	cmp	r3, #99	@ 0x63
 8001bde:	d042      	beq.n	8001c66 <led_effects_manager+0xf2>
 8001be0:	e045      	b.n	8001c6e <led_effects_manager+0xfa>
        case 0: effect_breathing(STRIP_SPI); break; // S dng hm mi
 8001be2:	2000      	movs	r0, #0
 8001be4:	f7ff fb84 	bl	80012f0 <effect_breathing>
 8001be8:	e045      	b.n	8001c76 <led_effects_manager+0x102>
        case 1: effect_vu_meter_smart(smoothed_val, raw_hz, STRIP_SPI); break;
 8001bea:	4b5f      	ldr	r3, [pc, #380]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001bec:	edd3 7a00 	vldr	s15, [r3]
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	edd7 0a00 	vldr	s1, [r7]
 8001bf6:	eeb0 0a67 	vmov.f32	s0, s15
 8001bfa:	f7ff fc15 	bl	8001428 <effect_vu_meter_smart>
 8001bfe:	e03a      	b.n	8001c76 <led_effects_manager+0x102>
        case 2: effect_freq_color(smoothed_val, raw_hz, STRIP_SPI); break;
 8001c00:	4b59      	ldr	r3, [pc, #356]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001c02:	edd3 7a00 	vldr	s15, [r3]
 8001c06:	2000      	movs	r0, #0
 8001c08:	edd7 0a00 	vldr	s1, [r7]
 8001c0c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c10:	f7ff fc92 	bl	8001538 <effect_freq_color>
 8001c14:	e02f      	b.n	8001c76 <led_effects_manager+0x102>
        case 3: effect_rainbow_pulse(smoothed_val, STRIP_SPI); break;
 8001c16:	4b54      	ldr	r3, [pc, #336]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001c18:	edd3 7a00 	vldr	s15, [r3]
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c22:	f7ff fd17 	bl	8001654 <effect_rainbow_pulse>
 8001c26:	e026      	b.n	8001c76 <led_effects_manager+0x102>
        case 4: effect_music_rain(smoothed_val, raw_hz, STRIP_SPI); break;
 8001c28:	4b4f      	ldr	r3, [pc, #316]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001c2a:	edd3 7a00 	vldr	s15, [r3]
 8001c2e:	2000      	movs	r0, #0
 8001c30:	edd7 0a00 	vldr	s1, [r7]
 8001c34:	eeb0 0a67 	vmov.f32	s0, s15
 8001c38:	f7ff fd72 	bl	8001720 <effect_music_rain>
 8001c3c:	e01b      	b.n	8001c76 <led_effects_manager+0x102>
        case 5: effect_fire(smoothed_val, STRIP_SPI); break;
 8001c3e:	4b4a      	ldr	r3, [pc, #296]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001c40:	edd3 7a00 	vldr	s15, [r3]
 8001c44:	2000      	movs	r0, #0
 8001c46:	eeb0 0a67 	vmov.f32	s0, s15
 8001c4a:	f7ff fe21 	bl	8001890 <effect_fire>
 8001c4e:	e012      	b.n	8001c76 <led_effects_manager+0x102>
        case 6: effect_center_pulse(smoothed_val, raw_hz, STRIP_SPI); break;
 8001c50:	4b45      	ldr	r3, [pc, #276]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001c52:	edd3 7a00 	vldr	s15, [r3]
 8001c56:	2000      	movs	r0, #0
 8001c58:	edd7 0a00 	vldr	s1, [r7]
 8001c5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c60:	f7ff ff06 	bl	8001a70 <effect_center_pulse>
 8001c64:	e007      	b.n	8001c76 <led_effects_manager+0x102>
        case MODE_OFF: effect_clear(STRIP_SPI); break;
 8001c66:	2000      	movs	r0, #0
 8001c68:	f7ff fb24 	bl	80012b4 <effect_clear>
 8001c6c:	e003      	b.n	8001c76 <led_effects_manager+0x102>
        default: effect_breathing(STRIP_SPI); break;
 8001c6e:	2000      	movs	r0, #0
 8001c70:	f7ff fb3e 	bl	80012f0 <effect_breathing>
 8001c74:	bf00      	nop
    }

    // ================= X L DY USART =================
    if (effect_mode_spi != 7 && effect_mode_spi != 8) {
 8001c76:	4b3f      	ldr	r3, [pc, #252]	@ (8001d74 <led_effects_manager+0x200>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2b07      	cmp	r3, #7
 8001c7e:	d06c      	beq.n	8001d5a <led_effects_manager+0x1e6>
 8001c80:	4b3c      	ldr	r3, [pc, #240]	@ (8001d74 <led_effects_manager+0x200>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b08      	cmp	r3, #8
 8001c88:	d067      	beq.n	8001d5a <led_effects_manager+0x1e6>
        switch (effect_mode_uart) {
 8001c8a:	4b3b      	ldr	r3, [pc, #236]	@ (8001d78 <led_effects_manager+0x204>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	2b06      	cmp	r3, #6
 8001c92:	dc15      	bgt.n	8001cc0 <led_effects_manager+0x14c>
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	db5c      	blt.n	8001d52 <led_effects_manager+0x1de>
 8001c98:	2b06      	cmp	r3, #6
 8001c9a:	d85a      	bhi.n	8001d52 <led_effects_manager+0x1de>
 8001c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8001ca4 <led_effects_manager+0x130>)
 8001c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca2:	bf00      	nop
 8001ca4:	08001cc7 	.word	0x08001cc7
 8001ca8:	08001ccf 	.word	0x08001ccf
 8001cac:	08001ce5 	.word	0x08001ce5
 8001cb0:	08001cfb 	.word	0x08001cfb
 8001cb4:	08001d0d 	.word	0x08001d0d
 8001cb8:	08001d23 	.word	0x08001d23
 8001cbc:	08001d35 	.word	0x08001d35
 8001cc0:	2b63      	cmp	r3, #99	@ 0x63
 8001cc2:	d042      	beq.n	8001d4a <led_effects_manager+0x1d6>
 8001cc4:	e045      	b.n	8001d52 <led_effects_manager+0x1de>
            case 0: effect_breathing(STRIP_UART); break; // S dng hm mi
 8001cc6:	2001      	movs	r0, #1
 8001cc8:	f7ff fb12 	bl	80012f0 <effect_breathing>
 8001ccc:	e045      	b.n	8001d5a <led_effects_manager+0x1e6>
            case 1: effect_vu_meter_smart(smoothed_val, raw_hz, STRIP_UART); break;
 8001cce:	4b26      	ldr	r3, [pc, #152]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001cd0:	edd3 7a00 	vldr	s15, [r3]
 8001cd4:	2001      	movs	r0, #1
 8001cd6:	edd7 0a00 	vldr	s1, [r7]
 8001cda:	eeb0 0a67 	vmov.f32	s0, s15
 8001cde:	f7ff fba3 	bl	8001428 <effect_vu_meter_smart>
 8001ce2:	e03a      	b.n	8001d5a <led_effects_manager+0x1e6>
            case 2: effect_freq_color(smoothed_val, raw_hz, STRIP_UART); break;
 8001ce4:	4b20      	ldr	r3, [pc, #128]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001ce6:	edd3 7a00 	vldr	s15, [r3]
 8001cea:	2001      	movs	r0, #1
 8001cec:	edd7 0a00 	vldr	s1, [r7]
 8001cf0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cf4:	f7ff fc20 	bl	8001538 <effect_freq_color>
 8001cf8:	e02f      	b.n	8001d5a <led_effects_manager+0x1e6>
            case 3: effect_rainbow_pulse(smoothed_val, STRIP_UART); break;
 8001cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001cfc:	edd3 7a00 	vldr	s15, [r3]
 8001d00:	2001      	movs	r0, #1
 8001d02:	eeb0 0a67 	vmov.f32	s0, s15
 8001d06:	f7ff fca5 	bl	8001654 <effect_rainbow_pulse>
 8001d0a:	e026      	b.n	8001d5a <led_effects_manager+0x1e6>
            case 4: effect_music_rain(smoothed_val, raw_hz, STRIP_UART); break;
 8001d0c:	4b16      	ldr	r3, [pc, #88]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001d0e:	edd3 7a00 	vldr	s15, [r3]
 8001d12:	2001      	movs	r0, #1
 8001d14:	edd7 0a00 	vldr	s1, [r7]
 8001d18:	eeb0 0a67 	vmov.f32	s0, s15
 8001d1c:	f7ff fd00 	bl	8001720 <effect_music_rain>
 8001d20:	e01b      	b.n	8001d5a <led_effects_manager+0x1e6>
            case 5: effect_fire(smoothed_val, STRIP_UART); break;
 8001d22:	4b11      	ldr	r3, [pc, #68]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001d24:	edd3 7a00 	vldr	s15, [r3]
 8001d28:	2001      	movs	r0, #1
 8001d2a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d2e:	f7ff fdaf 	bl	8001890 <effect_fire>
 8001d32:	e012      	b.n	8001d5a <led_effects_manager+0x1e6>
            case 6: effect_center_pulse(smoothed_val, raw_hz, STRIP_UART); break;
 8001d34:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <led_effects_manager+0x1f4>)
 8001d36:	edd3 7a00 	vldr	s15, [r3]
 8001d3a:	2001      	movs	r0, #1
 8001d3c:	edd7 0a00 	vldr	s1, [r7]
 8001d40:	eeb0 0a67 	vmov.f32	s0, s15
 8001d44:	f7ff fe94 	bl	8001a70 <effect_center_pulse>
 8001d48:	e007      	b.n	8001d5a <led_effects_manager+0x1e6>
            case MODE_OFF: effect_clear(STRIP_UART); break;
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	f7ff fab2 	bl	80012b4 <effect_clear>
 8001d50:	e003      	b.n	8001d5a <led_effects_manager+0x1e6>
            default: effect_breathing(STRIP_UART); break;
 8001d52:	2001      	movs	r0, #1
 8001d54:	f7ff facc 	bl	80012f0 <effect_breathing>
 8001d58:	bf00      	nop
        }
    }
    update_all_strips();
 8001d5a:	f7ff f9b1 	bl	80010c0 <update_all_strips>
}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	200001a4 	.word	0x200001a4
 8001d6c:	3f19999a 	.word	0x3f19999a
 8001d70:	3ecccccd 	.word	0x3ecccccd
 8001d74:	20001a50 	.word	0x20001a50
 8001d78:	20001a51 	.word	0x20001a51

08001d7c <led_init>:

void led_init() {
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8001d82:	2300      	movs	r3, #0
 8001d84:	607b      	str	r3, [r7, #4]
 8001d86:	e00c      	b.n	8001da2 <led_init+0x26>
        spi_led_buffer[i] = 0x00;
 8001d88:	4a0a      	ldr	r2, [pc, #40]	@ (8001db4 <led_init+0x38>)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	2200      	movs	r2, #0
 8001d90:	701a      	strb	r2, [r3, #0]
        usart_led_buffer[i] = 0x00;
 8001d92:	4a09      	ldr	r2, [pc, #36]	@ (8001db8 <led_init+0x3c>)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	4413      	add	r3, r2
 8001d98:	2200      	movs	r2, #0
 8001d9a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < BUFFER_SIZE; i++) {
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	607b      	str	r3, [r7, #4]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2b7f      	cmp	r3, #127	@ 0x7f
 8001da6:	ddef      	ble.n	8001d88 <led_init+0xc>
    }
    update_all_strips();
 8001da8:	f7ff f98a 	bl	80010c0 <update_all_strips>
}
 8001dac:	bf00      	nop
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	200000a4 	.word	0x200000a4
 8001db8:	20000124 	.word	0x20000124

08001dbc <audio_init>:

void audio_init(void);
void process_audio_data(void);
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc);

void audio_init(void) {
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
	// Bt u Timer 2 ( to nhp)
	HAL_TIM_Base_Start(&htim2);
 8001dc0:	4807      	ldr	r0, [pc, #28]	@ (8001de0 <audio_init+0x24>)
 8001dc2:	f003 fe95 	bl	8005af0 <HAL_TIM_Base_Start>
    arm_rfft_fast_init_f32(&fft_handler, FFT_SAMPLES);
 8001dc6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001dca:	4806      	ldr	r0, [pc, #24]	@ (8001de4 <audio_init+0x28>)
 8001dcc:	f006 f9d4 	bl	8008178 <arm_rfft_fast_init_f32>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, FFT_SAMPLES);
 8001dd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dd4:	4904      	ldr	r1, [pc, #16]	@ (8001de8 <audio_init+0x2c>)
 8001dd6:	4805      	ldr	r0, [pc, #20]	@ (8001dec <audio_init+0x30>)
 8001dd8:	f001 fb1c 	bl	8003414 <HAL_ADC_Start_DMA>
}
 8001ddc:	bf00      	nop
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	20001c64 	.word	0x20001c64
 8001de4:	20001a28 	.word	0x20001a28
 8001de8:	20000224 	.word	0x20000224
 8001dec:	20001a5c 	.word	0x20001a5c

08001df0 <process_audio_data>:

void process_audio_data(void) {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b088      	sub	sp, #32
 8001df4:	af00      	add	r7, sp, #0
    if (fft_process_flag) {
 8001df6:	4b6b      	ldr	r3, [pc, #428]	@ (8001fa4 <process_audio_data+0x1b4>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f000 80cc 	beq.w	8001f9a <process_audio_data+0x1aa>
        // 1. Lc nhiu DC (Zero centering)
        // a tn hiu t 0-4095 v dao ng quanh 0
        float32_t avg = 0;
 8001e02:	f04f 0300 	mov.w	r3, #0
 8001e06:	61fb      	str	r3, [r7, #28]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8001e08:	2300      	movs	r3, #0
 8001e0a:	837b      	strh	r3, [r7, #26]
 8001e0c:	e010      	b.n	8001e30 <process_audio_data+0x40>
            avg += (float32_t)adc_buffer[i];
 8001e0e:	8b7b      	ldrh	r3, [r7, #26]
 8001e10:	4a65      	ldr	r2, [pc, #404]	@ (8001fa8 <process_audio_data+0x1b8>)
 8001e12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e16:	ee07 3a90 	vmov	s15, r3
 8001e1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e1e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e26:	edc7 7a07 	vstr	s15, [r7, #28]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8001e2a:	8b7b      	ldrh	r3, [r7, #26]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	837b      	strh	r3, [r7, #26]
 8001e30:	8b7b      	ldrh	r3, [r7, #26]
 8001e32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e36:	d3ea      	bcc.n	8001e0e <process_audio_data+0x1e>
        }
        avg /= (float32_t)FFT_SAMPLES;
 8001e38:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e3c:	eddf 6a5b 	vldr	s13, [pc, #364]	@ 8001fac <process_audio_data+0x1bc>
 8001e40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e44:	edc7 7a07 	vstr	s15, [r7, #28]

        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8001e48:	2300      	movs	r3, #0
 8001e4a:	833b      	strh	r3, [r7, #24]
 8001e4c:	e014      	b.n	8001e78 <process_audio_data+0x88>
            fft_in_buf[i] = (float32_t)adc_buffer[i] - avg;
 8001e4e:	8b3b      	ldrh	r3, [r7, #24]
 8001e50:	4a55      	ldr	r2, [pc, #340]	@ (8001fa8 <process_audio_data+0x1b8>)
 8001e52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e56:	ee07 3a90 	vmov	s15, r3
 8001e5a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e5e:	8b3b      	ldrh	r3, [r7, #24]
 8001e60:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e68:	4a51      	ldr	r2, [pc, #324]	@ (8001fb0 <process_audio_data+0x1c0>)
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	4413      	add	r3, r2
 8001e6e:	edc3 7a00 	vstr	s15, [r3]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8001e72:	8b3b      	ldrh	r3, [r7, #24]
 8001e74:	3301      	adds	r3, #1
 8001e76:	833b      	strh	r3, [r7, #24]
 8001e78:	8b3b      	ldrh	r3, [r7, #24]
 8001e7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e7e:	d3e6      	bcc.n	8001e4e <process_audio_data+0x5e>
        }

        // 2. Thc hin FFT (Time Domain -> Frequency Domain)
        arm_rfft_fast_f32(&fft_handler, fft_in_buf, fft_out_buf, 0);
 8001e80:	2300      	movs	r3, #0
 8001e82:	4a4c      	ldr	r2, [pc, #304]	@ (8001fb4 <process_audio_data+0x1c4>)
 8001e84:	494a      	ldr	r1, [pc, #296]	@ (8001fb0 <process_audio_data+0x1c0>)
 8001e86:	484c      	ldr	r0, [pc, #304]	@ (8001fb8 <process_audio_data+0x1c8>)
 8001e88:	f006 fa60 	bl	800834c <arm_rfft_fast_f32>

        // 3. Tnh  ln (Magnitude)
        // Hm ny thay th cho on code: mag = sqrt(re*re + im*im)
        // Kt qu lu vo fft_mag_buf. Ch c FFT_SAMPLES/2 phn t hp l.
        arm_cmplx_mag_f32(fft_out_buf, fft_mag_buf, FFT_SAMPLES / 2);
 8001e8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e90:	494a      	ldr	r1, [pc, #296]	@ (8001fbc <process_audio_data+0x1cc>)
 8001e92:	4848      	ldr	r0, [pc, #288]	@ (8001fb4 <process_audio_data+0x1c4>)
 8001e94:	f006 fe36 	bl	8008b04 <arm_cmplx_mag_f32>

        // 4. PHN TCH TM PEAK (Ging cu trc bn yu cu)
        // Tm xem tn s no ang chim u th nht (To nht)
        float max_mag = 0.0f;
 8001e98:	f04f 0300 	mov.w	r3, #0
 8001e9c:	617b      	str	r3, [r7, #20]
        uint16_t max_index = 0;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	827b      	strh	r3, [r7, #18]

        // Bt u t k=1 hoc k=2  b qua thnh phn DC (k=0) thng rt ln nhng v ngha
        for (uint16_t k = 2; k < (FFT_SAMPLES / 2); k++) {
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	823b      	strh	r3, [r7, #16]
 8001ea6:	e015      	b.n	8001ed4 <process_audio_data+0xe4>
            float current_mag = fft_mag_buf[k];
 8001ea8:	8a3b      	ldrh	r3, [r7, #16]
 8001eaa:	4a44      	ldr	r2, [pc, #272]	@ (8001fbc <process_audio_data+0x1cc>)
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	4413      	add	r3, r2
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	607b      	str	r3, [r7, #4]

            // Tm gi tr ln nht (Peak Finding)
            if (current_mag > max_mag) {
 8001eb4:	ed97 7a01 	vldr	s14, [r7, #4]
 8001eb8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ebc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec4:	dd03      	ble.n	8001ece <process_audio_data+0xde>
                max_mag = current_mag;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	617b      	str	r3, [r7, #20]
                max_index = k;
 8001eca:	8a3b      	ldrh	r3, [r7, #16]
 8001ecc:	827b      	strh	r3, [r7, #18]
        for (uint16_t k = 2; k < (FFT_SAMPLES / 2); k++) {
 8001ece:	8a3b      	ldrh	r3, [r7, #16]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	823b      	strh	r3, [r7, #16]
 8001ed4:	8a3b      	ldrh	r3, [r7, #16]
 8001ed6:	2bff      	cmp	r3, #255	@ 0xff
 8001ed8:	d9e6      	bls.n	8001ea8 <process_audio_data+0xb8>
        }

        // 5. Cp nht kt qu ra bin ton cc

        // X l Cng  (VAL): Chia nh xung v ct trn (Clamp)
        float final_val = max_mag / MAG_SCALE_FACTOR;
 8001eda:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ede:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001fc0 <process_audio_data+0x1d0>
 8001ee2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ee6:	edc7 7a03 	vstr	s15, [r7, #12]
        if (final_val > TARGET_MAX_VAL) final_val = TARGET_MAX_VAL; // Ct nu vt 10k
 8001eea:	edd7 7a03 	vldr	s15, [r7, #12]
 8001eee:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001fc4 <process_audio_data+0x1d4>
 8001ef2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001efa:	dd01      	ble.n	8001f00 <process_audio_data+0x110>
 8001efc:	4b32      	ldr	r3, [pc, #200]	@ (8001fc8 <process_audio_data+0x1d8>)
 8001efe:	60fb      	str	r3, [r7, #12]
        if (final_val < 0.0f) final_val = 0.0f;
 8001f00:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f0c:	d502      	bpl.n	8001f14 <process_audio_data+0x124>
 8001f0e:	f04f 0300 	mov.w	r3, #0
 8001f12:	60fb      	str	r3, [r7, #12]

        // X l Tn s (HZ): Tnh theo cng thc chun v ct trn
        float final_hz = (float)max_index * (SAMPLING_RATE / (float)FFT_SAMPLES);
 8001f14:	8a7b      	ldrh	r3, [r7, #18]
 8001f16:	ee07 3a90 	vmov	s15, r3
 8001f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f1e:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001fcc <process_audio_data+0x1dc>
 8001f22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f26:	edc7 7a02 	vstr	s15, [r7, #8]
        if (final_hz > TARGET_MAX_HZ) final_hz = TARGET_MAX_HZ; // Ct nu vt 100k
 8001f2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f2e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001fd0 <process_audio_data+0x1e0>
 8001f32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f3a:	dd01      	ble.n	8001f40 <process_audio_data+0x150>
 8001f3c:	4b25      	ldr	r3, [pc, #148]	@ (8001fd4 <process_audio_data+0x1e4>)
 8001f3e:	60bb      	str	r3, [r7, #8]
        audio_peak_val = final_val;
 8001f40:	4a25      	ldr	r2, [pc, #148]	@ (8001fd8 <process_audio_data+0x1e8>)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6013      	str	r3, [r2, #0]
        audio_peak_hz  = final_hz;
 8001f46:	4a25      	ldr	r2, [pc, #148]	@ (8001fdc <process_audio_data+0x1ec>)
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	6013      	str	r3, [r2, #0]

        // p kiu sang s nguyn  SWV v cho p
        debug_peak_val = (int32_t)audio_peak_val;
 8001f4c:	4b22      	ldr	r3, [pc, #136]	@ (8001fd8 <process_audio_data+0x1e8>)
 8001f4e:	edd3 7a00 	vldr	s15, [r3]
 8001f52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f56:	ee17 2a90 	vmov	r2, s15
 8001f5a:	4b21      	ldr	r3, [pc, #132]	@ (8001fe0 <process_audio_data+0x1f0>)
 8001f5c:	601a      	str	r2, [r3, #0]
        debug_peak_hz  = (int32_t)audio_peak_hz;
 8001f5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001fdc <process_audio_data+0x1ec>)
 8001f60:	edd3 7a00 	vldr	s15, [r3]
 8001f64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f68:	ee17 2a90 	vmov	r2, s15
 8001f6c:	4b1d      	ldr	r3, [pc, #116]	@ (8001fe4 <process_audio_data+0x1f4>)
 8001f6e:	601a      	str	r2, [r3, #0]

        // Gi hm chy hiu ng
        led_effects_manager(audio_peak_val, audio_peak_hz);
 8001f70:	4b19      	ldr	r3, [pc, #100]	@ (8001fd8 <process_audio_data+0x1e8>)
 8001f72:	edd3 7a00 	vldr	s15, [r3]
 8001f76:	4b19      	ldr	r3, [pc, #100]	@ (8001fdc <process_audio_data+0x1ec>)
 8001f78:	ed93 7a00 	vldr	s14, [r3]
 8001f7c:	eef0 0a47 	vmov.f32	s1, s14
 8001f80:	eeb0 0a67 	vmov.f32	s0, s15
 8001f84:	f7ff fdf6 	bl	8001b74 <led_effects_manager>

        // 6. Reset c
        fft_process_flag = 0;
 8001f88:	4b06      	ldr	r3, [pc, #24]	@ (8001fa4 <process_audio_data+0x1b4>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	701a      	strb	r2, [r3, #0]
        extern ADC_HandleTypeDef hadc1;
        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, FFT_SAMPLES);
 8001f8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f92:	4905      	ldr	r1, [pc, #20]	@ (8001fa8 <process_audio_data+0x1b8>)
 8001f94:	4814      	ldr	r0, [pc, #80]	@ (8001fe8 <process_audio_data+0x1f8>)
 8001f96:	f001 fa3d 	bl	8003414 <HAL_ADC_Start_DMA>
    }
}
 8001f9a:	bf00      	nop
 8001f9c:	3720      	adds	r7, #32
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	20001a24 	.word	0x20001a24
 8001fa8:	20000224 	.word	0x20000224
 8001fac:	44000000 	.word	0x44000000
 8001fb0:	20000624 	.word	0x20000624
 8001fb4:	20000e24 	.word	0x20000e24
 8001fb8:	20001a28 	.word	0x20001a28
 8001fbc:	20001624 	.word	0x20001624
 8001fc0:	420c0000 	.word	0x420c0000
 8001fc4:	461c4000 	.word	0x461c4000
 8001fc8:	461c4000 	.word	0x461c4000
 8001fcc:	42fc3500 	.word	0x42fc3500
 8001fd0:	46ea6000 	.word	0x46ea6000
 8001fd4:	46ea6000 	.word	0x46ea6000
 8001fd8:	20001a48 	.word	0x20001a48
 8001fdc:	20001a4c 	.word	0x20001a4c
 8001fe0:	20001a40 	.word	0x20001a40
 8001fe4:	20001a44 	.word	0x20001a44
 8001fe8:	20001a5c 	.word	0x20001a5c

08001fec <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a06      	ldr	r2, [pc, #24]	@ (8002014 <HAL_ADC_ConvCpltCallback+0x28>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d105      	bne.n	800200a <HAL_ADC_ConvCpltCallback+0x1e>
        HAL_ADC_Stop_DMA(&hadc1);
 8001ffe:	4806      	ldr	r0, [pc, #24]	@ (8002018 <HAL_ADC_ConvCpltCallback+0x2c>)
 8002000:	f001 fb1c 	bl	800363c <HAL_ADC_Stop_DMA>
        fft_process_flag = 1;
 8002004:	4b05      	ldr	r3, [pc, #20]	@ (800201c <HAL_ADC_ConvCpltCallback+0x30>)
 8002006:	2201      	movs	r2, #1
 8002008:	701a      	strb	r2, [r3, #0]
    }
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40012000 	.word	0x40012000
 8002018:	20001a5c 	.word	0x20001a5c
 800201c:	20001a24 	.word	0x20001a24

08002020 <check_system_reset_cause>:
void button_scan(void);

// ============================================================
// HM MI: KIM TRA NGUYN NHN RESET (Gi 1 ln  setup)
// ============================================================
void check_system_reset_cause(void) {
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
    // Kim tra c Reset do chn NRST (Nt cng) hoc POR (Cm in)
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) || __HAL_RCC_GET_FLAG(RCC_FLAG_PORRST))
 8002026:	4b10      	ldr	r3, [pc, #64]	@ (8002068 <check_system_reset_cause+0x48>)
 8002028:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800202a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d105      	bne.n	800203e <check_system_reset_cause+0x1e>
 8002032:	4b0d      	ldr	r3, [pc, #52]	@ (8002068 <check_system_reset_cause+0x48>)
 8002034:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002036:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d010      	beq.n	8002060 <check_system_reset_cause+0x40>
    {
        // 1. Ch 1 cht  in p v Bluetooth n nh
        HAL_Delay(100);
 800203e:	2064      	movs	r0, #100	@ 0x64
 8002040:	f001 f980 	bl	8003344 <HAL_Delay>

        // 2. Gi lnh 'r' ln Web  Web tt ht n nt bm
        uint8_t tx_reset = 'r';
 8002044:	2372      	movs	r3, #114	@ 0x72
 8002046:	71fb      	strb	r3, [r7, #7]
        HAL_UART_Transmit(&huart2, &tx_reset, 1, 100);
 8002048:	1df9      	adds	r1, r7, #7
 800204a:	2364      	movs	r3, #100	@ 0x64
 800204c:	2201      	movs	r2, #1
 800204e:	4807      	ldr	r0, [pc, #28]	@ (800206c <check_system_reset_cause+0x4c>)
 8002050:	f004 f88a 	bl	8006168 <HAL_UART_Transmit>

        // 3. Xa c bo Reset  ln sau khng b nhm
        __HAL_RCC_CLEAR_RESET_FLAGS();
 8002054:	4b04      	ldr	r3, [pc, #16]	@ (8002068 <check_system_reset_cause+0x48>)
 8002056:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002058:	4a03      	ldr	r2, [pc, #12]	@ (8002068 <check_system_reset_cause+0x48>)
 800205a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800205e:	6753      	str	r3, [r2, #116]	@ 0x74
    }
}
 8002060:	bf00      	nop
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40023800 	.word	0x40023800
 800206c:	20001cf4 	.word	0x20001cf4

08002070 <button_scan>:

// ============================================================
// HM QUT NT (Gi lin tc trong while(1))
// ============================================================
void button_scan(void) {
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 8002076:	f001 f959 	bl	800332c <HAL_GetTick>
 800207a:	6078      	str	r0, [r7, #4]

    // --- 1. NT SPI ---
    uint8_t read_spi = HAL_GPIO_ReadPin(btn_spi.port, btn_spi.pin);
 800207c:	4b47      	ldr	r3, [pc, #284]	@ (800219c <button_scan+0x12c>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a46      	ldr	r2, [pc, #280]	@ (800219c <button_scan+0x12c>)
 8002082:	8892      	ldrh	r2, [r2, #4]
 8002084:	4611      	mov	r1, r2
 8002086:	4618      	mov	r0, r3
 8002088:	f002 fc96 	bl	80049b8 <HAL_GPIO_ReadPin>
 800208c:	4603      	mov	r3, r0
 800208e:	70fb      	strb	r3, [r7, #3]
    if (read_spi != btn_spi.last_state) btn_spi.last_time = current_time;
 8002090:	4b42      	ldr	r3, [pc, #264]	@ (800219c <button_scan+0x12c>)
 8002092:	799b      	ldrb	r3, [r3, #6]
 8002094:	78fa      	ldrb	r2, [r7, #3]
 8002096:	429a      	cmp	r2, r3
 8002098:	d002      	beq.n	80020a0 <button_scan+0x30>
 800209a:	4a40      	ldr	r2, [pc, #256]	@ (800219c <button_scan+0x12c>)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6093      	str	r3, [r2, #8]

    if ((current_time - btn_spi.last_time) > DEBOUNCE_DELAY) {
 80020a0:	4b3e      	ldr	r3, [pc, #248]	@ (800219c <button_scan+0x12c>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b32      	cmp	r3, #50	@ 0x32
 80020aa:	d92a      	bls.n	8002102 <button_scan+0x92>
        if (read_spi == 1 && btn_spi.is_pressed == 0) {
 80020ac:	78fb      	ldrb	r3, [r7, #3]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d121      	bne.n	80020f6 <button_scan+0x86>
 80020b2:	4b3a      	ldr	r3, [pc, #232]	@ (800219c <button_scan+0x12c>)
 80020b4:	7b1b      	ldrb	r3, [r3, #12]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d11d      	bne.n	80020f6 <button_scan+0x86>
            btn_spi.is_pressed = 1;
 80020ba:	4b38      	ldr	r3, [pc, #224]	@ (800219c <button_scan+0x12c>)
 80020bc:	2201      	movs	r2, #1
 80020be:	731a      	strb	r2, [r3, #12]

            effect_mode_spi++;
 80020c0:	4b37      	ldr	r3, [pc, #220]	@ (80021a0 <button_scan+0x130>)
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	3301      	adds	r3, #1
 80020c8:	b2da      	uxtb	r2, r3
 80020ca:	4b35      	ldr	r3, [pc, #212]	@ (80021a0 <button_scan+0x130>)
 80020cc:	701a      	strb	r2, [r3, #0]
            if (effect_mode_spi >= MAX_EFFECTS) effect_mode_spi = 0;
 80020ce:	4b34      	ldr	r3, [pc, #208]	@ (80021a0 <button_scan+0x130>)
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	2b06      	cmp	r3, #6
 80020d6:	d902      	bls.n	80020de <button_scan+0x6e>
 80020d8:	4b31      	ldr	r3, [pc, #196]	@ (80021a0 <button_scan+0x130>)
 80020da:	2200      	movs	r2, #0
 80020dc:	701a      	strb	r2, [r3, #0]

            // Gi '0' -> '8'
            uint8_t tx_char = effect_mode_spi + '0';
 80020de:	4b30      	ldr	r3, [pc, #192]	@ (80021a0 <button_scan+0x130>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	3330      	adds	r3, #48	@ 0x30
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	707b      	strb	r3, [r7, #1]
            HAL_UART_Transmit(&huart2, &tx_char, 1, 10);
 80020ea:	1c79      	adds	r1, r7, #1
 80020ec:	230a      	movs	r3, #10
 80020ee:	2201      	movs	r2, #1
 80020f0:	482c      	ldr	r0, [pc, #176]	@ (80021a4 <button_scan+0x134>)
 80020f2:	f004 f839 	bl	8006168 <HAL_UART_Transmit>
        }
        if (read_spi == 0) btn_spi.is_pressed = 0;
 80020f6:	78fb      	ldrb	r3, [r7, #3]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d102      	bne.n	8002102 <button_scan+0x92>
 80020fc:	4b27      	ldr	r3, [pc, #156]	@ (800219c <button_scan+0x12c>)
 80020fe:	2200      	movs	r2, #0
 8002100:	731a      	strb	r2, [r3, #12]
    }
    btn_spi.last_state = read_spi;
 8002102:	4a26      	ldr	r2, [pc, #152]	@ (800219c <button_scan+0x12c>)
 8002104:	78fb      	ldrb	r3, [r7, #3]
 8002106:	7193      	strb	r3, [r2, #6]

    // --- 2. NT UART ---
    uint8_t read_uart = HAL_GPIO_ReadPin(btn_uart.port, btn_uart.pin);
 8002108:	4b27      	ldr	r3, [pc, #156]	@ (80021a8 <button_scan+0x138>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a26      	ldr	r2, [pc, #152]	@ (80021a8 <button_scan+0x138>)
 800210e:	8892      	ldrh	r2, [r2, #4]
 8002110:	4611      	mov	r1, r2
 8002112:	4618      	mov	r0, r3
 8002114:	f002 fc50 	bl	80049b8 <HAL_GPIO_ReadPin>
 8002118:	4603      	mov	r3, r0
 800211a:	70bb      	strb	r3, [r7, #2]
    if (read_uart != btn_uart.last_state) btn_uart.last_time = current_time;
 800211c:	4b22      	ldr	r3, [pc, #136]	@ (80021a8 <button_scan+0x138>)
 800211e:	799b      	ldrb	r3, [r3, #6]
 8002120:	78ba      	ldrb	r2, [r7, #2]
 8002122:	429a      	cmp	r2, r3
 8002124:	d002      	beq.n	800212c <button_scan+0xbc>
 8002126:	4a20      	ldr	r2, [pc, #128]	@ (80021a8 <button_scan+0x138>)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6093      	str	r3, [r2, #8]

    if ((current_time - btn_uart.last_time) > DEBOUNCE_DELAY) {
 800212c:	4b1e      	ldr	r3, [pc, #120]	@ (80021a8 <button_scan+0x138>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	2b32      	cmp	r3, #50	@ 0x32
 8002136:	d92a      	bls.n	800218e <button_scan+0x11e>
        if (read_uart == 1 && btn_uart.is_pressed == 0) {
 8002138:	78bb      	ldrb	r3, [r7, #2]
 800213a:	2b01      	cmp	r3, #1
 800213c:	d121      	bne.n	8002182 <button_scan+0x112>
 800213e:	4b1a      	ldr	r3, [pc, #104]	@ (80021a8 <button_scan+0x138>)
 8002140:	7b1b      	ldrb	r3, [r3, #12]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d11d      	bne.n	8002182 <button_scan+0x112>
            btn_uart.is_pressed = 1;
 8002146:	4b18      	ldr	r3, [pc, #96]	@ (80021a8 <button_scan+0x138>)
 8002148:	2201      	movs	r2, #1
 800214a:	731a      	strb	r2, [r3, #12]

            effect_mode_uart++;
 800214c:	4b17      	ldr	r3, [pc, #92]	@ (80021ac <button_scan+0x13c>)
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	b2db      	uxtb	r3, r3
 8002152:	3301      	adds	r3, #1
 8002154:	b2da      	uxtb	r2, r3
 8002156:	4b15      	ldr	r3, [pc, #84]	@ (80021ac <button_scan+0x13c>)
 8002158:	701a      	strb	r2, [r3, #0]
            if (effect_mode_uart >= MAX_EFFECTS) effect_mode_uart = 0;
 800215a:	4b14      	ldr	r3, [pc, #80]	@ (80021ac <button_scan+0x13c>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b06      	cmp	r3, #6
 8002162:	d902      	bls.n	800216a <button_scan+0xfa>
 8002164:	4b11      	ldr	r3, [pc, #68]	@ (80021ac <button_scan+0x13c>)
 8002166:	2200      	movs	r2, #0
 8002168:	701a      	strb	r2, [r3, #0]

            // Gi 'a' -> 'i'
            uint8_t tx_char = effect_mode_uart + 'a';
 800216a:	4b10      	ldr	r3, [pc, #64]	@ (80021ac <button_scan+0x13c>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	3361      	adds	r3, #97	@ 0x61
 8002172:	b2db      	uxtb	r3, r3
 8002174:	703b      	strb	r3, [r7, #0]
            HAL_UART_Transmit(&huart2, &tx_char, 1, 10);
 8002176:	4639      	mov	r1, r7
 8002178:	230a      	movs	r3, #10
 800217a:	2201      	movs	r2, #1
 800217c:	4809      	ldr	r0, [pc, #36]	@ (80021a4 <button_scan+0x134>)
 800217e:	f003 fff3 	bl	8006168 <HAL_UART_Transmit>
        }
        if (read_uart == 0) btn_uart.is_pressed = 0;
 8002182:	78bb      	ldrb	r3, [r7, #2]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d102      	bne.n	800218e <button_scan+0x11e>
 8002188:	4b07      	ldr	r3, [pc, #28]	@ (80021a8 <button_scan+0x138>)
 800218a:	2200      	movs	r2, #0
 800218c:	731a      	strb	r2, [r3, #12]
    }
    btn_uart.last_state = read_uart;
 800218e:	4a06      	ldr	r2, [pc, #24]	@ (80021a8 <button_scan+0x138>)
 8002190:	78bb      	ldrb	r3, [r7, #2]
 8002192:	7193      	strb	r3, [r2, #6]
}
 8002194:	bf00      	nop
 8002196:	3708      	adds	r7, #8
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20000000 	.word	0x20000000
 80021a0:	20001a50 	.word	0x20001a50
 80021a4:	20001cf4 	.word	0x20001cf4
 80021a8:	20000010 	.word	0x20000010
 80021ac:	20001a51 	.word	0x20001a51

080021b0 <bluetooth_init>:

void bluetooth_init(void);
void bluetooth_check_connection(void);
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);

void bluetooth_init(void) {
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, (uint8_t*)&bt_rx_data, 1);
 80021b4:	2201      	movs	r2, #1
 80021b6:	4903      	ldr	r1, [pc, #12]	@ (80021c4 <bluetooth_init+0x14>)
 80021b8:	4803      	ldr	r0, [pc, #12]	@ (80021c8 <bluetooth_init+0x18>)
 80021ba:	f004 f860 	bl	800627e <HAL_UART_Receive_IT>
}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	20001a52 	.word	0x20001a52
 80021c8:	20001cf4 	.word	0x20001cf4

080021cc <bluetooth_check_connection>:

// --- HM KIM TRA KT NI (Gi lin tc trong while(1)) ---
void bluetooth_check_connection(void) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
    // c trng thi chn STATE ca HC-05
    if (HAL_GPIO_ReadPin(BT_STATE_PORT, BT_STATE_PIN) == GPIO_PIN_RESET) {
 80021d0:	2110      	movs	r1, #16
 80021d2:	4809      	ldr	r0, [pc, #36]	@ (80021f8 <bluetooth_check_connection+0x2c>)
 80021d4:	f002 fbf0 	bl	80049b8 <HAL_GPIO_ReadPin>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d105      	bne.n	80021ea <bluetooth_check_connection+0x1e>
        // HC-05 bo mc 1 ->  KT NI

        // Bt n D2 (Lu : Board STM32 thng l Active LOW, tc ghi 0 l sng)
        // Nu board bn ghi 1 l sng th i thnh GPIO_PIN_SET
        HAL_GPIO_WritePin(LED_D2_PORT, LED_D2_PIN, GPIO_PIN_SET);
 80021de:	2201      	movs	r2, #1
 80021e0:	2140      	movs	r1, #64	@ 0x40
 80021e2:	4806      	ldr	r0, [pc, #24]	@ (80021fc <bluetooth_check_connection+0x30>)
 80021e4:	f002 fc00 	bl	80049e8 <HAL_GPIO_WritePin>
        // HC-05 bo mc 0 -> MT KT NI

        // Tt n D2
        HAL_GPIO_WritePin(LED_D2_PORT, LED_D2_PIN, GPIO_PIN_RESET);
    }
}
 80021e8:	e004      	b.n	80021f4 <bluetooth_check_connection+0x28>
        HAL_GPIO_WritePin(LED_D2_PORT, LED_D2_PIN, GPIO_PIN_RESET);
 80021ea:	2200      	movs	r2, #0
 80021ec:	2140      	movs	r1, #64	@ 0x40
 80021ee:	4803      	ldr	r0, [pc, #12]	@ (80021fc <bluetooth_check_connection+0x30>)
 80021f0:	f002 fbfa 	bl	80049e8 <HAL_GPIO_WritePin>
}
 80021f4:	bf00      	nop
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40020800 	.word	0x40020800
 80021fc:	40020000 	.word	0x40020000

08002200 <HAL_UART_RxCpltCallback>:

// --- Callback nhn d liu (Gi nguyn) ---
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a24      	ldr	r2, [pc, #144]	@ (80022a0 <HAL_UART_RxCpltCallback+0xa0>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d141      	bne.n	8002296 <HAL_UART_RxCpltCallback+0x96>
        // Ch x l cc k t n
        if (bt_rx_data >= '0' && bt_rx_data <= '6') effect_mode_spi = bt_rx_data - '0';
 8002212:	4b24      	ldr	r3, [pc, #144]	@ (80022a4 <HAL_UART_RxCpltCallback+0xa4>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	b2db      	uxtb	r3, r3
 8002218:	2b2f      	cmp	r3, #47	@ 0x2f
 800221a:	d90c      	bls.n	8002236 <HAL_UART_RxCpltCallback+0x36>
 800221c:	4b21      	ldr	r3, [pc, #132]	@ (80022a4 <HAL_UART_RxCpltCallback+0xa4>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b36      	cmp	r3, #54	@ 0x36
 8002224:	d807      	bhi.n	8002236 <HAL_UART_RxCpltCallback+0x36>
 8002226:	4b1f      	ldr	r3, [pc, #124]	@ (80022a4 <HAL_UART_RxCpltCallback+0xa4>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	b2db      	uxtb	r3, r3
 800222c:	3b30      	subs	r3, #48	@ 0x30
 800222e:	b2da      	uxtb	r2, r3
 8002230:	4b1d      	ldr	r3, [pc, #116]	@ (80022a8 <HAL_UART_RxCpltCallback+0xa8>)
 8002232:	701a      	strb	r2, [r3, #0]
 8002234:	e02a      	b.n	800228c <HAL_UART_RxCpltCallback+0x8c>
        else if (bt_rx_data == 'x') effect_mode_spi = 99; // Tt SPI
 8002236:	4b1b      	ldr	r3, [pc, #108]	@ (80022a4 <HAL_UART_RxCpltCallback+0xa4>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	b2db      	uxtb	r3, r3
 800223c:	2b78      	cmp	r3, #120	@ 0x78
 800223e:	d103      	bne.n	8002248 <HAL_UART_RxCpltCallback+0x48>
 8002240:	4b19      	ldr	r3, [pc, #100]	@ (80022a8 <HAL_UART_RxCpltCallback+0xa8>)
 8002242:	2263      	movs	r2, #99	@ 0x63
 8002244:	701a      	strb	r2, [r3, #0]
 8002246:	e021      	b.n	800228c <HAL_UART_RxCpltCallback+0x8c>

        else if (bt_rx_data >= 'a' && bt_rx_data <= 'i') effect_mode_uart = bt_rx_data - 'a';
 8002248:	4b16      	ldr	r3, [pc, #88]	@ (80022a4 <HAL_UART_RxCpltCallback+0xa4>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b60      	cmp	r3, #96	@ 0x60
 8002250:	d90c      	bls.n	800226c <HAL_UART_RxCpltCallback+0x6c>
 8002252:	4b14      	ldr	r3, [pc, #80]	@ (80022a4 <HAL_UART_RxCpltCallback+0xa4>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	b2db      	uxtb	r3, r3
 8002258:	2b69      	cmp	r3, #105	@ 0x69
 800225a:	d807      	bhi.n	800226c <HAL_UART_RxCpltCallback+0x6c>
 800225c:	4b11      	ldr	r3, [pc, #68]	@ (80022a4 <HAL_UART_RxCpltCallback+0xa4>)
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	b2db      	uxtb	r3, r3
 8002262:	3b61      	subs	r3, #97	@ 0x61
 8002264:	b2da      	uxtb	r2, r3
 8002266:	4b11      	ldr	r3, [pc, #68]	@ (80022ac <HAL_UART_RxCpltCallback+0xac>)
 8002268:	701a      	strb	r2, [r3, #0]
 800226a:	e00f      	b.n	800228c <HAL_UART_RxCpltCallback+0x8c>
        else if (bt_rx_data == 'y') effect_mode_uart = 99; // Tt UART
 800226c:	4b0d      	ldr	r3, [pc, #52]	@ (80022a4 <HAL_UART_RxCpltCallback+0xa4>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	b2db      	uxtb	r3, r3
 8002272:	2b79      	cmp	r3, #121	@ 0x79
 8002274:	d103      	bne.n	800227e <HAL_UART_RxCpltCallback+0x7e>
 8002276:	4b0d      	ldr	r3, [pc, #52]	@ (80022ac <HAL_UART_RxCpltCallback+0xac>)
 8002278:	2263      	movs	r2, #99	@ 0x63
 800227a:	701a      	strb	r2, [r3, #0]
 800227c:	e006      	b.n	800228c <HAL_UART_RxCpltCallback+0x8c>

        else if (bt_rx_data == 'r') NVIC_SystemReset(); // Reset mm
 800227e:	4b09      	ldr	r3, [pc, #36]	@ (80022a4 <HAL_UART_RxCpltCallback+0xa4>)
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	b2db      	uxtb	r3, r3
 8002284:	2b72      	cmp	r3, #114	@ 0x72
 8002286:	d101      	bne.n	800228c <HAL_UART_RxCpltCallback+0x8c>
 8002288:	f7fe fe76 	bl	8000f78 <__NVIC_SystemReset>

        HAL_UART_Receive_IT(&huart2, (uint8_t*)&bt_rx_data, 1);
 800228c:	2201      	movs	r2, #1
 800228e:	4905      	ldr	r1, [pc, #20]	@ (80022a4 <HAL_UART_RxCpltCallback+0xa4>)
 8002290:	4807      	ldr	r0, [pc, #28]	@ (80022b0 <HAL_UART_RxCpltCallback+0xb0>)
 8002292:	f003 fff4 	bl	800627e <HAL_UART_Receive_IT>
    }
}
 8002296:	bf00      	nop
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40004400 	.word	0x40004400
 80022a4:	20001a52 	.word	0x20001a52
 80022a8:	20001a50 	.word	0x20001a50
 80022ac:	20001a51 	.word	0x20001a51
 80022b0:	20001cf4 	.word	0x20001cf4

080022b4 <knob_init>:
volatile uint32_t adc_val[1];

void knob_init(void);
void brightness_update(void);

void knob_init(void) {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_val, 1);
 80022b8:	2201      	movs	r2, #1
 80022ba:	4904      	ldr	r1, [pc, #16]	@ (80022cc <knob_init+0x18>)
 80022bc:	4804      	ldr	r0, [pc, #16]	@ (80022d0 <knob_init+0x1c>)
 80022be:	f001 f8a9 	bl	8003414 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim3);
 80022c2:	4804      	ldr	r0, [pc, #16]	@ (80022d4 <knob_init+0x20>)
 80022c4:	f003 fc14 	bl	8005af0 <HAL_TIM_Base_Start>
}
 80022c8:	bf00      	nop
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20001a58 	.word	0x20001a58
 80022d0:	20001aa4 	.word	0x20001aa4
 80022d4:	20001cac 	.word	0x20001cac

080022d8 <brightness_update>:

void brightness_update(void){
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
	brightness = (adc_val[0] * 31) / 4095;
 80022dc:	4b09      	ldr	r3, [pc, #36]	@ (8002304 <brightness_update+0x2c>)
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	4613      	mov	r3, r2
 80022e2:	015b      	lsls	r3, r3, #5
 80022e4:	1a9a      	subs	r2, r3, r2
 80022e6:	4b08      	ldr	r3, [pc, #32]	@ (8002308 <brightness_update+0x30>)
 80022e8:	fba3 1302 	umull	r1, r3, r3, r2
 80022ec:	1ad2      	subs	r2, r2, r3
 80022ee:	0852      	lsrs	r2, r2, #1
 80022f0:	4413      	add	r3, r2
 80022f2:	0adb      	lsrs	r3, r3, #11
 80022f4:	4a05      	ldr	r2, [pc, #20]	@ (800230c <brightness_update+0x34>)
 80022f6:	6013      	str	r3, [r2, #0]
}
 80022f8:	bf00      	nop
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	20001a58 	.word	0x20001a58
 8002308:	00100101 	.word	0x00100101
 800230c:	20001a54 	.word	0x20001a54

08002310 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002314:	f000 ffa4 	bl	8003260 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002318:	f000 f866 	bl	80023e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800231c:	f000 fae0 	bl	80028e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002320:	f000 fa98 	bl	8002854 <MX_DMA_Init>
  MX_SPI3_Init();
 8002324:	f000 f96e 	bl	8002604 <MX_SPI3_Init>
  MX_USART6_Init();
 8002328:	f000 fa66 	bl	80027f8 <MX_USART6_Init>
  MX_ADC1_Init();
 800232c:	f000 f8c6 	bl	80024bc <MX_ADC1_Init>
  MX_TIM2_Init();
 8002330:	f000 f99e 	bl	8002670 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8002334:	f000 fa36 	bl	80027a4 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8002338:	f000 f912 	bl	8002560 <MX_ADC2_Init>
  MX_TIM3_Init();
 800233c:	f000 f9e4 	bl	8002708 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  led_init();
 8002340:	f7ff fd1c 	bl	8001d7c <led_init>
  audio_init();
 8002344:	f7ff fd3a 	bl	8001dbc <audio_init>
  bluetooth_init();
 8002348:	f7ff ff32 	bl	80021b0 <bluetooth_init>
  knob_init();
 800234c:	f7ff ffb2 	bl	80022b4 <knob_init>

  HAL_Delay(1000);
 8002350:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002354:	f000 fff6 	bl	8003344 <HAL_Delay>
    // 2. c trng thi thc t ca nt v GN THNG vo trng thi c
    // Vic ny "nh la" hm button_scan rng nt   trng thi ny t trc
    // Cn include "button.h" v truy cp vo struct btn_spi, btn_uart

    // Nt SPI
    if (HAL_GPIO_ReadPin(BTN_SPI_PORT, BTN_SPI_PIN) == GPIO_PIN_SET) {
 8002358:	2101      	movs	r1, #1
 800235a:	481e      	ldr	r0, [pc, #120]	@ (80023d4 <main+0xc4>)
 800235c:	f002 fb2c 	bl	80049b8 <HAL_GPIO_ReadPin>
 8002360:	4603      	mov	r3, r0
 8002362:	2b01      	cmp	r3, #1
 8002364:	d106      	bne.n	8002374 <main+0x64>
        btn_spi.last_state = 1; // Nu ang b gi hoc nhiu mc 1, coi nh  bit
 8002366:	4b1c      	ldr	r3, [pc, #112]	@ (80023d8 <main+0xc8>)
 8002368:	2201      	movs	r2, #1
 800236a:	719a      	strb	r2, [r3, #6]
        btn_spi.is_pressed = 1; // nh du l ang nhn  khng trigger event
 800236c:	4b1a      	ldr	r3, [pc, #104]	@ (80023d8 <main+0xc8>)
 800236e:	2201      	movs	r2, #1
 8002370:	731a      	strb	r2, [r3, #12]
 8002372:	e005      	b.n	8002380 <main+0x70>
    } else {
        btn_spi.last_state = 0;
 8002374:	4b18      	ldr	r3, [pc, #96]	@ (80023d8 <main+0xc8>)
 8002376:	2200      	movs	r2, #0
 8002378:	719a      	strb	r2, [r3, #6]
        btn_spi.is_pressed = 0;
 800237a:	4b17      	ldr	r3, [pc, #92]	@ (80023d8 <main+0xc8>)
 800237c:	2200      	movs	r2, #0
 800237e:	731a      	strb	r2, [r3, #12]
    }

    // Nt UART
    if (HAL_GPIO_ReadPin(BTN_UART_PORT, BTN_UART_PIN) == GPIO_PIN_SET) {
 8002380:	2102      	movs	r1, #2
 8002382:	4814      	ldr	r0, [pc, #80]	@ (80023d4 <main+0xc4>)
 8002384:	f002 fb18 	bl	80049b8 <HAL_GPIO_ReadPin>
 8002388:	4603      	mov	r3, r0
 800238a:	2b01      	cmp	r3, #1
 800238c:	d106      	bne.n	800239c <main+0x8c>
        btn_uart.last_state = 1;
 800238e:	4b13      	ldr	r3, [pc, #76]	@ (80023dc <main+0xcc>)
 8002390:	2201      	movs	r2, #1
 8002392:	719a      	strb	r2, [r3, #6]
        btn_uart.is_pressed = 1;
 8002394:	4b11      	ldr	r3, [pc, #68]	@ (80023dc <main+0xcc>)
 8002396:	2201      	movs	r2, #1
 8002398:	731a      	strb	r2, [r3, #12]
 800239a:	e005      	b.n	80023a8 <main+0x98>
    } else {
        btn_uart.last_state = 0;
 800239c:	4b0f      	ldr	r3, [pc, #60]	@ (80023dc <main+0xcc>)
 800239e:	2200      	movs	r2, #0
 80023a0:	719a      	strb	r2, [r3, #6]
        btn_uart.is_pressed = 0;
 80023a2:	4b0e      	ldr	r3, [pc, #56]	@ (80023dc <main+0xcc>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	731a      	strb	r2, [r3, #12]
    }

    // 3. Reset cng bin Mode v 0 ln cui cng
    effect_mode_spi = 0;
 80023a8:	4b0d      	ldr	r3, [pc, #52]	@ (80023e0 <main+0xd0>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	701a      	strb	r2, [r3, #0]
    effect_mode_uart = 0;
 80023ae:	4b0d      	ldr	r3, [pc, #52]	@ (80023e4 <main+0xd4>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	701a      	strb	r2, [r3, #0]

    check_system_reset_cause();
 80023b4:	f7ff fe34 	bl	8002020 <check_system_reset_cause>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // Bin dng  m thi gian t chuyn hiu ng
  while (1)
  {
	  brightness_update();
 80023b8:	f7ff ff8e 	bl	80022d8 <brightness_update>
	  bluetooth_check_connection();
 80023bc:	f7ff ff06 	bl	80021cc <bluetooth_check_connection>
	  process_audio_data();
 80023c0:	f7ff fd16 	bl	8001df0 <process_audio_data>
	  button_scan();
 80023c4:	f7ff fe54 	bl	8002070 <button_scan>
	  HAL_Delay(1);
 80023c8:	2001      	movs	r0, #1
 80023ca:	f000 ffbb 	bl	8003344 <HAL_Delay>
	  brightness_update();
 80023ce:	bf00      	nop
 80023d0:	e7f2      	b.n	80023b8 <main+0xa8>
 80023d2:	bf00      	nop
 80023d4:	40021000 	.word	0x40021000
 80023d8:	20000000 	.word	0x20000000
 80023dc:	20000010 	.word	0x20000010
 80023e0:	20001a50 	.word	0x20001a50
 80023e4:	20001a51 	.word	0x20001a51

080023e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b094      	sub	sp, #80	@ 0x50
 80023ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023ee:	f107 0320 	add.w	r3, r7, #32
 80023f2:	2230      	movs	r2, #48	@ 0x30
 80023f4:	2100      	movs	r1, #0
 80023f6:	4618      	mov	r0, r3
 80023f8:	f007 f909 	bl	800960e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023fc:	f107 030c 	add.w	r3, r7, #12
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800240c:	2300      	movs	r3, #0
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	4b28      	ldr	r3, [pc, #160]	@ (80024b4 <SystemClock_Config+0xcc>)
 8002412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002414:	4a27      	ldr	r2, [pc, #156]	@ (80024b4 <SystemClock_Config+0xcc>)
 8002416:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800241a:	6413      	str	r3, [r2, #64]	@ 0x40
 800241c:	4b25      	ldr	r3, [pc, #148]	@ (80024b4 <SystemClock_Config+0xcc>)
 800241e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002420:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002424:	60bb      	str	r3, [r7, #8]
 8002426:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002428:	2300      	movs	r3, #0
 800242a:	607b      	str	r3, [r7, #4]
 800242c:	4b22      	ldr	r3, [pc, #136]	@ (80024b8 <SystemClock_Config+0xd0>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a21      	ldr	r2, [pc, #132]	@ (80024b8 <SystemClock_Config+0xd0>)
 8002432:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002436:	6013      	str	r3, [r2, #0]
 8002438:	4b1f      	ldr	r3, [pc, #124]	@ (80024b8 <SystemClock_Config+0xd0>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002440:	607b      	str	r3, [r7, #4]
 8002442:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002444:	2302      	movs	r3, #2
 8002446:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002448:	2301      	movs	r3, #1
 800244a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800244c:	2310      	movs	r3, #16
 800244e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002450:	2302      	movs	r3, #2
 8002452:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002454:	2300      	movs	r3, #0
 8002456:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002458:	2308      	movs	r3, #8
 800245a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800245c:	23a8      	movs	r3, #168	@ 0xa8
 800245e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002460:	2302      	movs	r3, #2
 8002462:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002464:	2304      	movs	r3, #4
 8002466:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002468:	f107 0320 	add.w	r3, r7, #32
 800246c:	4618      	mov	r0, r3
 800246e:	f002 fad5 	bl	8004a1c <HAL_RCC_OscConfig>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002478:	f000 fac6 	bl	8002a08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800247c:	230f      	movs	r3, #15
 800247e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002480:	2302      	movs	r3, #2
 8002482:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002484:	2300      	movs	r3, #0
 8002486:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002488:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800248c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800248e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002492:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002494:	f107 030c 	add.w	r3, r7, #12
 8002498:	2105      	movs	r1, #5
 800249a:	4618      	mov	r0, r3
 800249c:	f002 fd36 	bl	8004f0c <HAL_RCC_ClockConfig>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80024a6:	f000 faaf 	bl	8002a08 <Error_Handler>
  }
}
 80024aa:	bf00      	nop
 80024ac:	3750      	adds	r7, #80	@ 0x50
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40023800 	.word	0x40023800
 80024b8:	40007000 	.word	0x40007000

080024bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80024c2:	463b      	mov	r3, r7
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80024ce:	4b22      	ldr	r3, [pc, #136]	@ (8002558 <MX_ADC1_Init+0x9c>)
 80024d0:	4a22      	ldr	r2, [pc, #136]	@ (800255c <MX_ADC1_Init+0xa0>)
 80024d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80024d4:	4b20      	ldr	r3, [pc, #128]	@ (8002558 <MX_ADC1_Init+0x9c>)
 80024d6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80024da:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80024dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002558 <MX_ADC1_Init+0x9c>)
 80024de:	2200      	movs	r2, #0
 80024e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80024e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002558 <MX_ADC1_Init+0x9c>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80024e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002558 <MX_ADC1_Init+0x9c>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80024ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002558 <MX_ADC1_Init+0x9c>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80024f6:	4b18      	ldr	r3, [pc, #96]	@ (8002558 <MX_ADC1_Init+0x9c>)
 80024f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80024fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80024fe:	4b16      	ldr	r3, [pc, #88]	@ (8002558 <MX_ADC1_Init+0x9c>)
 8002500:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002504:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002506:	4b14      	ldr	r3, [pc, #80]	@ (8002558 <MX_ADC1_Init+0x9c>)
 8002508:	2200      	movs	r2, #0
 800250a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800250c:	4b12      	ldr	r3, [pc, #72]	@ (8002558 <MX_ADC1_Init+0x9c>)
 800250e:	2201      	movs	r2, #1
 8002510:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002512:	4b11      	ldr	r3, [pc, #68]	@ (8002558 <MX_ADC1_Init+0x9c>)
 8002514:	2200      	movs	r2, #0
 8002516:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800251a:	4b0f      	ldr	r3, [pc, #60]	@ (8002558 <MX_ADC1_Init+0x9c>)
 800251c:	2201      	movs	r2, #1
 800251e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002520:	480d      	ldr	r0, [pc, #52]	@ (8002558 <MX_ADC1_Init+0x9c>)
 8002522:	f000 ff33 	bl	800338c <HAL_ADC_Init>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800252c:	f000 fa6c 	bl	8002a08 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002530:	2300      	movs	r3, #0
 8002532:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002534:	2301      	movs	r3, #1
 8002536:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8002538:	2301      	movs	r3, #1
 800253a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800253c:	463b      	mov	r3, r7
 800253e:	4619      	mov	r1, r3
 8002540:	4805      	ldr	r0, [pc, #20]	@ (8002558 <MX_ADC1_Init+0x9c>)
 8002542:	f001 f8e9 	bl	8003718 <HAL_ADC_ConfigChannel>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800254c:	f000 fa5c 	bl	8002a08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002550:	bf00      	nop
 8002552:	3710      	adds	r7, #16
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20001a5c 	.word	0x20001a5c
 800255c:	40012000 	.word	0x40012000

08002560 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002566:	463b      	mov	r3, r7
 8002568:	2200      	movs	r2, #0
 800256a:	601a      	str	r2, [r3, #0]
 800256c:	605a      	str	r2, [r3, #4]
 800256e:	609a      	str	r2, [r3, #8]
 8002570:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8002572:	4b22      	ldr	r3, [pc, #136]	@ (80025fc <MX_ADC2_Init+0x9c>)
 8002574:	4a22      	ldr	r2, [pc, #136]	@ (8002600 <MX_ADC2_Init+0xa0>)
 8002576:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002578:	4b20      	ldr	r3, [pc, #128]	@ (80025fc <MX_ADC2_Init+0x9c>)
 800257a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800257e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002580:	4b1e      	ldr	r3, [pc, #120]	@ (80025fc <MX_ADC2_Init+0x9c>)
 8002582:	2200      	movs	r2, #0
 8002584:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8002586:	4b1d      	ldr	r3, [pc, #116]	@ (80025fc <MX_ADC2_Init+0x9c>)
 8002588:	2200      	movs	r2, #0
 800258a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800258c:	4b1b      	ldr	r3, [pc, #108]	@ (80025fc <MX_ADC2_Init+0x9c>)
 800258e:	2200      	movs	r2, #0
 8002590:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002592:	4b1a      	ldr	r3, [pc, #104]	@ (80025fc <MX_ADC2_Init+0x9c>)
 8002594:	2200      	movs	r2, #0
 8002596:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800259a:	4b18      	ldr	r3, [pc, #96]	@ (80025fc <MX_ADC2_Init+0x9c>)
 800259c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80025a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80025a2:	4b16      	ldr	r3, [pc, #88]	@ (80025fc <MX_ADC2_Init+0x9c>)
 80025a4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80025a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025aa:	4b14      	ldr	r3, [pc, #80]	@ (80025fc <MX_ADC2_Init+0x9c>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80025b0:	4b12      	ldr	r3, [pc, #72]	@ (80025fc <MX_ADC2_Init+0x9c>)
 80025b2:	2201      	movs	r2, #1
 80025b4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80025b6:	4b11      	ldr	r3, [pc, #68]	@ (80025fc <MX_ADC2_Init+0x9c>)
 80025b8:	2201      	movs	r2, #1
 80025ba:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80025be:	4b0f      	ldr	r3, [pc, #60]	@ (80025fc <MX_ADC2_Init+0x9c>)
 80025c0:	2201      	movs	r2, #1
 80025c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80025c4:	480d      	ldr	r0, [pc, #52]	@ (80025fc <MX_ADC2_Init+0x9c>)
 80025c6:	f000 fee1 	bl	800338c <HAL_ADC_Init>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 80025d0:	f000 fa1a 	bl	8002a08 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80025d4:	2301      	movs	r3, #1
 80025d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80025d8:	2301      	movs	r3, #1
 80025da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80025dc:	2300      	movs	r3, #0
 80025de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80025e0:	463b      	mov	r3, r7
 80025e2:	4619      	mov	r1, r3
 80025e4:	4805      	ldr	r0, [pc, #20]	@ (80025fc <MX_ADC2_Init+0x9c>)
 80025e6:	f001 f897 	bl	8003718 <HAL_ADC_ConfigChannel>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 80025f0:	f000 fa0a 	bl	8002a08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80025f4:	bf00      	nop
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	20001aa4 	.word	0x20001aa4
 8002600:	40012100 	.word	0x40012100

08002604 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002608:	4b17      	ldr	r3, [pc, #92]	@ (8002668 <MX_SPI3_Init+0x64>)
 800260a:	4a18      	ldr	r2, [pc, #96]	@ (800266c <MX_SPI3_Init+0x68>)
 800260c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800260e:	4b16      	ldr	r3, [pc, #88]	@ (8002668 <MX_SPI3_Init+0x64>)
 8002610:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002614:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002616:	4b14      	ldr	r3, [pc, #80]	@ (8002668 <MX_SPI3_Init+0x64>)
 8002618:	2200      	movs	r2, #0
 800261a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800261c:	4b12      	ldr	r3, [pc, #72]	@ (8002668 <MX_SPI3_Init+0x64>)
 800261e:	2200      	movs	r2, #0
 8002620:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002622:	4b11      	ldr	r3, [pc, #68]	@ (8002668 <MX_SPI3_Init+0x64>)
 8002624:	2200      	movs	r2, #0
 8002626:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002628:	4b0f      	ldr	r3, [pc, #60]	@ (8002668 <MX_SPI3_Init+0x64>)
 800262a:	2200      	movs	r2, #0
 800262c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800262e:	4b0e      	ldr	r3, [pc, #56]	@ (8002668 <MX_SPI3_Init+0x64>)
 8002630:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002634:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002636:	4b0c      	ldr	r3, [pc, #48]	@ (8002668 <MX_SPI3_Init+0x64>)
 8002638:	2218      	movs	r2, #24
 800263a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800263c:	4b0a      	ldr	r3, [pc, #40]	@ (8002668 <MX_SPI3_Init+0x64>)
 800263e:	2200      	movs	r2, #0
 8002640:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002642:	4b09      	ldr	r3, [pc, #36]	@ (8002668 <MX_SPI3_Init+0x64>)
 8002644:	2200      	movs	r2, #0
 8002646:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002648:	4b07      	ldr	r3, [pc, #28]	@ (8002668 <MX_SPI3_Init+0x64>)
 800264a:	2200      	movs	r2, #0
 800264c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 800264e:	4b06      	ldr	r3, [pc, #24]	@ (8002668 <MX_SPI3_Init+0x64>)
 8002650:	220a      	movs	r2, #10
 8002652:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002654:	4804      	ldr	r0, [pc, #16]	@ (8002668 <MX_SPI3_Init+0x64>)
 8002656:	f002 fe39 	bl	80052cc <HAL_SPI_Init>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002660:	f000 f9d2 	bl	8002a08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002664:	bf00      	nop
 8002666:	bd80      	pop	{r7, pc}
 8002668:	20001bac 	.word	0x20001bac
 800266c:	40003c00 	.word	0x40003c00

08002670 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002676:	f107 0308 	add.w	r3, r7, #8
 800267a:	2200      	movs	r2, #0
 800267c:	601a      	str	r2, [r3, #0]
 800267e:	605a      	str	r2, [r3, #4]
 8002680:	609a      	str	r2, [r3, #8]
 8002682:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002684:	463b      	mov	r3, r7
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800268c:	4b1d      	ldr	r3, [pc, #116]	@ (8002704 <MX_TIM2_Init+0x94>)
 800268e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002692:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002694:	4b1b      	ldr	r3, [pc, #108]	@ (8002704 <MX_TIM2_Init+0x94>)
 8002696:	2200      	movs	r2, #0
 8002698:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800269a:	4b1a      	ldr	r3, [pc, #104]	@ (8002704 <MX_TIM2_Init+0x94>)
 800269c:	2200      	movs	r2, #0
 800269e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1300;
 80026a0:	4b18      	ldr	r3, [pc, #96]	@ (8002704 <MX_TIM2_Init+0x94>)
 80026a2:	f240 5214 	movw	r2, #1300	@ 0x514
 80026a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026a8:	4b16      	ldr	r3, [pc, #88]	@ (8002704 <MX_TIM2_Init+0x94>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ae:	4b15      	ldr	r3, [pc, #84]	@ (8002704 <MX_TIM2_Init+0x94>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80026b4:	4813      	ldr	r0, [pc, #76]	@ (8002704 <MX_TIM2_Init+0x94>)
 80026b6:	f003 f9cb 	bl	8005a50 <HAL_TIM_Base_Init>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80026c0:	f000 f9a2 	bl	8002a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80026ca:	f107 0308 	add.w	r3, r7, #8
 80026ce:	4619      	mov	r1, r3
 80026d0:	480c      	ldr	r0, [pc, #48]	@ (8002704 <MX_TIM2_Init+0x94>)
 80026d2:	f003 fa75 	bl	8005bc0 <HAL_TIM_ConfigClockSource>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80026dc:	f000 f994 	bl	8002a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80026e0:	2320      	movs	r3, #32
 80026e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80026e4:	2380      	movs	r3, #128	@ 0x80
 80026e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026e8:	463b      	mov	r3, r7
 80026ea:	4619      	mov	r1, r3
 80026ec:	4805      	ldr	r0, [pc, #20]	@ (8002704 <MX_TIM2_Init+0x94>)
 80026ee:	f003 fc6f 	bl	8005fd0 <HAL_TIMEx_MasterConfigSynchronization>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d001      	beq.n	80026fc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80026f8:	f000 f986 	bl	8002a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80026fc:	bf00      	nop
 80026fe:	3718      	adds	r7, #24
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	20001c64 	.word	0x20001c64

08002708 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800270e:	f107 0308 	add.w	r3, r7, #8
 8002712:	2200      	movs	r2, #0
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	605a      	str	r2, [r3, #4]
 8002718:	609a      	str	r2, [r3, #8]
 800271a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800271c:	463b      	mov	r3, r7
 800271e:	2200      	movs	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002724:	4b1d      	ldr	r3, [pc, #116]	@ (800279c <MX_TIM3_Init+0x94>)
 8002726:	4a1e      	ldr	r2, [pc, #120]	@ (80027a0 <MX_TIM3_Init+0x98>)
 8002728:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4199;
 800272a:	4b1c      	ldr	r3, [pc, #112]	@ (800279c <MX_TIM3_Init+0x94>)
 800272c:	f241 0267 	movw	r2, #4199	@ 0x1067
 8002730:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002732:	4b1a      	ldr	r3, [pc, #104]	@ (800279c <MX_TIM3_Init+0x94>)
 8002734:	2200      	movs	r2, #0
 8002736:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8002738:	4b18      	ldr	r3, [pc, #96]	@ (800279c <MX_TIM3_Init+0x94>)
 800273a:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800273e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002740:	4b16      	ldr	r3, [pc, #88]	@ (800279c <MX_TIM3_Init+0x94>)
 8002742:	2200      	movs	r2, #0
 8002744:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002746:	4b15      	ldr	r3, [pc, #84]	@ (800279c <MX_TIM3_Init+0x94>)
 8002748:	2200      	movs	r2, #0
 800274a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800274c:	4813      	ldr	r0, [pc, #76]	@ (800279c <MX_TIM3_Init+0x94>)
 800274e:	f003 f97f 	bl	8005a50 <HAL_TIM_Base_Init>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002758:	f000 f956 	bl	8002a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800275c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002760:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002762:	f107 0308 	add.w	r3, r7, #8
 8002766:	4619      	mov	r1, r3
 8002768:	480c      	ldr	r0, [pc, #48]	@ (800279c <MX_TIM3_Init+0x94>)
 800276a:	f003 fa29 	bl	8005bc0 <HAL_TIM_ConfigClockSource>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002774:	f000 f948 	bl	8002a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002778:	2320      	movs	r3, #32
 800277a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800277c:	2380      	movs	r3, #128	@ 0x80
 800277e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002780:	463b      	mov	r3, r7
 8002782:	4619      	mov	r1, r3
 8002784:	4805      	ldr	r0, [pc, #20]	@ (800279c <MX_TIM3_Init+0x94>)
 8002786:	f003 fc23 	bl	8005fd0 <HAL_TIMEx_MasterConfigSynchronization>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002790:	f000 f93a 	bl	8002a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002794:	bf00      	nop
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	20001cac 	.word	0x20001cac
 80027a0:	40000400 	.word	0x40000400

080027a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027a8:	4b11      	ldr	r3, [pc, #68]	@ (80027f0 <MX_USART2_UART_Init+0x4c>)
 80027aa:	4a12      	ldr	r2, [pc, #72]	@ (80027f4 <MX_USART2_UART_Init+0x50>)
 80027ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80027ae:	4b10      	ldr	r3, [pc, #64]	@ (80027f0 <MX_USART2_UART_Init+0x4c>)
 80027b0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80027b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027b6:	4b0e      	ldr	r3, [pc, #56]	@ (80027f0 <MX_USART2_UART_Init+0x4c>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027bc:	4b0c      	ldr	r3, [pc, #48]	@ (80027f0 <MX_USART2_UART_Init+0x4c>)
 80027be:	2200      	movs	r2, #0
 80027c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027c2:	4b0b      	ldr	r3, [pc, #44]	@ (80027f0 <MX_USART2_UART_Init+0x4c>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027c8:	4b09      	ldr	r3, [pc, #36]	@ (80027f0 <MX_USART2_UART_Init+0x4c>)
 80027ca:	220c      	movs	r2, #12
 80027cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ce:	4b08      	ldr	r3, [pc, #32]	@ (80027f0 <MX_USART2_UART_Init+0x4c>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027d4:	4b06      	ldr	r3, [pc, #24]	@ (80027f0 <MX_USART2_UART_Init+0x4c>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027da:	4805      	ldr	r0, [pc, #20]	@ (80027f0 <MX_USART2_UART_Init+0x4c>)
 80027dc:	f003 fc74 	bl	80060c8 <HAL_UART_Init>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80027e6:	f000 f90f 	bl	8002a08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	20001cf4 	.word	0x20001cf4
 80027f4:	40004400 	.word	0x40004400

080027f8 <MX_USART6_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_Init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  husart6.Instance = USART6;
 80027fc:	4b12      	ldr	r3, [pc, #72]	@ (8002848 <MX_USART6_Init+0x50>)
 80027fe:	4a13      	ldr	r2, [pc, #76]	@ (800284c <MX_USART6_Init+0x54>)
 8002800:	601a      	str	r2, [r3, #0]
  husart6.Init.BaudRate = 2625000;
 8002802:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <MX_USART6_Init+0x50>)
 8002804:	4a12      	ldr	r2, [pc, #72]	@ (8002850 <MX_USART6_Init+0x58>)
 8002806:	605a      	str	r2, [r3, #4]
  husart6.Init.WordLength = USART_WORDLENGTH_9B;
 8002808:	4b0f      	ldr	r3, [pc, #60]	@ (8002848 <MX_USART6_Init+0x50>)
 800280a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800280e:	609a      	str	r2, [r3, #8]
  husart6.Init.StopBits = USART_STOPBITS_1;
 8002810:	4b0d      	ldr	r3, [pc, #52]	@ (8002848 <MX_USART6_Init+0x50>)
 8002812:	2200      	movs	r2, #0
 8002814:	60da      	str	r2, [r3, #12]
  husart6.Init.Parity = USART_PARITY_NONE;
 8002816:	4b0c      	ldr	r3, [pc, #48]	@ (8002848 <MX_USART6_Init+0x50>)
 8002818:	2200      	movs	r2, #0
 800281a:	611a      	str	r2, [r3, #16]
  husart6.Init.Mode = USART_MODE_TX;
 800281c:	4b0a      	ldr	r3, [pc, #40]	@ (8002848 <MX_USART6_Init+0x50>)
 800281e:	2208      	movs	r2, #8
 8002820:	615a      	str	r2, [r3, #20]
  husart6.Init.CLKPolarity = USART_POLARITY_LOW;
 8002822:	4b09      	ldr	r3, [pc, #36]	@ (8002848 <MX_USART6_Init+0x50>)
 8002824:	2200      	movs	r2, #0
 8002826:	619a      	str	r2, [r3, #24]
  husart6.Init.CLKPhase = USART_PHASE_1EDGE;
 8002828:	4b07      	ldr	r3, [pc, #28]	@ (8002848 <MX_USART6_Init+0x50>)
 800282a:	2200      	movs	r2, #0
 800282c:	61da      	str	r2, [r3, #28]
  husart6.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 800282e:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <MX_USART6_Init+0x50>)
 8002830:	2200      	movs	r2, #0
 8002832:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart6) != HAL_OK)
 8002834:	4804      	ldr	r0, [pc, #16]	@ (8002848 <MX_USART6_Init+0x50>)
 8002836:	f004 fcb3 	bl	80071a0 <HAL_USART_Init>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <MX_USART6_Init+0x4c>
  {
    Error_Handler();
 8002840:	f000 f8e2 	bl	8002a08 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002844:	bf00      	nop
 8002846:	bd80      	pop	{r7, pc}
 8002848:	20001d3c 	.word	0x20001d3c
 800284c:	40011400 	.word	0x40011400
 8002850:	00280de8 	.word	0x00280de8

08002854 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	607b      	str	r3, [r7, #4]
 800285e:	4b1f      	ldr	r3, [pc, #124]	@ (80028dc <MX_DMA_Init+0x88>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002862:	4a1e      	ldr	r2, [pc, #120]	@ (80028dc <MX_DMA_Init+0x88>)
 8002864:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002868:	6313      	str	r3, [r2, #48]	@ 0x30
 800286a:	4b1c      	ldr	r3, [pc, #112]	@ (80028dc <MX_DMA_Init+0x88>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002872:	607b      	str	r3, [r7, #4]
 8002874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	603b      	str	r3, [r7, #0]
 800287a:	4b18      	ldr	r3, [pc, #96]	@ (80028dc <MX_DMA_Init+0x88>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287e:	4a17      	ldr	r2, [pc, #92]	@ (80028dc <MX_DMA_Init+0x88>)
 8002880:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002884:	6313      	str	r3, [r2, #48]	@ 0x30
 8002886:	4b15      	ldr	r3, [pc, #84]	@ (80028dc <MX_DMA_Init+0x88>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800288e:	603b      	str	r3, [r7, #0]
 8002890:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8002892:	2200      	movs	r2, #0
 8002894:	2105      	movs	r1, #5
 8002896:	2010      	movs	r0, #16
 8002898:	f001 fab9 	bl	8003e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800289c:	2010      	movs	r0, #16
 800289e:	f001 fad2 	bl	8003e46 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 80028a2:	2200      	movs	r2, #0
 80028a4:	2101      	movs	r1, #1
 80028a6:	2038      	movs	r0, #56	@ 0x38
 80028a8:	f001 fab1 	bl	8003e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80028ac:	2038      	movs	r0, #56	@ 0x38
 80028ae:	f001 faca 	bl	8003e46 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 3, 0);
 80028b2:	2200      	movs	r2, #0
 80028b4:	2103      	movs	r1, #3
 80028b6:	203a      	movs	r0, #58	@ 0x3a
 80028b8:	f001 faa9 	bl	8003e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80028bc:	203a      	movs	r0, #58	@ 0x3a
 80028be:	f001 fac2 	bl	8003e46 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80028c2:	2200      	movs	r2, #0
 80028c4:	2105      	movs	r1, #5
 80028c6:	2045      	movs	r0, #69	@ 0x45
 80028c8:	f001 faa1 	bl	8003e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80028cc:	2045      	movs	r0, #69	@ 0x45
 80028ce:	f001 faba 	bl	8003e46 <HAL_NVIC_EnableIRQ>

}
 80028d2:	bf00      	nop
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	40023800 	.word	0x40023800

080028e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b08a      	sub	sp, #40	@ 0x28
 80028e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e6:	f107 0314 	add.w	r3, r7, #20
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	605a      	str	r2, [r3, #4]
 80028f0:	609a      	str	r2, [r3, #8]
 80028f2:	60da      	str	r2, [r3, #12]
 80028f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	613b      	str	r3, [r7, #16]
 80028fa:	4b39      	ldr	r3, [pc, #228]	@ (80029e0 <MX_GPIO_Init+0x100>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	4a38      	ldr	r2, [pc, #224]	@ (80029e0 <MX_GPIO_Init+0x100>)
 8002900:	f043 0301 	orr.w	r3, r3, #1
 8002904:	6313      	str	r3, [r2, #48]	@ 0x30
 8002906:	4b36      	ldr	r3, [pc, #216]	@ (80029e0 <MX_GPIO_Init+0x100>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	613b      	str	r3, [r7, #16]
 8002910:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002912:	2300      	movs	r3, #0
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	4b32      	ldr	r3, [pc, #200]	@ (80029e0 <MX_GPIO_Init+0x100>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291a:	4a31      	ldr	r2, [pc, #196]	@ (80029e0 <MX_GPIO_Init+0x100>)
 800291c:	f043 0304 	orr.w	r3, r3, #4
 8002920:	6313      	str	r3, [r2, #48]	@ 0x30
 8002922:	4b2f      	ldr	r3, [pc, #188]	@ (80029e0 <MX_GPIO_Init+0x100>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002926:	f003 0304 	and.w	r3, r3, #4
 800292a:	60fb      	str	r3, [r7, #12]
 800292c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800292e:	2300      	movs	r3, #0
 8002930:	60bb      	str	r3, [r7, #8]
 8002932:	4b2b      	ldr	r3, [pc, #172]	@ (80029e0 <MX_GPIO_Init+0x100>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002936:	4a2a      	ldr	r2, [pc, #168]	@ (80029e0 <MX_GPIO_Init+0x100>)
 8002938:	f043 0302 	orr.w	r3, r3, #2
 800293c:	6313      	str	r3, [r2, #48]	@ 0x30
 800293e:	4b28      	ldr	r3, [pc, #160]	@ (80029e0 <MX_GPIO_Init+0x100>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	60bb      	str	r3, [r7, #8]
 8002948:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	607b      	str	r3, [r7, #4]
 800294e:	4b24      	ldr	r3, [pc, #144]	@ (80029e0 <MX_GPIO_Init+0x100>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002952:	4a23      	ldr	r2, [pc, #140]	@ (80029e0 <MX_GPIO_Init+0x100>)
 8002954:	f043 0310 	orr.w	r3, r3, #16
 8002958:	6313      	str	r3, [r2, #48]	@ 0x30
 800295a:	4b21      	ldr	r3, [pc, #132]	@ (80029e0 <MX_GPIO_Init+0x100>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295e:	f003 0310 	and.w	r3, r3, #16
 8002962:	607b      	str	r3, [r7, #4]
 8002964:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_LED_GPIO_Port, BT_LED_Pin, GPIO_PIN_RESET);
 8002966:	2200      	movs	r2, #0
 8002968:	2140      	movs	r1, #64	@ 0x40
 800296a:	481e      	ldr	r0, [pc, #120]	@ (80029e4 <MX_GPIO_Init+0x104>)
 800296c:	f002 f83c 	bl	80049e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BT_LED_Pin */
  GPIO_InitStruct.Pin = BT_LED_Pin;
 8002970:	2340      	movs	r3, #64	@ 0x40
 8002972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002974:	2301      	movs	r3, #1
 8002976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297c:	2300      	movs	r3, #0
 800297e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_LED_GPIO_Port, &GPIO_InitStruct);
 8002980:	f107 0314 	add.w	r3, r7, #20
 8002984:	4619      	mov	r1, r3
 8002986:	4817      	ldr	r0, [pc, #92]	@ (80029e4 <MX_GPIO_Init+0x104>)
 8002988:	f001 fe7a 	bl	8004680 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT_STATE_Pin */
  GPIO_InitStruct.Pin = BT_STATE_Pin;
 800298c:	2310      	movs	r3, #16
 800298e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002990:	2300      	movs	r3, #0
 8002992:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002994:	2302      	movs	r3, #2
 8002996:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BT_STATE_GPIO_Port, &GPIO_InitStruct);
 8002998:	f107 0314 	add.w	r3, r7, #20
 800299c:	4619      	mov	r1, r3
 800299e:	4812      	ldr	r0, [pc, #72]	@ (80029e8 <MX_GPIO_Init+0x108>)
 80029a0:	f001 fe6e 	bl	8004680 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_RESET_Pin */
  GPIO_InitStruct.Pin = BTN_RESET_Pin;
 80029a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029aa:	2300      	movs	r3, #0
 80029ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80029ae:	2302      	movs	r3, #2
 80029b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_RESET_GPIO_Port, &GPIO_InitStruct);
 80029b2:	f107 0314 	add.w	r3, r7, #20
 80029b6:	4619      	mov	r1, r3
 80029b8:	480c      	ldr	r0, [pc, #48]	@ (80029ec <MX_GPIO_Init+0x10c>)
 80029ba:	f001 fe61 	bl	8004680 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_SPI_Pin BTN_USART_Pin */
  GPIO_InitStruct.Pin = BTN_SPI_Pin|BTN_USART_Pin;
 80029be:	2303      	movs	r3, #3
 80029c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029c2:	2300      	movs	r3, #0
 80029c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80029c6:	2302      	movs	r3, #2
 80029c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029ca:	f107 0314 	add.w	r3, r7, #20
 80029ce:	4619      	mov	r1, r3
 80029d0:	4807      	ldr	r0, [pc, #28]	@ (80029f0 <MX_GPIO_Init+0x110>)
 80029d2:	f001 fe55 	bl	8004680 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80029d6:	bf00      	nop
 80029d8:	3728      	adds	r7, #40	@ 0x28
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40020000 	.word	0x40020000
 80029e8:	40020800 	.word	0x40020800
 80029ec:	40020400 	.word	0x40020400
 80029f0:	40021000 	.word	0x40021000

080029f4 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
    // This is where you would set a flag, e.g.
    // g_transfer_complete = 1;
    // Your main loop can then check this flag before
    // filling the buffer with new data and calling show_leds() again.
}
 80029fc:	bf00      	nop
 80029fe:	370c      	adds	r7, #12
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a0c:	b672      	cpsid	i
}
 8002a0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a10:	bf00      	nop
 8002a12:	e7fd      	b.n	8002a10 <Error_Handler+0x8>

08002a14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	607b      	str	r3, [r7, #4]
 8002a1e:	4b10      	ldr	r3, [pc, #64]	@ (8002a60 <HAL_MspInit+0x4c>)
 8002a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a22:	4a0f      	ldr	r2, [pc, #60]	@ (8002a60 <HAL_MspInit+0x4c>)
 8002a24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a60 <HAL_MspInit+0x4c>)
 8002a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a32:	607b      	str	r3, [r7, #4]
 8002a34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a36:	2300      	movs	r3, #0
 8002a38:	603b      	str	r3, [r7, #0]
 8002a3a:	4b09      	ldr	r3, [pc, #36]	@ (8002a60 <HAL_MspInit+0x4c>)
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3e:	4a08      	ldr	r2, [pc, #32]	@ (8002a60 <HAL_MspInit+0x4c>)
 8002a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a44:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a46:	4b06      	ldr	r3, [pc, #24]	@ (8002a60 <HAL_MspInit+0x4c>)
 8002a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a4e:	603b      	str	r3, [r7, #0]
 8002a50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	40023800 	.word	0x40023800

08002a64 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b08c      	sub	sp, #48	@ 0x30
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a6c:	f107 031c 	add.w	r3, r7, #28
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	605a      	str	r2, [r3, #4]
 8002a76:	609a      	str	r2, [r3, #8]
 8002a78:	60da      	str	r2, [r3, #12]
 8002a7a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a5e      	ldr	r2, [pc, #376]	@ (8002bfc <HAL_ADC_MspInit+0x198>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d158      	bne.n	8002b38 <HAL_ADC_MspInit+0xd4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	61bb      	str	r3, [r7, #24]
 8002a8a:	4b5d      	ldr	r3, [pc, #372]	@ (8002c00 <HAL_ADC_MspInit+0x19c>)
 8002a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8e:	4a5c      	ldr	r2, [pc, #368]	@ (8002c00 <HAL_ADC_MspInit+0x19c>)
 8002a90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a94:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a96:	4b5a      	ldr	r3, [pc, #360]	@ (8002c00 <HAL_ADC_MspInit+0x19c>)
 8002a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a9e:	61bb      	str	r3, [r7, #24]
 8002aa0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	4b56      	ldr	r3, [pc, #344]	@ (8002c00 <HAL_ADC_MspInit+0x19c>)
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aaa:	4a55      	ldr	r2, [pc, #340]	@ (8002c00 <HAL_ADC_MspInit+0x19c>)
 8002aac:	f043 0301 	orr.w	r3, r3, #1
 8002ab0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ab2:	4b53      	ldr	r3, [pc, #332]	@ (8002c00 <HAL_ADC_MspInit+0x19c>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aca:	f107 031c 	add.w	r3, r7, #28
 8002ace:	4619      	mov	r1, r3
 8002ad0:	484c      	ldr	r0, [pc, #304]	@ (8002c04 <HAL_ADC_MspInit+0x1a0>)
 8002ad2:	f001 fdd5 	bl	8004680 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002ad6:	4b4c      	ldr	r3, [pc, #304]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002ad8:	4a4c      	ldr	r2, [pc, #304]	@ (8002c0c <HAL_ADC_MspInit+0x1a8>)
 8002ada:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002adc:	4b4a      	ldr	r3, [pc, #296]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ae2:	4b49      	ldr	r3, [pc, #292]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ae8:	4b47      	ldr	r3, [pc, #284]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002aee:	4b46      	ldr	r3, [pc, #280]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002af0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002af4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002af6:	4b44      	ldr	r3, [pc, #272]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002af8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002afc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002afe:	4b42      	ldr	r3, [pc, #264]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002b00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b04:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002b06:	4b40      	ldr	r3, [pc, #256]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002b08:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b0c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002b0e:	4b3e      	ldr	r3, [pc, #248]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b14:	4b3c      	ldr	r3, [pc, #240]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002b1a:	483b      	ldr	r0, [pc, #236]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002b1c:	f001 f9ae 	bl	8003e7c <HAL_DMA_Init>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002b26:	f7ff ff6f 	bl	8002a08 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a36      	ldr	r2, [pc, #216]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002b2e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002b30:	4a35      	ldr	r2, [pc, #212]	@ (8002c08 <HAL_ADC_MspInit+0x1a4>)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002b36:	e05d      	b.n	8002bf4 <HAL_ADC_MspInit+0x190>
  else if(hadc->Instance==ADC2)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a34      	ldr	r2, [pc, #208]	@ (8002c10 <HAL_ADC_MspInit+0x1ac>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d158      	bne.n	8002bf4 <HAL_ADC_MspInit+0x190>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	613b      	str	r3, [r7, #16]
 8002b46:	4b2e      	ldr	r3, [pc, #184]	@ (8002c00 <HAL_ADC_MspInit+0x19c>)
 8002b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b4a:	4a2d      	ldr	r2, [pc, #180]	@ (8002c00 <HAL_ADC_MspInit+0x19c>)
 8002b4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b50:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b52:	4b2b      	ldr	r3, [pc, #172]	@ (8002c00 <HAL_ADC_MspInit+0x19c>)
 8002b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b5a:	613b      	str	r3, [r7, #16]
 8002b5c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60fb      	str	r3, [r7, #12]
 8002b62:	4b27      	ldr	r3, [pc, #156]	@ (8002c00 <HAL_ADC_MspInit+0x19c>)
 8002b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b66:	4a26      	ldr	r2, [pc, #152]	@ (8002c00 <HAL_ADC_MspInit+0x19c>)
 8002b68:	f043 0301 	orr.w	r3, r3, #1
 8002b6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b6e:	4b24      	ldr	r3, [pc, #144]	@ (8002c00 <HAL_ADC_MspInit+0x19c>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	60fb      	str	r3, [r7, #12]
 8002b78:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b82:	2300      	movs	r3, #0
 8002b84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b86:	f107 031c 	add.w	r3, r7, #28
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	481d      	ldr	r0, [pc, #116]	@ (8002c04 <HAL_ADC_MspInit+0x1a0>)
 8002b8e:	f001 fd77 	bl	8004680 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8002b92:	4b20      	ldr	r3, [pc, #128]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002b94:	4a20      	ldr	r2, [pc, #128]	@ (8002c18 <HAL_ADC_MspInit+0x1b4>)
 8002b96:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8002b98:	4b1e      	ldr	r3, [pc, #120]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002b9a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b9e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8002bac:	4b19      	ldr	r3, [pc, #100]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002bae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bb2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002bb4:	4b17      	ldr	r3, [pc, #92]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002bb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002bba:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002bbc:	4b15      	ldr	r3, [pc, #84]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002bbe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002bc2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002bc4:	4b13      	ldr	r3, [pc, #76]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002bc6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002bca:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002bcc:	4b11      	ldr	r3, [pc, #68]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bd2:	4b10      	ldr	r3, [pc, #64]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002bd8:	480e      	ldr	r0, [pc, #56]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002bda:	f001 f94f 	bl	8003e7c <HAL_DMA_Init>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <HAL_ADC_MspInit+0x184>
      Error_Handler();
 8002be4:	f7ff ff10 	bl	8002a08 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a0a      	ldr	r2, [pc, #40]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002bec:	639a      	str	r2, [r3, #56]	@ 0x38
 8002bee:	4a09      	ldr	r2, [pc, #36]	@ (8002c14 <HAL_ADC_MspInit+0x1b0>)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002bf4:	bf00      	nop
 8002bf6:	3730      	adds	r7, #48	@ 0x30
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	40012000 	.word	0x40012000
 8002c00:	40023800 	.word	0x40023800
 8002c04:	40020000 	.word	0x40020000
 8002c08:	20001aec 	.word	0x20001aec
 8002c0c:	40026410 	.word	0x40026410
 8002c10:	40012100 	.word	0x40012100
 8002c14:	20001b4c 	.word	0x20001b4c
 8002c18:	40026440 	.word	0x40026440

08002c1c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b08a      	sub	sp, #40	@ 0x28
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c24:	f107 0314 	add.w	r3, r7, #20
 8002c28:	2200      	movs	r2, #0
 8002c2a:	601a      	str	r2, [r3, #0]
 8002c2c:	605a      	str	r2, [r3, #4]
 8002c2e:	609a      	str	r2, [r3, #8]
 8002c30:	60da      	str	r2, [r3, #12]
 8002c32:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a43      	ldr	r2, [pc, #268]	@ (8002d48 <HAL_SPI_MspInit+0x12c>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d17f      	bne.n	8002d3e <HAL_SPI_MspInit+0x122>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c3e:	2300      	movs	r3, #0
 8002c40:	613b      	str	r3, [r7, #16]
 8002c42:	4b42      	ldr	r3, [pc, #264]	@ (8002d4c <HAL_SPI_MspInit+0x130>)
 8002c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c46:	4a41      	ldr	r2, [pc, #260]	@ (8002d4c <HAL_SPI_MspInit+0x130>)
 8002c48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c4e:	4b3f      	ldr	r3, [pc, #252]	@ (8002d4c <HAL_SPI_MspInit+0x130>)
 8002c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c56:	613b      	str	r3, [r7, #16]
 8002c58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60fb      	str	r3, [r7, #12]
 8002c5e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d4c <HAL_SPI_MspInit+0x130>)
 8002c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c62:	4a3a      	ldr	r2, [pc, #232]	@ (8002d4c <HAL_SPI_MspInit+0x130>)
 8002c64:	f043 0304 	orr.w	r3, r3, #4
 8002c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c6a:	4b38      	ldr	r3, [pc, #224]	@ (8002d4c <HAL_SPI_MspInit+0x130>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6e:	f003 0304 	and.w	r3, r3, #4
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c76:	2300      	movs	r3, #0
 8002c78:	60bb      	str	r3, [r7, #8]
 8002c7a:	4b34      	ldr	r3, [pc, #208]	@ (8002d4c <HAL_SPI_MspInit+0x130>)
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7e:	4a33      	ldr	r2, [pc, #204]	@ (8002d4c <HAL_SPI_MspInit+0x130>)
 8002c80:	f043 0302 	orr.w	r3, r3, #2
 8002c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c86:	4b31      	ldr	r3, [pc, #196]	@ (8002d4c <HAL_SPI_MspInit+0x130>)
 8002c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	60bb      	str	r3, [r7, #8]
 8002c90:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002c92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c98:	2302      	movs	r3, #2
 8002c9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002ca4:	2306      	movs	r3, #6
 8002ca6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ca8:	f107 0314 	add.w	r3, r7, #20
 8002cac:	4619      	mov	r1, r3
 8002cae:	4828      	ldr	r0, [pc, #160]	@ (8002d50 <HAL_SPI_MspInit+0x134>)
 8002cb0:	f001 fce6 	bl	8004680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002cb4:	2320      	movs	r3, #32
 8002cb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb8:	2302      	movs	r3, #2
 8002cba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002cc4:	2306      	movs	r3, #6
 8002cc6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc8:	f107 0314 	add.w	r3, r7, #20
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4821      	ldr	r0, [pc, #132]	@ (8002d54 <HAL_SPI_MspInit+0x138>)
 8002cd0:	f001 fcd6 	bl	8004680 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8002cd4:	4b20      	ldr	r3, [pc, #128]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002cd6:	4a21      	ldr	r2, [pc, #132]	@ (8002d5c <HAL_SPI_MspInit+0x140>)
 8002cd8:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8002cda:	4b1f      	ldr	r3, [pc, #124]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002ce2:	2240      	movs	r2, #64	@ 0x40
 8002ce4:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ce6:	4b1c      	ldr	r3, [pc, #112]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002cec:	4b1a      	ldr	r3, [pc, #104]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002cee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cf2:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cf4:	4b18      	ldr	r3, [pc, #96]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cfa:	4b17      	ldr	r3, [pc, #92]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8002d00:	4b15      	ldr	r3, [pc, #84]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d06:	4b14      	ldr	r3, [pc, #80]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d0c:	4b12      	ldr	r3, [pc, #72]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002d12:	4811      	ldr	r0, [pc, #68]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002d14:	f001 f8b2 	bl	8003e7c <HAL_DMA_Init>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8002d1e:	f7ff fe73 	bl	8002a08 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a0c      	ldr	r2, [pc, #48]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002d26:	649a      	str	r2, [r3, #72]	@ 0x48
 8002d28:	4a0b      	ldr	r2, [pc, #44]	@ (8002d58 <HAL_SPI_MspInit+0x13c>)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002d2e:	2200      	movs	r2, #0
 8002d30:	2100      	movs	r1, #0
 8002d32:	2033      	movs	r0, #51	@ 0x33
 8002d34:	f001 f86b 	bl	8003e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002d38:	2033      	movs	r0, #51	@ 0x33
 8002d3a:	f001 f884 	bl	8003e46 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002d3e:	bf00      	nop
 8002d40:	3728      	adds	r7, #40	@ 0x28
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	40003c00 	.word	0x40003c00
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	40020800 	.word	0x40020800
 8002d54:	40020400 	.word	0x40020400
 8002d58:	20001c04 	.word	0x20001c04
 8002d5c:	40026088 	.word	0x40026088

08002d60 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d70:	d10e      	bne.n	8002d90 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d72:	2300      	movs	r3, #0
 8002d74:	60fb      	str	r3, [r7, #12]
 8002d76:	4b13      	ldr	r3, [pc, #76]	@ (8002dc4 <HAL_TIM_Base_MspInit+0x64>)
 8002d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7a:	4a12      	ldr	r2, [pc, #72]	@ (8002dc4 <HAL_TIM_Base_MspInit+0x64>)
 8002d7c:	f043 0301 	orr.w	r3, r3, #1
 8002d80:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d82:	4b10      	ldr	r3, [pc, #64]	@ (8002dc4 <HAL_TIM_Base_MspInit+0x64>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	60fb      	str	r3, [r7, #12]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002d8e:	e012      	b.n	8002db6 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a0c      	ldr	r2, [pc, #48]	@ (8002dc8 <HAL_TIM_Base_MspInit+0x68>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d10d      	bne.n	8002db6 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60bb      	str	r3, [r7, #8]
 8002d9e:	4b09      	ldr	r3, [pc, #36]	@ (8002dc4 <HAL_TIM_Base_MspInit+0x64>)
 8002da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da2:	4a08      	ldr	r2, [pc, #32]	@ (8002dc4 <HAL_TIM_Base_MspInit+0x64>)
 8002da4:	f043 0302 	orr.w	r3, r3, #2
 8002da8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002daa:	4b06      	ldr	r3, [pc, #24]	@ (8002dc4 <HAL_TIM_Base_MspInit+0x64>)
 8002dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	60bb      	str	r3, [r7, #8]
 8002db4:	68bb      	ldr	r3, [r7, #8]
}
 8002db6:	bf00      	nop
 8002db8:	3714      	adds	r7, #20
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	40000400 	.word	0x40000400

08002dcc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b08a      	sub	sp, #40	@ 0x28
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd4:	f107 0314 	add.w	r3, r7, #20
 8002dd8:	2200      	movs	r2, #0
 8002dda:	601a      	str	r2, [r3, #0]
 8002ddc:	605a      	str	r2, [r3, #4]
 8002dde:	609a      	str	r2, [r3, #8]
 8002de0:	60da      	str	r2, [r3, #12]
 8002de2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a1d      	ldr	r2, [pc, #116]	@ (8002e60 <HAL_UART_MspInit+0x94>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d133      	bne.n	8002e56 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002dee:	2300      	movs	r3, #0
 8002df0:	613b      	str	r3, [r7, #16]
 8002df2:	4b1c      	ldr	r3, [pc, #112]	@ (8002e64 <HAL_UART_MspInit+0x98>)
 8002df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df6:	4a1b      	ldr	r2, [pc, #108]	@ (8002e64 <HAL_UART_MspInit+0x98>)
 8002df8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dfe:	4b19      	ldr	r3, [pc, #100]	@ (8002e64 <HAL_UART_MspInit+0x98>)
 8002e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e06:	613b      	str	r3, [r7, #16]
 8002e08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	60fb      	str	r3, [r7, #12]
 8002e0e:	4b15      	ldr	r3, [pc, #84]	@ (8002e64 <HAL_UART_MspInit+0x98>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e12:	4a14      	ldr	r2, [pc, #80]	@ (8002e64 <HAL_UART_MspInit+0x98>)
 8002e14:	f043 0301 	orr.w	r3, r3, #1
 8002e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e1a:	4b12      	ldr	r3, [pc, #72]	@ (8002e64 <HAL_UART_MspInit+0x98>)
 8002e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	60fb      	str	r3, [r7, #12]
 8002e24:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e26:	230c      	movs	r3, #12
 8002e28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e32:	2303      	movs	r3, #3
 8002e34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e36:	2307      	movs	r3, #7
 8002e38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e3a:	f107 0314 	add.w	r3, r7, #20
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4809      	ldr	r0, [pc, #36]	@ (8002e68 <HAL_UART_MspInit+0x9c>)
 8002e42:	f001 fc1d 	bl	8004680 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002e46:	2200      	movs	r2, #0
 8002e48:	2102      	movs	r1, #2
 8002e4a:	2026      	movs	r0, #38	@ 0x26
 8002e4c:	f000 ffdf 	bl	8003e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002e50:	2026      	movs	r0, #38	@ 0x26
 8002e52:	f000 fff8 	bl	8003e46 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002e56:	bf00      	nop
 8002e58:	3728      	adds	r7, #40	@ 0x28
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	40004400 	.word	0x40004400
 8002e64:	40023800 	.word	0x40023800
 8002e68:	40020000 	.word	0x40020000

08002e6c <HAL_USART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param husart: USART handle pointer
  * @retval None
  */
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b08a      	sub	sp, #40	@ 0x28
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e74:	f107 0314 	add.w	r3, r7, #20
 8002e78:	2200      	movs	r2, #0
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	605a      	str	r2, [r3, #4]
 8002e7e:	609a      	str	r2, [r3, #8]
 8002e80:	60da      	str	r2, [r3, #12]
 8002e82:	611a      	str	r2, [r3, #16]
  if(husart->Instance==USART6)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a34      	ldr	r2, [pc, #208]	@ (8002f5c <HAL_USART_MspInit+0xf0>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d162      	bne.n	8002f54 <HAL_USART_MspInit+0xe8>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002e8e:	2300      	movs	r3, #0
 8002e90:	613b      	str	r3, [r7, #16]
 8002e92:	4b33      	ldr	r3, [pc, #204]	@ (8002f60 <HAL_USART_MspInit+0xf4>)
 8002e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e96:	4a32      	ldr	r2, [pc, #200]	@ (8002f60 <HAL_USART_MspInit+0xf4>)
 8002e98:	f043 0320 	orr.w	r3, r3, #32
 8002e9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e9e:	4b30      	ldr	r3, [pc, #192]	@ (8002f60 <HAL_USART_MspInit+0xf4>)
 8002ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea2:	f003 0320 	and.w	r3, r3, #32
 8002ea6:	613b      	str	r3, [r7, #16]
 8002ea8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eaa:	2300      	movs	r3, #0
 8002eac:	60fb      	str	r3, [r7, #12]
 8002eae:	4b2c      	ldr	r3, [pc, #176]	@ (8002f60 <HAL_USART_MspInit+0xf4>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb2:	4a2b      	ldr	r2, [pc, #172]	@ (8002f60 <HAL_USART_MspInit+0xf4>)
 8002eb4:	f043 0304 	orr.w	r3, r3, #4
 8002eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eba:	4b29      	ldr	r3, [pc, #164]	@ (8002f60 <HAL_USART_MspInit+0xf4>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ebe:	f003 0304 	and.w	r3, r3, #4
 8002ec2:	60fb      	str	r3, [r7, #12]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    PC8     ------> USART6_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8002ec6:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002eca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ecc:	2302      	movs	r3, #2
 8002ece:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002ed8:	2308      	movs	r3, #8
 8002eda:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002edc:	f107 0314 	add.w	r3, r7, #20
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4820      	ldr	r0, [pc, #128]	@ (8002f64 <HAL_USART_MspInit+0xf8>)
 8002ee4:	f001 fbcc 	bl	8004680 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002ee8:	4b1f      	ldr	r3, [pc, #124]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002eea:	4a20      	ldr	r2, [pc, #128]	@ (8002f6c <HAL_USART_MspInit+0x100>)
 8002eec:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8002eee:	4b1e      	ldr	r3, [pc, #120]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002ef0:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002ef4:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ef6:	4b1c      	ldr	r3, [pc, #112]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002ef8:	2240      	movs	r2, #64	@ 0x40
 8002efa:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002efc:	4b1a      	ldr	r3, [pc, #104]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f02:	4b19      	ldr	r3, [pc, #100]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002f04:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f08:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f0a:	4b17      	ldr	r3, [pc, #92]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f10:	4b15      	ldr	r3, [pc, #84]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002f16:	4b14      	ldr	r3, [pc, #80]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f1c:	4b12      	ldr	r3, [pc, #72]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f22:	4b11      	ldr	r3, [pc, #68]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002f28:	480f      	ldr	r0, [pc, #60]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002f2a:	f000 ffa7 	bl	8003e7c <HAL_DMA_Init>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <HAL_USART_MspInit+0xcc>
    {
      Error_Handler();
 8002f34:	f7ff fd68 	bl	8002a08 <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart6_tx);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a0b      	ldr	r2, [pc, #44]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002f3c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f68 <HAL_USART_MspInit+0xfc>)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002f44:	2200      	movs	r2, #0
 8002f46:	2100      	movs	r1, #0
 8002f48:	2047      	movs	r0, #71	@ 0x47
 8002f4a:	f000 ff60 	bl	8003e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002f4e:	2047      	movs	r0, #71	@ 0x47
 8002f50:	f000 ff79 	bl	8003e46 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8002f54:	bf00      	nop
 8002f56:	3728      	adds	r7, #40	@ 0x28
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	40011400 	.word	0x40011400
 8002f60:	40023800 	.word	0x40023800
 8002f64:	40020800 	.word	0x40020800
 8002f68:	20001d80 	.word	0x20001d80
 8002f6c:	400264a0 	.word	0x400264a0

08002f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f74:	bf00      	nop
 8002f76:	e7fd      	b.n	8002f74 <NMI_Handler+0x4>

08002f78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f7c:	bf00      	nop
 8002f7e:	e7fd      	b.n	8002f7c <HardFault_Handler+0x4>

08002f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f84:	bf00      	nop
 8002f86:	e7fd      	b.n	8002f84 <MemManage_Handler+0x4>

08002f88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f8c:	bf00      	nop
 8002f8e:	e7fd      	b.n	8002f8c <BusFault_Handler+0x4>

08002f90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f94:	bf00      	nop
 8002f96:	e7fd      	b.n	8002f94 <UsageFault_Handler+0x4>

08002f98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f9c:	bf00      	nop
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr

08002fa6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002faa:	bf00      	nop
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fb8:	bf00      	nop
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fc6:	f000 f99d 	bl	8003304 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fca:	bf00      	nop
 8002fcc:	bd80      	pop	{r7, pc}
	...

08002fd0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002fd4:	4802      	ldr	r0, [pc, #8]	@ (8002fe0 <DMA1_Stream5_IRQHandler+0x10>)
 8002fd6:	f001 f8e9 	bl	80041ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002fda:	bf00      	nop
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	20001c04 	.word	0x20001c04

08002fe4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002fe8:	4802      	ldr	r0, [pc, #8]	@ (8002ff4 <USART2_IRQHandler+0x10>)
 8002fea:	f003 f96d 	bl	80062c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002fee:	bf00      	nop
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20001cf4 	.word	0x20001cf4

08002ff8 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002ffc:	4802      	ldr	r0, [pc, #8]	@ (8003008 <SPI3_IRQHandler+0x10>)
 8002ffe:	f002 faa1 	bl	8005544 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8003002:	bf00      	nop
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	20001bac 	.word	0x20001bac

0800300c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003010:	4802      	ldr	r0, [pc, #8]	@ (800301c <DMA2_Stream0_IRQHandler+0x10>)
 8003012:	f001 f8cb 	bl	80041ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003016:	bf00      	nop
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	20001aec 	.word	0x20001aec

08003020 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003024:	4802      	ldr	r0, [pc, #8]	@ (8003030 <DMA2_Stream2_IRQHandler+0x10>)
 8003026:	f001 f8c1 	bl	80041ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800302a:	bf00      	nop
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	20001b4c 	.word	0x20001b4c

08003034 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8003038:	4802      	ldr	r0, [pc, #8]	@ (8003044 <DMA2_Stream6_IRQHandler+0x10>)
 800303a:	f001 f8b7 	bl	80041ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800303e:	bf00      	nop
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	20001d80 	.word	0x20001d80

08003048 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_USART_IRQHandler(&husart6);
 800304c:	4802      	ldr	r0, [pc, #8]	@ (8003058 <USART6_IRQHandler+0x10>)
 800304e:	f004 f969 	bl	8007324 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	20001d3c 	.word	0x20001d3c

0800305c <_getpid>:
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
 8003060:	2301      	movs	r3, #1
 8003062:	4618      	mov	r0, r3
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <_kill>:
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
 8003076:	f006 fb19 	bl	80096ac <__errno>
 800307a:	4603      	mov	r3, r0
 800307c:	2216      	movs	r2, #22
 800307e:	601a      	str	r2, [r3, #0]
 8003080:	f04f 33ff 	mov.w	r3, #4294967295
 8003084:	4618      	mov	r0, r3
 8003086:	3708      	adds	r7, #8
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <_exit>:
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	f04f 31ff 	mov.w	r1, #4294967295
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f7ff ffe7 	bl	800306c <_kill>
 800309e:	bf00      	nop
 80030a0:	e7fd      	b.n	800309e <_exit+0x12>

080030a2 <_read>:
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b086      	sub	sp, #24
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	60f8      	str	r0, [r7, #12]
 80030aa:	60b9      	str	r1, [r7, #8]
 80030ac:	607a      	str	r2, [r7, #4]
 80030ae:	2300      	movs	r3, #0
 80030b0:	617b      	str	r3, [r7, #20]
 80030b2:	e00a      	b.n	80030ca <_read+0x28>
 80030b4:	f3af 8000 	nop.w
 80030b8:	4601      	mov	r1, r0
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	1c5a      	adds	r2, r3, #1
 80030be:	60ba      	str	r2, [r7, #8]
 80030c0:	b2ca      	uxtb	r2, r1
 80030c2:	701a      	strb	r2, [r3, #0]
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	3301      	adds	r3, #1
 80030c8:	617b      	str	r3, [r7, #20]
 80030ca:	697a      	ldr	r2, [r7, #20]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	dbf0      	blt.n	80030b4 <_read+0x12>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4618      	mov	r0, r3
 80030d6:	3718      	adds	r7, #24
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <_write>:
 80030dc:	b580      	push	{r7, lr}
 80030de:	b086      	sub	sp, #24
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	607a      	str	r2, [r7, #4]
 80030e8:	2300      	movs	r3, #0
 80030ea:	617b      	str	r3, [r7, #20]
 80030ec:	e009      	b.n	8003102 <_write+0x26>
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	1c5a      	adds	r2, r3, #1
 80030f2:	60ba      	str	r2, [r7, #8]
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	4618      	mov	r0, r3
 80030f8:	f3af 8000 	nop.w
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	3301      	adds	r3, #1
 8003100:	617b      	str	r3, [r7, #20]
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	429a      	cmp	r2, r3
 8003108:	dbf1      	blt.n	80030ee <_write+0x12>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4618      	mov	r0, r3
 800310e:	3718      	adds	r7, #24
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}

08003114 <_close>:
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	f04f 33ff 	mov.w	r3, #4294967295
 8003120:	4618      	mov	r0, r3
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <_fstat>:
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800313c:	605a      	str	r2, [r3, #4]
 800313e:	2300      	movs	r3, #0
 8003140:	4618      	mov	r0, r3
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <_isatty>:
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	2301      	movs	r3, #1
 8003156:	4618      	mov	r0, r3
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr

08003162 <_lseek>:
 8003162:	b480      	push	{r7}
 8003164:	b085      	sub	sp, #20
 8003166:	af00      	add	r7, sp, #0
 8003168:	60f8      	str	r0, [r7, #12]
 800316a:	60b9      	str	r1, [r7, #8]
 800316c:	607a      	str	r2, [r7, #4]
 800316e:	2300      	movs	r3, #0
 8003170:	4618      	mov	r0, r3
 8003172:	3714      	adds	r7, #20
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <_sbrk>:
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	4a14      	ldr	r2, [pc, #80]	@ (80031d8 <_sbrk+0x5c>)
 8003186:	4b15      	ldr	r3, [pc, #84]	@ (80031dc <_sbrk+0x60>)
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	617b      	str	r3, [r7, #20]
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	613b      	str	r3, [r7, #16]
 8003190:	4b13      	ldr	r3, [pc, #76]	@ (80031e0 <_sbrk+0x64>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d102      	bne.n	800319e <_sbrk+0x22>
 8003198:	4b11      	ldr	r3, [pc, #68]	@ (80031e0 <_sbrk+0x64>)
 800319a:	4a12      	ldr	r2, [pc, #72]	@ (80031e4 <_sbrk+0x68>)
 800319c:	601a      	str	r2, [r3, #0]
 800319e:	4b10      	ldr	r3, [pc, #64]	@ (80031e0 <_sbrk+0x64>)
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4413      	add	r3, r2
 80031a6:	693a      	ldr	r2, [r7, #16]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d207      	bcs.n	80031bc <_sbrk+0x40>
 80031ac:	f006 fa7e 	bl	80096ac <__errno>
 80031b0:	4603      	mov	r3, r0
 80031b2:	220c      	movs	r2, #12
 80031b4:	601a      	str	r2, [r3, #0]
 80031b6:	f04f 33ff 	mov.w	r3, #4294967295
 80031ba:	e009      	b.n	80031d0 <_sbrk+0x54>
 80031bc:	4b08      	ldr	r3, [pc, #32]	@ (80031e0 <_sbrk+0x64>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	60fb      	str	r3, [r7, #12]
 80031c2:	4b07      	ldr	r3, [pc, #28]	@ (80031e0 <_sbrk+0x64>)
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4413      	add	r3, r2
 80031ca:	4a05      	ldr	r2, [pc, #20]	@ (80031e0 <_sbrk+0x64>)
 80031cc:	6013      	str	r3, [r2, #0]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	20020000 	.word	0x20020000
 80031dc:	00000400 	.word	0x00000400
 80031e0:	20001de4 	.word	0x20001de4
 80031e4:	20001f38 	.word	0x20001f38

080031e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031ec:	4b06      	ldr	r3, [pc, #24]	@ (8003208 <SystemInit+0x20>)
 80031ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f2:	4a05      	ldr	r2, [pc, #20]	@ (8003208 <SystemInit+0x20>)
 80031f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031fc:	bf00      	nop
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	e000ed00 	.word	0xe000ed00

0800320c <Reset_Handler>:
 800320c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003244 <LoopFillZerobss+0xe>
 8003210:	f7ff ffea 	bl	80031e8 <SystemInit>
 8003214:	480c      	ldr	r0, [pc, #48]	@ (8003248 <LoopFillZerobss+0x12>)
 8003216:	490d      	ldr	r1, [pc, #52]	@ (800324c <LoopFillZerobss+0x16>)
 8003218:	4a0d      	ldr	r2, [pc, #52]	@ (8003250 <LoopFillZerobss+0x1a>)
 800321a:	2300      	movs	r3, #0
 800321c:	e002      	b.n	8003224 <LoopCopyDataInit>

0800321e <CopyDataInit>:
 800321e:	58d4      	ldr	r4, [r2, r3]
 8003220:	50c4      	str	r4, [r0, r3]
 8003222:	3304      	adds	r3, #4

08003224 <LoopCopyDataInit>:
 8003224:	18c4      	adds	r4, r0, r3
 8003226:	428c      	cmp	r4, r1
 8003228:	d3f9      	bcc.n	800321e <CopyDataInit>
 800322a:	4a0a      	ldr	r2, [pc, #40]	@ (8003254 <LoopFillZerobss+0x1e>)
 800322c:	4c0a      	ldr	r4, [pc, #40]	@ (8003258 <LoopFillZerobss+0x22>)
 800322e:	2300      	movs	r3, #0
 8003230:	e001      	b.n	8003236 <LoopFillZerobss>

08003232 <FillZerobss>:
 8003232:	6013      	str	r3, [r2, #0]
 8003234:	3204      	adds	r2, #4

08003236 <LoopFillZerobss>:
 8003236:	42a2      	cmp	r2, r4
 8003238:	d3fb      	bcc.n	8003232 <FillZerobss>
 800323a:	f006 fa3d 	bl	80096b8 <__libc_init_array>
 800323e:	f7ff f867 	bl	8002310 <main>
 8003242:	4770      	bx	lr
 8003244:	20020000 	.word	0x20020000
 8003248:	20000000 	.word	0x20000000
 800324c:	20000088 	.word	0x20000088
 8003250:	08028b38 	.word	0x08028b38
 8003254:	20000088 	.word	0x20000088
 8003258:	20001f38 	.word	0x20001f38

0800325c <ADC_IRQHandler>:
 800325c:	e7fe      	b.n	800325c <ADC_IRQHandler>
	...

08003260 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003264:	4b0e      	ldr	r3, [pc, #56]	@ (80032a0 <HAL_Init+0x40>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a0d      	ldr	r2, [pc, #52]	@ (80032a0 <HAL_Init+0x40>)
 800326a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800326e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003270:	4b0b      	ldr	r3, [pc, #44]	@ (80032a0 <HAL_Init+0x40>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a0a      	ldr	r2, [pc, #40]	@ (80032a0 <HAL_Init+0x40>)
 8003276:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800327a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800327c:	4b08      	ldr	r3, [pc, #32]	@ (80032a0 <HAL_Init+0x40>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a07      	ldr	r2, [pc, #28]	@ (80032a0 <HAL_Init+0x40>)
 8003282:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003286:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003288:	2003      	movs	r0, #3
 800328a:	f000 fdb5 	bl	8003df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800328e:	2000      	movs	r0, #0
 8003290:	f000 f808 	bl	80032a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003294:	f7ff fbbe 	bl	8002a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	40023c00 	.word	0x40023c00

080032a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032ac:	4b12      	ldr	r3, [pc, #72]	@ (80032f8 <HAL_InitTick+0x54>)
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	4b12      	ldr	r3, [pc, #72]	@ (80032fc <HAL_InitTick+0x58>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	4619      	mov	r1, r3
 80032b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80032be:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c2:	4618      	mov	r0, r3
 80032c4:	f000 fdcd 	bl	8003e62 <HAL_SYSTICK_Config>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e00e      	b.n	80032f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2b0f      	cmp	r3, #15
 80032d6:	d80a      	bhi.n	80032ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032d8:	2200      	movs	r2, #0
 80032da:	6879      	ldr	r1, [r7, #4]
 80032dc:	f04f 30ff 	mov.w	r0, #4294967295
 80032e0:	f000 fd95 	bl	8003e0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032e4:	4a06      	ldr	r2, [pc, #24]	@ (8003300 <HAL_InitTick+0x5c>)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
 80032ec:	e000      	b.n	80032f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	20000020 	.word	0x20000020
 80032fc:	20000028 	.word	0x20000028
 8003300:	20000024 	.word	0x20000024

08003304 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003308:	4b06      	ldr	r3, [pc, #24]	@ (8003324 <HAL_IncTick+0x20>)
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	461a      	mov	r2, r3
 800330e:	4b06      	ldr	r3, [pc, #24]	@ (8003328 <HAL_IncTick+0x24>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4413      	add	r3, r2
 8003314:	4a04      	ldr	r2, [pc, #16]	@ (8003328 <HAL_IncTick+0x24>)
 8003316:	6013      	str	r3, [r2, #0]
}
 8003318:	bf00      	nop
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	20000028 	.word	0x20000028
 8003328:	20001de8 	.word	0x20001de8

0800332c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  return uwTick;
 8003330:	4b03      	ldr	r3, [pc, #12]	@ (8003340 <HAL_GetTick+0x14>)
 8003332:	681b      	ldr	r3, [r3, #0]
}
 8003334:	4618      	mov	r0, r3
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	20001de8 	.word	0x20001de8

08003344 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800334c:	f7ff ffee 	bl	800332c <HAL_GetTick>
 8003350:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800335c:	d005      	beq.n	800336a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800335e:	4b0a      	ldr	r3, [pc, #40]	@ (8003388 <HAL_Delay+0x44>)
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	461a      	mov	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4413      	add	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800336a:	bf00      	nop
 800336c:	f7ff ffde 	bl	800332c <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	429a      	cmp	r2, r3
 800337a:	d8f7      	bhi.n	800336c <HAL_Delay+0x28>
  {
  }
}
 800337c:	bf00      	nop
 800337e:	bf00      	nop
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	20000028 	.word	0x20000028

0800338c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003394:	2300      	movs	r3, #0
 8003396:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e033      	b.n	800340a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d109      	bne.n	80033be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f7ff fb5a 	bl	8002a64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c2:	f003 0310 	and.w	r3, r3, #16
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d118      	bne.n	80033fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ce:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80033d2:	f023 0302 	bic.w	r3, r3, #2
 80033d6:	f043 0202 	orr.w	r2, r3, #2
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 fabc 	bl	800395c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ee:	f023 0303 	bic.w	r3, r3, #3
 80033f2:	f043 0201 	orr.w	r2, r3, #1
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80033fa:	e001      	b.n	8003400 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003408:	7bfb      	ldrb	r3, [r7, #15]
}
 800340a:	4618      	mov	r0, r3
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
	...

08003414 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b088      	sub	sp, #32
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003420:	2300      	movs	r3, #0
 8003422:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800342e:	2b01      	cmp	r3, #1
 8003430:	d101      	bne.n	8003436 <HAL_ADC_Start_DMA+0x22>
 8003432:	2302      	movs	r3, #2
 8003434:	e0eb      	b.n	800360e <HAL_ADC_Start_DMA+0x1fa>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b01      	cmp	r3, #1
 800344a:	d018      	beq.n	800347e <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	689a      	ldr	r2, [r3, #8]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f042 0201 	orr.w	r2, r2, #1
 800345a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800345c:	4b6e      	ldr	r3, [pc, #440]	@ (8003618 <HAL_ADC_Start_DMA+0x204>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a6e      	ldr	r2, [pc, #440]	@ (800361c <HAL_ADC_Start_DMA+0x208>)
 8003462:	fba2 2303 	umull	r2, r3, r2, r3
 8003466:	0c9a      	lsrs	r2, r3, #18
 8003468:	4613      	mov	r3, r2
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	4413      	add	r3, r2
 800346e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003470:	e002      	b.n	8003478 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	3b01      	subs	r3, #1
 8003476:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1f9      	bne.n	8003472 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003488:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800348c:	d107      	bne.n	800349e <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	689a      	ldr	r2, [r3, #8]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800349c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	f040 80a3 	bne.w	80035f4 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80034b6:	f023 0301 	bic.w	r3, r3, #1
 80034ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d007      	beq.n	80034e0 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80034d8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034ec:	d106      	bne.n	80034fc <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f2:	f023 0206 	bic.w	r2, r3, #6
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	645a      	str	r2, [r3, #68]	@ 0x44
 80034fa:	e002      	b.n	8003502 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800350a:	4b45      	ldr	r3, [pc, #276]	@ (8003620 <HAL_ADC_Start_DMA+0x20c>)
 800350c:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003512:	4a44      	ldr	r2, [pc, #272]	@ (8003624 <HAL_ADC_Start_DMA+0x210>)
 8003514:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800351a:	4a43      	ldr	r2, [pc, #268]	@ (8003628 <HAL_ADC_Start_DMA+0x214>)
 800351c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003522:	4a42      	ldr	r2, [pc, #264]	@ (800362c <HAL_ADC_Start_DMA+0x218>)
 8003524:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800352e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800353e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	689a      	ldr	r2, [r3, #8]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800354e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	334c      	adds	r3, #76	@ 0x4c
 800355a:	4619      	mov	r1, r3
 800355c:	68ba      	ldr	r2, [r7, #8]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f000 fd3a 	bl	8003fd8 <HAL_DMA_Start_IT>
 8003564:	4603      	mov	r3, r0
 8003566:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f003 031f 	and.w	r3, r3, #31
 8003570:	2b00      	cmp	r3, #0
 8003572:	d12a      	bne.n	80035ca <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a2d      	ldr	r2, [pc, #180]	@ (8003630 <HAL_ADC_Start_DMA+0x21c>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d015      	beq.n	80035aa <HAL_ADC_Start_DMA+0x196>
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a2c      	ldr	r2, [pc, #176]	@ (8003634 <HAL_ADC_Start_DMA+0x220>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d105      	bne.n	8003594 <HAL_ADC_Start_DMA+0x180>
 8003588:	4b25      	ldr	r3, [pc, #148]	@ (8003620 <HAL_ADC_Start_DMA+0x20c>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f003 031f 	and.w	r3, r3, #31
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00a      	beq.n	80035aa <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a27      	ldr	r2, [pc, #156]	@ (8003638 <HAL_ADC_Start_DMA+0x224>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d136      	bne.n	800360c <HAL_ADC_Start_DMA+0x1f8>
 800359e:	4b20      	ldr	r3, [pc, #128]	@ (8003620 <HAL_ADC_Start_DMA+0x20c>)
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f003 0310 	and.w	r3, r3, #16
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d130      	bne.n	800360c <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d129      	bne.n	800360c <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	689a      	ldr	r2, [r3, #8]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80035c6:	609a      	str	r2, [r3, #8]
 80035c8:	e020      	b.n	800360c <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a18      	ldr	r2, [pc, #96]	@ (8003630 <HAL_ADC_Start_DMA+0x21c>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d11b      	bne.n	800360c <HAL_ADC_Start_DMA+0x1f8>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d114      	bne.n	800360c <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80035f0:	609a      	str	r2, [r3, #8]
 80035f2:	e00b      	b.n	800360c <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f8:	f043 0210 	orr.w	r2, r3, #16
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003604:	f043 0201 	orr.w	r2, r3, #1
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 800360c:	7ffb      	ldrb	r3, [r7, #31]
}
 800360e:	4618      	mov	r0, r3
 8003610:	3720      	adds	r7, #32
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	20000020 	.word	0x20000020
 800361c:	431bde83 	.word	0x431bde83
 8003620:	40012300 	.word	0x40012300
 8003624:	08003b55 	.word	0x08003b55
 8003628:	08003c0f 	.word	0x08003c0f
 800362c:	08003c2b 	.word	0x08003c2b
 8003630:	40012000 	.word	0x40012000
 8003634:	40012100 	.word	0x40012100
 8003638:	40012200 	.word	0x40012200

0800363c <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003644:	2300      	movs	r3, #0
 8003646:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800364e:	2b01      	cmp	r3, #1
 8003650:	d101      	bne.n	8003656 <HAL_ADC_Stop_DMA+0x1a>
 8003652:	2302      	movs	r3, #2
 8003654:	e048      	b.n	80036e8 <HAL_ADC_Stop_DMA+0xac>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2201      	movs	r2, #1
 800365a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 0201 	bic.w	r2, r2, #1
 800366c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	d130      	bne.n	80036de <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689a      	ldr	r2, [r3, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800368a:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003690:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003694:	b2db      	uxtb	r3, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d10f      	bne.n	80036ba <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800369e:	4618      	mov	r0, r3
 80036a0:	f000 fcf2 	bl	8004088 <HAL_DMA_Abort>
 80036a4:	4603      	mov	r3, r0
 80036a6:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80036a8:	7bfb      	ldrb	r3, [r7, #15]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d005      	beq.n	80036ba <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 80036c8:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ce:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80036d2:	f023 0301 	bic.w	r3, r3, #1
 80036d6:	f043 0201 	orr.w	r2, r3, #1
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80036e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800370c:	bf00      	nop
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003722:	2300      	movs	r3, #0
 8003724:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800372c:	2b01      	cmp	r3, #1
 800372e:	d101      	bne.n	8003734 <HAL_ADC_ConfigChannel+0x1c>
 8003730:	2302      	movs	r3, #2
 8003732:	e105      	b.n	8003940 <HAL_ADC_ConfigChannel+0x228>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2b09      	cmp	r3, #9
 8003742:	d925      	bls.n	8003790 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68d9      	ldr	r1, [r3, #12]
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	b29b      	uxth	r3, r3
 8003750:	461a      	mov	r2, r3
 8003752:	4613      	mov	r3, r2
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	4413      	add	r3, r2
 8003758:	3b1e      	subs	r3, #30
 800375a:	2207      	movs	r2, #7
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	43da      	mvns	r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	400a      	ands	r2, r1
 8003768:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68d9      	ldr	r1, [r3, #12]
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	b29b      	uxth	r3, r3
 800377a:	4618      	mov	r0, r3
 800377c:	4603      	mov	r3, r0
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	4403      	add	r3, r0
 8003782:	3b1e      	subs	r3, #30
 8003784:	409a      	lsls	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	430a      	orrs	r2, r1
 800378c:	60da      	str	r2, [r3, #12]
 800378e:	e022      	b.n	80037d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	6919      	ldr	r1, [r3, #16]
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	b29b      	uxth	r3, r3
 800379c:	461a      	mov	r2, r3
 800379e:	4613      	mov	r3, r2
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	4413      	add	r3, r2
 80037a4:	2207      	movs	r2, #7
 80037a6:	fa02 f303 	lsl.w	r3, r2, r3
 80037aa:	43da      	mvns	r2, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	400a      	ands	r2, r1
 80037b2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	6919      	ldr	r1, [r3, #16]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	4618      	mov	r0, r3
 80037c6:	4603      	mov	r3, r0
 80037c8:	005b      	lsls	r3, r3, #1
 80037ca:	4403      	add	r3, r0
 80037cc:	409a      	lsls	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	430a      	orrs	r2, r1
 80037d4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	2b06      	cmp	r3, #6
 80037dc:	d824      	bhi.n	8003828 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685a      	ldr	r2, [r3, #4]
 80037e8:	4613      	mov	r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	4413      	add	r3, r2
 80037ee:	3b05      	subs	r3, #5
 80037f0:	221f      	movs	r2, #31
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	43da      	mvns	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	400a      	ands	r2, r1
 80037fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	b29b      	uxth	r3, r3
 800380c:	4618      	mov	r0, r3
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	4613      	mov	r3, r2
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	4413      	add	r3, r2
 8003818:	3b05      	subs	r3, #5
 800381a:	fa00 f203 	lsl.w	r2, r0, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	430a      	orrs	r2, r1
 8003824:	635a      	str	r2, [r3, #52]	@ 0x34
 8003826:	e04c      	b.n	80038c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2b0c      	cmp	r3, #12
 800382e:	d824      	bhi.n	800387a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685a      	ldr	r2, [r3, #4]
 800383a:	4613      	mov	r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	4413      	add	r3, r2
 8003840:	3b23      	subs	r3, #35	@ 0x23
 8003842:	221f      	movs	r2, #31
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	43da      	mvns	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	400a      	ands	r2, r1
 8003850:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	b29b      	uxth	r3, r3
 800385e:	4618      	mov	r0, r3
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685a      	ldr	r2, [r3, #4]
 8003864:	4613      	mov	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4413      	add	r3, r2
 800386a:	3b23      	subs	r3, #35	@ 0x23
 800386c:	fa00 f203 	lsl.w	r2, r0, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	430a      	orrs	r2, r1
 8003876:	631a      	str	r2, [r3, #48]	@ 0x30
 8003878:	e023      	b.n	80038c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685a      	ldr	r2, [r3, #4]
 8003884:	4613      	mov	r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	4413      	add	r3, r2
 800388a:	3b41      	subs	r3, #65	@ 0x41
 800388c:	221f      	movs	r2, #31
 800388e:	fa02 f303 	lsl.w	r3, r2, r3
 8003892:	43da      	mvns	r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	400a      	ands	r2, r1
 800389a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	4618      	mov	r0, r3
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	685a      	ldr	r2, [r3, #4]
 80038ae:	4613      	mov	r3, r2
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	4413      	add	r3, r2
 80038b4:	3b41      	subs	r3, #65	@ 0x41
 80038b6:	fa00 f203 	lsl.w	r2, r0, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	430a      	orrs	r2, r1
 80038c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038c2:	4b22      	ldr	r3, [pc, #136]	@ (800394c <HAL_ADC_ConfigChannel+0x234>)
 80038c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a21      	ldr	r2, [pc, #132]	@ (8003950 <HAL_ADC_ConfigChannel+0x238>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d109      	bne.n	80038e4 <HAL_ADC_ConfigChannel+0x1cc>
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2b12      	cmp	r3, #18
 80038d6:	d105      	bne.n	80038e4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a19      	ldr	r2, [pc, #100]	@ (8003950 <HAL_ADC_ConfigChannel+0x238>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d123      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x21e>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2b10      	cmp	r3, #16
 80038f4:	d003      	beq.n	80038fe <HAL_ADC_ConfigChannel+0x1e6>
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2b11      	cmp	r3, #17
 80038fc:	d11b      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2b10      	cmp	r3, #16
 8003910:	d111      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003912:	4b10      	ldr	r3, [pc, #64]	@ (8003954 <HAL_ADC_ConfigChannel+0x23c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a10      	ldr	r2, [pc, #64]	@ (8003958 <HAL_ADC_ConfigChannel+0x240>)
 8003918:	fba2 2303 	umull	r2, r3, r2, r3
 800391c:	0c9a      	lsrs	r2, r3, #18
 800391e:	4613      	mov	r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	4413      	add	r3, r2
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003928:	e002      	b.n	8003930 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	3b01      	subs	r3, #1
 800392e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1f9      	bne.n	800392a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3714      	adds	r7, #20
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr
 800394c:	40012300 	.word	0x40012300
 8003950:	40012000 	.word	0x40012000
 8003954:	20000020 	.word	0x20000020
 8003958:	431bde83 	.word	0x431bde83

0800395c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800395c:	b480      	push	{r7}
 800395e:	b085      	sub	sp, #20
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003964:	4b79      	ldr	r3, [pc, #484]	@ (8003b4c <ADC_Init+0x1f0>)
 8003966:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	431a      	orrs	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	685a      	ldr	r2, [r3, #4]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003990:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	6859      	ldr	r1, [r3, #4]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	021a      	lsls	r2, r3, #8
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80039b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6859      	ldr	r1, [r3, #4]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689a      	ldr	r2, [r3, #8]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	430a      	orrs	r2, r1
 80039c6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	689a      	ldr	r2, [r3, #8]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6899      	ldr	r1, [r3, #8]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68da      	ldr	r2, [r3, #12]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ee:	4a58      	ldr	r2, [pc, #352]	@ (8003b50 <ADC_Init+0x1f4>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d022      	beq.n	8003a3a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	689a      	ldr	r2, [r3, #8]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a02:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	6899      	ldr	r1, [r3, #8]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	430a      	orrs	r2, r1
 8003a14:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	689a      	ldr	r2, [r3, #8]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003a24:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6899      	ldr	r1, [r3, #8]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	430a      	orrs	r2, r1
 8003a36:	609a      	str	r2, [r3, #8]
 8003a38:	e00f      	b.n	8003a5a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689a      	ldr	r2, [r3, #8]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689a      	ldr	r2, [r3, #8]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003a58:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	689a      	ldr	r2, [r3, #8]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0202 	bic.w	r2, r2, #2
 8003a68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6899      	ldr	r1, [r3, #8]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	7e1b      	ldrb	r3, [r3, #24]
 8003a74:	005a      	lsls	r2, r3, #1
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d01b      	beq.n	8003ac0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	685a      	ldr	r2, [r3, #4]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a96:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003aa6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	6859      	ldr	r1, [r3, #4]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	035a      	lsls	r2, r3, #13
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	430a      	orrs	r2, r1
 8003abc:	605a      	str	r2, [r3, #4]
 8003abe:	e007      	b.n	8003ad0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ace:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003ade:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	69db      	ldr	r3, [r3, #28]
 8003aea:	3b01      	subs	r3, #1
 8003aec:	051a      	lsls	r2, r3, #20
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003b04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	6899      	ldr	r1, [r3, #8]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003b12:	025a      	lsls	r2, r3, #9
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	689a      	ldr	r2, [r3, #8]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	6899      	ldr	r1, [r3, #8]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	029a      	lsls	r2, r3, #10
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	609a      	str	r2, [r3, #8]
}
 8003b40:	bf00      	nop
 8003b42:	3714      	adds	r7, #20
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr
 8003b4c:	40012300 	.word	0x40012300
 8003b50:	0f000001 	.word	0x0f000001

08003b54 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b60:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b66:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d13c      	bne.n	8003be8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b72:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d12b      	bne.n	8003be0 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d127      	bne.n	8003be0 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b96:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d006      	beq.n	8003bac <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d119      	bne.n	8003be0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f022 0220 	bic.w	r2, r2, #32
 8003bba:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bcc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d105      	bne.n	8003be0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd8:	f043 0201 	orr.w	r2, r3, #1
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f7fe fa03 	bl	8001fec <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003be6:	e00e      	b.n	8003c06 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bec:	f003 0310 	and.w	r3, r3, #16
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d003      	beq.n	8003bfc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003bf4:	68f8      	ldr	r0, [r7, #12]
 8003bf6:	f7ff fd85 	bl	8003704 <HAL_ADC_ErrorCallback>
}
 8003bfa:	e004      	b.n	8003c06 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	4798      	blx	r3
}
 8003c06:	bf00      	nop
 8003c08:	3710      	adds	r7, #16
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}

08003c0e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c0e:	b580      	push	{r7, lr}
 8003c10:	b084      	sub	sp, #16
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c1a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f7ff fd67 	bl	80036f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c22:	bf00      	nop
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b084      	sub	sp, #16
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c36:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2240      	movs	r2, #64	@ 0x40
 8003c3c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c42:	f043 0204 	orr.w	r2, r3, #4
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f7ff fd5a 	bl	8003704 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c50:	bf00      	nop
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <__NVIC_SetPriorityGrouping>:
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f003 0307 	and.w	r3, r3, #7
 8003c66:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c68:	4b0c      	ldr	r3, [pc, #48]	@ (8003c9c <__NVIC_SetPriorityGrouping+0x44>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c6e:	68ba      	ldr	r2, [r7, #8]
 8003c70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c74:	4013      	ands	r3, r2
 8003c76:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c8a:	4a04      	ldr	r2, [pc, #16]	@ (8003c9c <__NVIC_SetPriorityGrouping+0x44>)
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	60d3      	str	r3, [r2, #12]
}
 8003c90:	bf00      	nop
 8003c92:	3714      	adds	r7, #20
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr
 8003c9c:	e000ed00 	.word	0xe000ed00

08003ca0 <__NVIC_GetPriorityGrouping>:
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ca4:	4b04      	ldr	r3, [pc, #16]	@ (8003cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	0a1b      	lsrs	r3, r3, #8
 8003caa:	f003 0307 	and.w	r3, r3, #7
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr
 8003cb8:	e000ed00 	.word	0xe000ed00

08003cbc <__NVIC_EnableIRQ>:
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	db0b      	blt.n	8003ce6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cce:	79fb      	ldrb	r3, [r7, #7]
 8003cd0:	f003 021f 	and.w	r2, r3, #31
 8003cd4:	4907      	ldr	r1, [pc, #28]	@ (8003cf4 <__NVIC_EnableIRQ+0x38>)
 8003cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cda:	095b      	lsrs	r3, r3, #5
 8003cdc:	2001      	movs	r0, #1
 8003cde:	fa00 f202 	lsl.w	r2, r0, r2
 8003ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	e000e100 	.word	0xe000e100

08003cf8 <__NVIC_SetPriority>:
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	6039      	str	r1, [r7, #0]
 8003d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	db0a      	blt.n	8003d22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	b2da      	uxtb	r2, r3
 8003d10:	490c      	ldr	r1, [pc, #48]	@ (8003d44 <__NVIC_SetPriority+0x4c>)
 8003d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d16:	0112      	lsls	r2, r2, #4
 8003d18:	b2d2      	uxtb	r2, r2
 8003d1a:	440b      	add	r3, r1
 8003d1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003d20:	e00a      	b.n	8003d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	4908      	ldr	r1, [pc, #32]	@ (8003d48 <__NVIC_SetPriority+0x50>)
 8003d28:	79fb      	ldrb	r3, [r7, #7]
 8003d2a:	f003 030f 	and.w	r3, r3, #15
 8003d2e:	3b04      	subs	r3, #4
 8003d30:	0112      	lsls	r2, r2, #4
 8003d32:	b2d2      	uxtb	r2, r2
 8003d34:	440b      	add	r3, r1
 8003d36:	761a      	strb	r2, [r3, #24]
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr
 8003d44:	e000e100 	.word	0xe000e100
 8003d48:	e000ed00 	.word	0xe000ed00

08003d4c <NVIC_EncodePriority>:
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b089      	sub	sp, #36	@ 0x24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f003 0307 	and.w	r3, r3, #7
 8003d5e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	f1c3 0307 	rsb	r3, r3, #7
 8003d66:	2b04      	cmp	r3, #4
 8003d68:	bf28      	it	cs
 8003d6a:	2304      	movcs	r3, #4
 8003d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	3304      	adds	r3, #4
 8003d72:	2b06      	cmp	r3, #6
 8003d74:	d902      	bls.n	8003d7c <NVIC_EncodePriority+0x30>
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	3b03      	subs	r3, #3
 8003d7a:	e000      	b.n	8003d7e <NVIC_EncodePriority+0x32>
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d80:	f04f 32ff 	mov.w	r2, #4294967295
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8a:	43da      	mvns	r2, r3
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	401a      	ands	r2, r3
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d94:	f04f 31ff 	mov.w	r1, #4294967295
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9e:	43d9      	mvns	r1, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003da4:	4313      	orrs	r3, r2
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3724      	adds	r7, #36	@ 0x24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
	...

08003db4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003dc4:	d301      	bcc.n	8003dca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e00f      	b.n	8003dea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dca:	4a0a      	ldr	r2, [pc, #40]	@ (8003df4 <SysTick_Config+0x40>)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dd2:	210f      	movs	r1, #15
 8003dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd8:	f7ff ff8e 	bl	8003cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ddc:	4b05      	ldr	r3, [pc, #20]	@ (8003df4 <SysTick_Config+0x40>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003de2:	4b04      	ldr	r3, [pc, #16]	@ (8003df4 <SysTick_Config+0x40>)
 8003de4:	2207      	movs	r2, #7
 8003de6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003de8:	2300      	movs	r3, #0
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3708      	adds	r7, #8
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	e000e010 	.word	0xe000e010

08003df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f7ff ff29 	bl	8003c58 <__NVIC_SetPriorityGrouping>
}
 8003e06:	bf00      	nop
 8003e08:	3708      	adds	r7, #8
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b086      	sub	sp, #24
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	4603      	mov	r3, r0
 8003e16:	60b9      	str	r1, [r7, #8]
 8003e18:	607a      	str	r2, [r7, #4]
 8003e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e20:	f7ff ff3e 	bl	8003ca0 <__NVIC_GetPriorityGrouping>
 8003e24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	68b9      	ldr	r1, [r7, #8]
 8003e2a:	6978      	ldr	r0, [r7, #20]
 8003e2c:	f7ff ff8e 	bl	8003d4c <NVIC_EncodePriority>
 8003e30:	4602      	mov	r2, r0
 8003e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e36:	4611      	mov	r1, r2
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f7ff ff5d 	bl	8003cf8 <__NVIC_SetPriority>
}
 8003e3e:	bf00      	nop
 8003e40:	3718      	adds	r7, #24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}

08003e46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b082      	sub	sp, #8
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f7ff ff31 	bl	8003cbc <__NVIC_EnableIRQ>
}
 8003e5a:	bf00      	nop
 8003e5c:	3708      	adds	r7, #8
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e62:	b580      	push	{r7, lr}
 8003e64:	b082      	sub	sp, #8
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f7ff ffa2 	bl	8003db4 <SysTick_Config>
 8003e70:	4603      	mov	r3, r0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
	...

08003e7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e84:	2300      	movs	r3, #0
 8003e86:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e88:	f7ff fa50 	bl	800332c <HAL_GetTick>
 8003e8c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d101      	bne.n	8003e98 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e099      	b.n	8003fcc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0201 	bic.w	r2, r2, #1
 8003eb6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eb8:	e00f      	b.n	8003eda <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003eba:	f7ff fa37 	bl	800332c <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	2b05      	cmp	r3, #5
 8003ec6:	d908      	bls.n	8003eda <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2203      	movs	r2, #3
 8003ed2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e078      	b.n	8003fcc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d1e8      	bne.n	8003eba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	4b38      	ldr	r3, [pc, #224]	@ (8003fd4 <HAL_DMA_Init+0x158>)
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685a      	ldr	r2, [r3, #4]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f26:	697a      	ldr	r2, [r7, #20]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f30:	2b04      	cmp	r3, #4
 8003f32:	d107      	bne.n	8003f44 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	697a      	ldr	r2, [r7, #20]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	697a      	ldr	r2, [r7, #20]
 8003f4a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	f023 0307 	bic.w	r3, r3, #7
 8003f5a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f60:	697a      	ldr	r2, [r7, #20]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d117      	bne.n	8003f9e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f72:	697a      	ldr	r2, [r7, #20]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d00e      	beq.n	8003f9e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 fb01 	bl	8004588 <DMA_CheckFifoParam>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d008      	beq.n	8003f9e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2240      	movs	r2, #64	@ 0x40
 8003f90:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e016      	b.n	8003fcc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	697a      	ldr	r2, [r7, #20]
 8003fa4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 fab8 	bl	800451c <DMA_CalcBaseAndBitshift>
 8003fac:	4603      	mov	r3, r0
 8003fae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fb4:	223f      	movs	r2, #63	@ 0x3f
 8003fb6:	409a      	lsls	r2, r3
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3718      	adds	r7, #24
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	f010803f 	.word	0xf010803f

08003fd8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
 8003fe4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d101      	bne.n	8003ffe <HAL_DMA_Start_IT+0x26>
 8003ffa:	2302      	movs	r3, #2
 8003ffc:	e040      	b.n	8004080 <HAL_DMA_Start_IT+0xa8>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2201      	movs	r2, #1
 8004002:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800400c:	b2db      	uxtb	r3, r3
 800400e:	2b01      	cmp	r3, #1
 8004010:	d12f      	bne.n	8004072 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2202      	movs	r2, #2
 8004016:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	68b9      	ldr	r1, [r7, #8]
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f000 fa4a 	bl	80044c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004030:	223f      	movs	r2, #63	@ 0x3f
 8004032:	409a      	lsls	r2, r3
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f042 0216 	orr.w	r2, r2, #22
 8004046:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404c:	2b00      	cmp	r3, #0
 800404e:	d007      	beq.n	8004060 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f042 0208 	orr.w	r2, r2, #8
 800405e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f042 0201 	orr.w	r2, r2, #1
 800406e:	601a      	str	r2, [r3, #0]
 8004070:	e005      	b.n	800407e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800407a:	2302      	movs	r3, #2
 800407c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800407e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004080:	4618      	mov	r0, r3
 8004082:	3718      	adds	r7, #24
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004094:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004096:	f7ff f949 	bl	800332c <HAL_GetTick>
 800409a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d008      	beq.n	80040ba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2280      	movs	r2, #128	@ 0x80
 80040ac:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e052      	b.n	8004160 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f022 0216 	bic.w	r2, r2, #22
 80040c8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	695a      	ldr	r2, [r3, #20]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040d8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d103      	bne.n	80040ea <HAL_DMA_Abort+0x62>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d007      	beq.n	80040fa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f022 0208 	bic.w	r2, r2, #8
 80040f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0201 	bic.w	r2, r2, #1
 8004108:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800410a:	e013      	b.n	8004134 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800410c:	f7ff f90e 	bl	800332c <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b05      	cmp	r3, #5
 8004118:	d90c      	bls.n	8004134 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2220      	movs	r2, #32
 800411e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2203      	movs	r2, #3
 8004124:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e015      	b.n	8004160 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	d1e4      	bne.n	800410c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004146:	223f      	movs	r2, #63	@ 0x3f
 8004148:	409a      	lsls	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004176:	b2db      	uxtb	r3, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d004      	beq.n	8004186 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2280      	movs	r2, #128	@ 0x80
 8004180:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e00c      	b.n	80041a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2205      	movs	r2, #5
 800418a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 0201 	bic.w	r2, r2, #1
 800419c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b086      	sub	sp, #24
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80041b4:	2300      	movs	r3, #0
 80041b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80041b8:	4b8e      	ldr	r3, [pc, #568]	@ (80043f4 <HAL_DMA_IRQHandler+0x248>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a8e      	ldr	r2, [pc, #568]	@ (80043f8 <HAL_DMA_IRQHandler+0x24c>)
 80041be:	fba2 2303 	umull	r2, r3, r2, r3
 80041c2:	0a9b      	lsrs	r3, r3, #10
 80041c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d6:	2208      	movs	r2, #8
 80041d8:	409a      	lsls	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4013      	ands	r3, r2
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d01a      	beq.n	8004218 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d013      	beq.n	8004218 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 0204 	bic.w	r2, r2, #4
 80041fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004204:	2208      	movs	r2, #8
 8004206:	409a      	lsls	r2, r3
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004210:	f043 0201 	orr.w	r2, r3, #1
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800421c:	2201      	movs	r2, #1
 800421e:	409a      	lsls	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	4013      	ands	r3, r2
 8004224:	2b00      	cmp	r3, #0
 8004226:	d012      	beq.n	800424e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00b      	beq.n	800424e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800423a:	2201      	movs	r2, #1
 800423c:	409a      	lsls	r2, r3
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004246:	f043 0202 	orr.w	r2, r3, #2
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004252:	2204      	movs	r2, #4
 8004254:	409a      	lsls	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	4013      	ands	r3, r2
 800425a:	2b00      	cmp	r3, #0
 800425c:	d012      	beq.n	8004284 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00b      	beq.n	8004284 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004270:	2204      	movs	r2, #4
 8004272:	409a      	lsls	r2, r3
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800427c:	f043 0204 	orr.w	r2, r3, #4
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004288:	2210      	movs	r2, #16
 800428a:	409a      	lsls	r2, r3
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	4013      	ands	r3, r2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d043      	beq.n	800431c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0308 	and.w	r3, r3, #8
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d03c      	beq.n	800431c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042a6:	2210      	movs	r2, #16
 80042a8:	409a      	lsls	r2, r3
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d018      	beq.n	80042ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d108      	bne.n	80042dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d024      	beq.n	800431c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	4798      	blx	r3
 80042da:	e01f      	b.n	800431c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d01b      	beq.n	800431c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	4798      	blx	r3
 80042ec:	e016      	b.n	800431c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d107      	bne.n	800430c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f022 0208 	bic.w	r2, r2, #8
 800430a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004310:	2b00      	cmp	r3, #0
 8004312:	d003      	beq.n	800431c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004320:	2220      	movs	r2, #32
 8004322:	409a      	lsls	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	4013      	ands	r3, r2
 8004328:	2b00      	cmp	r3, #0
 800432a:	f000 808f 	beq.w	800444c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0310 	and.w	r3, r3, #16
 8004338:	2b00      	cmp	r3, #0
 800433a:	f000 8087 	beq.w	800444c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004342:	2220      	movs	r2, #32
 8004344:	409a      	lsls	r2, r3
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b05      	cmp	r3, #5
 8004354:	d136      	bne.n	80043c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f022 0216 	bic.w	r2, r2, #22
 8004364:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	695a      	ldr	r2, [r3, #20]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004374:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800437a:	2b00      	cmp	r3, #0
 800437c:	d103      	bne.n	8004386 <HAL_DMA_IRQHandler+0x1da>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004382:	2b00      	cmp	r3, #0
 8004384:	d007      	beq.n	8004396 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f022 0208 	bic.w	r2, r2, #8
 8004394:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800439a:	223f      	movs	r2, #63	@ 0x3f
 800439c:	409a      	lsls	r2, r3
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d07e      	beq.n	80044b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	4798      	blx	r3
        }
        return;
 80043c2:	e079      	b.n	80044b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d01d      	beq.n	800440e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d10d      	bne.n	80043fc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d031      	beq.n	800444c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	4798      	blx	r3
 80043f0:	e02c      	b.n	800444c <HAL_DMA_IRQHandler+0x2a0>
 80043f2:	bf00      	nop
 80043f4:	20000020 	.word	0x20000020
 80043f8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004400:	2b00      	cmp	r3, #0
 8004402:	d023      	beq.n	800444c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	4798      	blx	r3
 800440c:	e01e      	b.n	800444c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004418:	2b00      	cmp	r3, #0
 800441a:	d10f      	bne.n	800443c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f022 0210 	bic.w	r2, r2, #16
 800442a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004450:	2b00      	cmp	r3, #0
 8004452:	d032      	beq.n	80044ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004458:	f003 0301 	and.w	r3, r3, #1
 800445c:	2b00      	cmp	r3, #0
 800445e:	d022      	beq.n	80044a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2205      	movs	r2, #5
 8004464:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f022 0201 	bic.w	r2, r2, #1
 8004476:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	3301      	adds	r3, #1
 800447c:	60bb      	str	r3, [r7, #8]
 800447e:	697a      	ldr	r2, [r7, #20]
 8004480:	429a      	cmp	r2, r3
 8004482:	d307      	bcc.n	8004494 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1f2      	bne.n	8004478 <HAL_DMA_IRQHandler+0x2cc>
 8004492:	e000      	b.n	8004496 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004494:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d005      	beq.n	80044ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	4798      	blx	r3
 80044b6:	e000      	b.n	80044ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80044b8:	bf00      	nop
    }
  }
}
 80044ba:	3718      	adds	r7, #24
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}

080044c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b085      	sub	sp, #20
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	60b9      	str	r1, [r7, #8]
 80044ca:	607a      	str	r2, [r7, #4]
 80044cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80044dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	2b40      	cmp	r3, #64	@ 0x40
 80044ec:	d108      	bne.n	8004500 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68ba      	ldr	r2, [r7, #8]
 80044fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80044fe:	e007      	b.n	8004510 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68ba      	ldr	r2, [r7, #8]
 8004506:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	60da      	str	r2, [r3, #12]
}
 8004510:	bf00      	nop
 8004512:	3714      	adds	r7, #20
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr

0800451c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800451c:	b480      	push	{r7}
 800451e:	b085      	sub	sp, #20
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	b2db      	uxtb	r3, r3
 800452a:	3b10      	subs	r3, #16
 800452c:	4a14      	ldr	r2, [pc, #80]	@ (8004580 <DMA_CalcBaseAndBitshift+0x64>)
 800452e:	fba2 2303 	umull	r2, r3, r2, r3
 8004532:	091b      	lsrs	r3, r3, #4
 8004534:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004536:	4a13      	ldr	r2, [pc, #76]	@ (8004584 <DMA_CalcBaseAndBitshift+0x68>)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	4413      	add	r3, r2
 800453c:	781b      	ldrb	r3, [r3, #0]
 800453e:	461a      	mov	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2b03      	cmp	r3, #3
 8004548:	d909      	bls.n	800455e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004552:	f023 0303 	bic.w	r3, r3, #3
 8004556:	1d1a      	adds	r2, r3, #4
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	659a      	str	r2, [r3, #88]	@ 0x58
 800455c:	e007      	b.n	800456e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004566:	f023 0303 	bic.w	r3, r3, #3
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004572:	4618      	mov	r0, r3
 8004574:	3714      	adds	r7, #20
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	aaaaaaab 	.word	0xaaaaaaab
 8004584:	0800b400 	.word	0x0800b400

08004588 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004588:	b480      	push	{r7}
 800458a:	b085      	sub	sp, #20
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004590:	2300      	movs	r3, #0
 8004592:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004598:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	699b      	ldr	r3, [r3, #24]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d11f      	bne.n	80045e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	2b03      	cmp	r3, #3
 80045a6:	d856      	bhi.n	8004656 <DMA_CheckFifoParam+0xce>
 80045a8:	a201      	add	r2, pc, #4	@ (adr r2, 80045b0 <DMA_CheckFifoParam+0x28>)
 80045aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ae:	bf00      	nop
 80045b0:	080045c1 	.word	0x080045c1
 80045b4:	080045d3 	.word	0x080045d3
 80045b8:	080045c1 	.word	0x080045c1
 80045bc:	08004657 	.word	0x08004657
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d046      	beq.n	800465a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045d0:	e043      	b.n	800465a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80045da:	d140      	bne.n	800465e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045e0:	e03d      	b.n	800465e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045ea:	d121      	bne.n	8004630 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	2b03      	cmp	r3, #3
 80045f0:	d837      	bhi.n	8004662 <DMA_CheckFifoParam+0xda>
 80045f2:	a201      	add	r2, pc, #4	@ (adr r2, 80045f8 <DMA_CheckFifoParam+0x70>)
 80045f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045f8:	08004609 	.word	0x08004609
 80045fc:	0800460f 	.word	0x0800460f
 8004600:	08004609 	.word	0x08004609
 8004604:	08004621 	.word	0x08004621
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	73fb      	strb	r3, [r7, #15]
      break;
 800460c:	e030      	b.n	8004670 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004612:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d025      	beq.n	8004666 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800461e:	e022      	b.n	8004666 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004624:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004628:	d11f      	bne.n	800466a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800462e:	e01c      	b.n	800466a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	2b02      	cmp	r3, #2
 8004634:	d903      	bls.n	800463e <DMA_CheckFifoParam+0xb6>
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	2b03      	cmp	r3, #3
 800463a:	d003      	beq.n	8004644 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800463c:	e018      	b.n	8004670 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	73fb      	strb	r3, [r7, #15]
      break;
 8004642:	e015      	b.n	8004670 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004648:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00e      	beq.n	800466e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	73fb      	strb	r3, [r7, #15]
      break;
 8004654:	e00b      	b.n	800466e <DMA_CheckFifoParam+0xe6>
      break;
 8004656:	bf00      	nop
 8004658:	e00a      	b.n	8004670 <DMA_CheckFifoParam+0xe8>
      break;
 800465a:	bf00      	nop
 800465c:	e008      	b.n	8004670 <DMA_CheckFifoParam+0xe8>
      break;
 800465e:	bf00      	nop
 8004660:	e006      	b.n	8004670 <DMA_CheckFifoParam+0xe8>
      break;
 8004662:	bf00      	nop
 8004664:	e004      	b.n	8004670 <DMA_CheckFifoParam+0xe8>
      break;
 8004666:	bf00      	nop
 8004668:	e002      	b.n	8004670 <DMA_CheckFifoParam+0xe8>
      break;   
 800466a:	bf00      	nop
 800466c:	e000      	b.n	8004670 <DMA_CheckFifoParam+0xe8>
      break;
 800466e:	bf00      	nop
    }
  } 
  
  return status; 
 8004670:	7bfb      	ldrb	r3, [r7, #15]
}
 8004672:	4618      	mov	r0, r3
 8004674:	3714      	adds	r7, #20
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop

08004680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004680:	b480      	push	{r7}
 8004682:	b089      	sub	sp, #36	@ 0x24
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800468a:	2300      	movs	r3, #0
 800468c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800468e:	2300      	movs	r3, #0
 8004690:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004692:	2300      	movs	r3, #0
 8004694:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004696:	2300      	movs	r3, #0
 8004698:	61fb      	str	r3, [r7, #28]
 800469a:	e16b      	b.n	8004974 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800469c:	2201      	movs	r2, #1
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	fa02 f303 	lsl.w	r3, r2, r3
 80046a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	4013      	ands	r3, r2
 80046ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	f040 815a 	bne.w	800496e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f003 0303 	and.w	r3, r3, #3
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d005      	beq.n	80046d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d130      	bne.n	8004734 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	005b      	lsls	r3, r3, #1
 80046dc:	2203      	movs	r2, #3
 80046de:	fa02 f303 	lsl.w	r3, r2, r3
 80046e2:	43db      	mvns	r3, r3
 80046e4:	69ba      	ldr	r2, [r7, #24]
 80046e6:	4013      	ands	r3, r2
 80046e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	68da      	ldr	r2, [r3, #12]
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	005b      	lsls	r3, r3, #1
 80046f2:	fa02 f303 	lsl.w	r3, r2, r3
 80046f6:	69ba      	ldr	r2, [r7, #24]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004708:	2201      	movs	r2, #1
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	fa02 f303 	lsl.w	r3, r2, r3
 8004710:	43db      	mvns	r3, r3
 8004712:	69ba      	ldr	r2, [r7, #24]
 8004714:	4013      	ands	r3, r2
 8004716:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	091b      	lsrs	r3, r3, #4
 800471e:	f003 0201 	and.w	r2, r3, #1
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	fa02 f303 	lsl.w	r3, r2, r3
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	4313      	orrs	r3, r2
 800472c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	69ba      	ldr	r2, [r7, #24]
 8004732:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f003 0303 	and.w	r3, r3, #3
 800473c:	2b03      	cmp	r3, #3
 800473e:	d017      	beq.n	8004770 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	2203      	movs	r2, #3
 800474c:	fa02 f303 	lsl.w	r3, r2, r3
 8004750:	43db      	mvns	r3, r3
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	4013      	ands	r3, r2
 8004756:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	689a      	ldr	r2, [r3, #8]
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	005b      	lsls	r3, r3, #1
 8004760:	fa02 f303 	lsl.w	r3, r2, r3
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	4313      	orrs	r3, r2
 8004768:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	69ba      	ldr	r2, [r7, #24]
 800476e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f003 0303 	and.w	r3, r3, #3
 8004778:	2b02      	cmp	r3, #2
 800477a:	d123      	bne.n	80047c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	08da      	lsrs	r2, r3, #3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	3208      	adds	r2, #8
 8004784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004788:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	f003 0307 	and.w	r3, r3, #7
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	220f      	movs	r2, #15
 8004794:	fa02 f303 	lsl.w	r3, r2, r3
 8004798:	43db      	mvns	r3, r3
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	4013      	ands	r3, r2
 800479e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	691a      	ldr	r2, [r3, #16]
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	f003 0307 	and.w	r3, r3, #7
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	fa02 f303 	lsl.w	r3, r2, r3
 80047b0:	69ba      	ldr	r2, [r7, #24]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	08da      	lsrs	r2, r3, #3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	3208      	adds	r2, #8
 80047be:	69b9      	ldr	r1, [r7, #24]
 80047c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	005b      	lsls	r3, r3, #1
 80047ce:	2203      	movs	r2, #3
 80047d0:	fa02 f303 	lsl.w	r3, r2, r3
 80047d4:	43db      	mvns	r3, r3
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	4013      	ands	r3, r2
 80047da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f003 0203 	and.w	r2, r3, #3
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	005b      	lsls	r3, r3, #1
 80047e8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ec:	69ba      	ldr	r2, [r7, #24]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	69ba      	ldr	r2, [r7, #24]
 80047f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004800:	2b00      	cmp	r3, #0
 8004802:	f000 80b4 	beq.w	800496e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004806:	2300      	movs	r3, #0
 8004808:	60fb      	str	r3, [r7, #12]
 800480a:	4b60      	ldr	r3, [pc, #384]	@ (800498c <HAL_GPIO_Init+0x30c>)
 800480c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800480e:	4a5f      	ldr	r2, [pc, #380]	@ (800498c <HAL_GPIO_Init+0x30c>)
 8004810:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004814:	6453      	str	r3, [r2, #68]	@ 0x44
 8004816:	4b5d      	ldr	r3, [pc, #372]	@ (800498c <HAL_GPIO_Init+0x30c>)
 8004818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800481a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800481e:	60fb      	str	r3, [r7, #12]
 8004820:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004822:	4a5b      	ldr	r2, [pc, #364]	@ (8004990 <HAL_GPIO_Init+0x310>)
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	089b      	lsrs	r3, r3, #2
 8004828:	3302      	adds	r3, #2
 800482a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800482e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	f003 0303 	and.w	r3, r3, #3
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	220f      	movs	r2, #15
 800483a:	fa02 f303 	lsl.w	r3, r2, r3
 800483e:	43db      	mvns	r3, r3
 8004840:	69ba      	ldr	r2, [r7, #24]
 8004842:	4013      	ands	r3, r2
 8004844:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a52      	ldr	r2, [pc, #328]	@ (8004994 <HAL_GPIO_Init+0x314>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d02b      	beq.n	80048a6 <HAL_GPIO_Init+0x226>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a51      	ldr	r2, [pc, #324]	@ (8004998 <HAL_GPIO_Init+0x318>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d025      	beq.n	80048a2 <HAL_GPIO_Init+0x222>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a50      	ldr	r2, [pc, #320]	@ (800499c <HAL_GPIO_Init+0x31c>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d01f      	beq.n	800489e <HAL_GPIO_Init+0x21e>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a4f      	ldr	r2, [pc, #316]	@ (80049a0 <HAL_GPIO_Init+0x320>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d019      	beq.n	800489a <HAL_GPIO_Init+0x21a>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a4e      	ldr	r2, [pc, #312]	@ (80049a4 <HAL_GPIO_Init+0x324>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d013      	beq.n	8004896 <HAL_GPIO_Init+0x216>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a4d      	ldr	r2, [pc, #308]	@ (80049a8 <HAL_GPIO_Init+0x328>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d00d      	beq.n	8004892 <HAL_GPIO_Init+0x212>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a4c      	ldr	r2, [pc, #304]	@ (80049ac <HAL_GPIO_Init+0x32c>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d007      	beq.n	800488e <HAL_GPIO_Init+0x20e>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a4b      	ldr	r2, [pc, #300]	@ (80049b0 <HAL_GPIO_Init+0x330>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d101      	bne.n	800488a <HAL_GPIO_Init+0x20a>
 8004886:	2307      	movs	r3, #7
 8004888:	e00e      	b.n	80048a8 <HAL_GPIO_Init+0x228>
 800488a:	2308      	movs	r3, #8
 800488c:	e00c      	b.n	80048a8 <HAL_GPIO_Init+0x228>
 800488e:	2306      	movs	r3, #6
 8004890:	e00a      	b.n	80048a8 <HAL_GPIO_Init+0x228>
 8004892:	2305      	movs	r3, #5
 8004894:	e008      	b.n	80048a8 <HAL_GPIO_Init+0x228>
 8004896:	2304      	movs	r3, #4
 8004898:	e006      	b.n	80048a8 <HAL_GPIO_Init+0x228>
 800489a:	2303      	movs	r3, #3
 800489c:	e004      	b.n	80048a8 <HAL_GPIO_Init+0x228>
 800489e:	2302      	movs	r3, #2
 80048a0:	e002      	b.n	80048a8 <HAL_GPIO_Init+0x228>
 80048a2:	2301      	movs	r3, #1
 80048a4:	e000      	b.n	80048a8 <HAL_GPIO_Init+0x228>
 80048a6:	2300      	movs	r3, #0
 80048a8:	69fa      	ldr	r2, [r7, #28]
 80048aa:	f002 0203 	and.w	r2, r2, #3
 80048ae:	0092      	lsls	r2, r2, #2
 80048b0:	4093      	lsls	r3, r2
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80048b8:	4935      	ldr	r1, [pc, #212]	@ (8004990 <HAL_GPIO_Init+0x310>)
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	089b      	lsrs	r3, r3, #2
 80048be:	3302      	adds	r3, #2
 80048c0:	69ba      	ldr	r2, [r7, #24]
 80048c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048c6:	4b3b      	ldr	r3, [pc, #236]	@ (80049b4 <HAL_GPIO_Init+0x334>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	43db      	mvns	r3, r3
 80048d0:	69ba      	ldr	r2, [r7, #24]
 80048d2:	4013      	ands	r3, r2
 80048d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d003      	beq.n	80048ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80048e2:	69ba      	ldr	r2, [r7, #24]
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048ea:	4a32      	ldr	r2, [pc, #200]	@ (80049b4 <HAL_GPIO_Init+0x334>)
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048f0:	4b30      	ldr	r3, [pc, #192]	@ (80049b4 <HAL_GPIO_Init+0x334>)
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	43db      	mvns	r3, r3
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	4013      	ands	r3, r2
 80048fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d003      	beq.n	8004914 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	4313      	orrs	r3, r2
 8004912:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004914:	4a27      	ldr	r2, [pc, #156]	@ (80049b4 <HAL_GPIO_Init+0x334>)
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800491a:	4b26      	ldr	r3, [pc, #152]	@ (80049b4 <HAL_GPIO_Init+0x334>)
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	43db      	mvns	r3, r3
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	4013      	ands	r3, r2
 8004928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d003      	beq.n	800493e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004936:	69ba      	ldr	r2, [r7, #24]
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	4313      	orrs	r3, r2
 800493c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800493e:	4a1d      	ldr	r2, [pc, #116]	@ (80049b4 <HAL_GPIO_Init+0x334>)
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004944:	4b1b      	ldr	r3, [pc, #108]	@ (80049b4 <HAL_GPIO_Init+0x334>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	43db      	mvns	r3, r3
 800494e:	69ba      	ldr	r2, [r7, #24]
 8004950:	4013      	ands	r3, r2
 8004952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d003      	beq.n	8004968 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004960:	69ba      	ldr	r2, [r7, #24]
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	4313      	orrs	r3, r2
 8004966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004968:	4a12      	ldr	r2, [pc, #72]	@ (80049b4 <HAL_GPIO_Init+0x334>)
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	3301      	adds	r3, #1
 8004972:	61fb      	str	r3, [r7, #28]
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	2b0f      	cmp	r3, #15
 8004978:	f67f ae90 	bls.w	800469c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800497c:	bf00      	nop
 800497e:	bf00      	nop
 8004980:	3724      	adds	r7, #36	@ 0x24
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	40023800 	.word	0x40023800
 8004990:	40013800 	.word	0x40013800
 8004994:	40020000 	.word	0x40020000
 8004998:	40020400 	.word	0x40020400
 800499c:	40020800 	.word	0x40020800
 80049a0:	40020c00 	.word	0x40020c00
 80049a4:	40021000 	.word	0x40021000
 80049a8:	40021400 	.word	0x40021400
 80049ac:	40021800 	.word	0x40021800
 80049b0:	40021c00 	.word	0x40021c00
 80049b4:	40013c00 	.word	0x40013c00

080049b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b085      	sub	sp, #20
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	460b      	mov	r3, r1
 80049c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	691a      	ldr	r2, [r3, #16]
 80049c8:	887b      	ldrh	r3, [r7, #2]
 80049ca:	4013      	ands	r3, r2
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d002      	beq.n	80049d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80049d0:	2301      	movs	r3, #1
 80049d2:	73fb      	strb	r3, [r7, #15]
 80049d4:	e001      	b.n	80049da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80049d6:	2300      	movs	r3, #0
 80049d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049da:	7bfb      	ldrb	r3, [r7, #15]
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3714      	adds	r7, #20
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	460b      	mov	r3, r1
 80049f2:	807b      	strh	r3, [r7, #2]
 80049f4:	4613      	mov	r3, r2
 80049f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049f8:	787b      	ldrb	r3, [r7, #1]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d003      	beq.n	8004a06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049fe:	887a      	ldrh	r2, [r7, #2]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a04:	e003      	b.n	8004a0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a06:	887b      	ldrh	r3, [r7, #2]
 8004a08:	041a      	lsls	r2, r3, #16
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	619a      	str	r2, [r3, #24]
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
	...

08004a1c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b086      	sub	sp, #24
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d101      	bne.n	8004a2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e267      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0301 	and.w	r3, r3, #1
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d075      	beq.n	8004b26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a3a:	4b88      	ldr	r3, [pc, #544]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f003 030c 	and.w	r3, r3, #12
 8004a42:	2b04      	cmp	r3, #4
 8004a44:	d00c      	beq.n	8004a60 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a46:	4b85      	ldr	r3, [pc, #532]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a4e:	2b08      	cmp	r3, #8
 8004a50:	d112      	bne.n	8004a78 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a52:	4b82      	ldr	r3, [pc, #520]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a5e:	d10b      	bne.n	8004a78 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a60:	4b7e      	ldr	r3, [pc, #504]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d05b      	beq.n	8004b24 <HAL_RCC_OscConfig+0x108>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d157      	bne.n	8004b24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e242      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a80:	d106      	bne.n	8004a90 <HAL_RCC_OscConfig+0x74>
 8004a82:	4b76      	ldr	r3, [pc, #472]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a75      	ldr	r2, [pc, #468]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a8c:	6013      	str	r3, [r2, #0]
 8004a8e:	e01d      	b.n	8004acc <HAL_RCC_OscConfig+0xb0>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a98:	d10c      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x98>
 8004a9a:	4b70      	ldr	r3, [pc, #448]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a6f      	ldr	r2, [pc, #444]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004aa0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	4b6d      	ldr	r3, [pc, #436]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a6c      	ldr	r2, [pc, #432]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ab0:	6013      	str	r3, [r2, #0]
 8004ab2:	e00b      	b.n	8004acc <HAL_RCC_OscConfig+0xb0>
 8004ab4:	4b69      	ldr	r3, [pc, #420]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a68      	ldr	r2, [pc, #416]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004aba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004abe:	6013      	str	r3, [r2, #0]
 8004ac0:	4b66      	ldr	r3, [pc, #408]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a65      	ldr	r2, [pc, #404]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004ac6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004aca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d013      	beq.n	8004afc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad4:	f7fe fc2a 	bl	800332c <HAL_GetTick>
 8004ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ada:	e008      	b.n	8004aee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004adc:	f7fe fc26 	bl	800332c <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b64      	cmp	r3, #100	@ 0x64
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e207      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aee:	4b5b      	ldr	r3, [pc, #364]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d0f0      	beq.n	8004adc <HAL_RCC_OscConfig+0xc0>
 8004afa:	e014      	b.n	8004b26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004afc:	f7fe fc16 	bl	800332c <HAL_GetTick>
 8004b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b02:	e008      	b.n	8004b16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b04:	f7fe fc12 	bl	800332c <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	2b64      	cmp	r3, #100	@ 0x64
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e1f3      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b16:	4b51      	ldr	r3, [pc, #324]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1f0      	bne.n	8004b04 <HAL_RCC_OscConfig+0xe8>
 8004b22:	e000      	b.n	8004b26 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0302 	and.w	r3, r3, #2
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d063      	beq.n	8004bfa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b32:	4b4a      	ldr	r3, [pc, #296]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f003 030c 	and.w	r3, r3, #12
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00b      	beq.n	8004b56 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b3e:	4b47      	ldr	r3, [pc, #284]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b46:	2b08      	cmp	r3, #8
 8004b48:	d11c      	bne.n	8004b84 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b4a:	4b44      	ldr	r3, [pc, #272]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d116      	bne.n	8004b84 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b56:	4b41      	ldr	r3, [pc, #260]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d005      	beq.n	8004b6e <HAL_RCC_OscConfig+0x152>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d001      	beq.n	8004b6e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e1c7      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b6e:	4b3b      	ldr	r3, [pc, #236]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	00db      	lsls	r3, r3, #3
 8004b7c:	4937      	ldr	r1, [pc, #220]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b82:	e03a      	b.n	8004bfa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d020      	beq.n	8004bce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b8c:	4b34      	ldr	r3, [pc, #208]	@ (8004c60 <HAL_RCC_OscConfig+0x244>)
 8004b8e:	2201      	movs	r2, #1
 8004b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b92:	f7fe fbcb 	bl	800332c <HAL_GetTick>
 8004b96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b98:	e008      	b.n	8004bac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b9a:	f7fe fbc7 	bl	800332c <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d901      	bls.n	8004bac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e1a8      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bac:	4b2b      	ldr	r3, [pc, #172]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0302 	and.w	r3, r3, #2
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d0f0      	beq.n	8004b9a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bb8:	4b28      	ldr	r3, [pc, #160]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	00db      	lsls	r3, r3, #3
 8004bc6:	4925      	ldr	r1, [pc, #148]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	600b      	str	r3, [r1, #0]
 8004bcc:	e015      	b.n	8004bfa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bce:	4b24      	ldr	r3, [pc, #144]	@ (8004c60 <HAL_RCC_OscConfig+0x244>)
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd4:	f7fe fbaa 	bl	800332c <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bdc:	f7fe fba6 	bl	800332c <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e187      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bee:	4b1b      	ldr	r3, [pc, #108]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1f0      	bne.n	8004bdc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0308 	and.w	r3, r3, #8
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d036      	beq.n	8004c74 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d016      	beq.n	8004c3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c0e:	4b15      	ldr	r3, [pc, #84]	@ (8004c64 <HAL_RCC_OscConfig+0x248>)
 8004c10:	2201      	movs	r2, #1
 8004c12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c14:	f7fe fb8a 	bl	800332c <HAL_GetTick>
 8004c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c1a:	e008      	b.n	8004c2e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c1c:	f7fe fb86 	bl	800332c <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d901      	bls.n	8004c2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e167      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004c5c <HAL_RCC_OscConfig+0x240>)
 8004c30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c32:	f003 0302 	and.w	r3, r3, #2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d0f0      	beq.n	8004c1c <HAL_RCC_OscConfig+0x200>
 8004c3a:	e01b      	b.n	8004c74 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c3c:	4b09      	ldr	r3, [pc, #36]	@ (8004c64 <HAL_RCC_OscConfig+0x248>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c42:	f7fe fb73 	bl	800332c <HAL_GetTick>
 8004c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c48:	e00e      	b.n	8004c68 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c4a:	f7fe fb6f 	bl	800332c <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d907      	bls.n	8004c68 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e150      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
 8004c5c:	40023800 	.word	0x40023800
 8004c60:	42470000 	.word	0x42470000
 8004c64:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c68:	4b88      	ldr	r3, [pc, #544]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004c6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c6c:	f003 0302 	and.w	r3, r3, #2
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d1ea      	bne.n	8004c4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0304 	and.w	r3, r3, #4
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	f000 8097 	beq.w	8004db0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c82:	2300      	movs	r3, #0
 8004c84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c86:	4b81      	ldr	r3, [pc, #516]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10f      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c92:	2300      	movs	r3, #0
 8004c94:	60bb      	str	r3, [r7, #8]
 8004c96:	4b7d      	ldr	r3, [pc, #500]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9a:	4a7c      	ldr	r2, [pc, #496]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ca2:	4b7a      	ldr	r3, [pc, #488]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004caa:	60bb      	str	r3, [r7, #8]
 8004cac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb2:	4b77      	ldr	r3, [pc, #476]	@ (8004e90 <HAL_RCC_OscConfig+0x474>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d118      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cbe:	4b74      	ldr	r3, [pc, #464]	@ (8004e90 <HAL_RCC_OscConfig+0x474>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a73      	ldr	r2, [pc, #460]	@ (8004e90 <HAL_RCC_OscConfig+0x474>)
 8004cc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cca:	f7fe fb2f 	bl	800332c <HAL_GetTick>
 8004cce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cd0:	e008      	b.n	8004ce4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cd2:	f7fe fb2b 	bl	800332c <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d901      	bls.n	8004ce4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e10c      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce4:	4b6a      	ldr	r3, [pc, #424]	@ (8004e90 <HAL_RCC_OscConfig+0x474>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d0f0      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d106      	bne.n	8004d06 <HAL_RCC_OscConfig+0x2ea>
 8004cf8:	4b64      	ldr	r3, [pc, #400]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004cfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cfc:	4a63      	ldr	r2, [pc, #396]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004cfe:	f043 0301 	orr.w	r3, r3, #1
 8004d02:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d04:	e01c      	b.n	8004d40 <HAL_RCC_OscConfig+0x324>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	2b05      	cmp	r3, #5
 8004d0c:	d10c      	bne.n	8004d28 <HAL_RCC_OscConfig+0x30c>
 8004d0e:	4b5f      	ldr	r3, [pc, #380]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d12:	4a5e      	ldr	r2, [pc, #376]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d14:	f043 0304 	orr.w	r3, r3, #4
 8004d18:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d1a:	4b5c      	ldr	r3, [pc, #368]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d1e:	4a5b      	ldr	r2, [pc, #364]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d20:	f043 0301 	orr.w	r3, r3, #1
 8004d24:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d26:	e00b      	b.n	8004d40 <HAL_RCC_OscConfig+0x324>
 8004d28:	4b58      	ldr	r3, [pc, #352]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d2c:	4a57      	ldr	r2, [pc, #348]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d2e:	f023 0301 	bic.w	r3, r3, #1
 8004d32:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d34:	4b55      	ldr	r3, [pc, #340]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d38:	4a54      	ldr	r2, [pc, #336]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d3a:	f023 0304 	bic.w	r3, r3, #4
 8004d3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d015      	beq.n	8004d74 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d48:	f7fe faf0 	bl	800332c <HAL_GetTick>
 8004d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d4e:	e00a      	b.n	8004d66 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d50:	f7fe faec 	bl	800332c <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e0cb      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d66:	4b49      	ldr	r3, [pc, #292]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d0ee      	beq.n	8004d50 <HAL_RCC_OscConfig+0x334>
 8004d72:	e014      	b.n	8004d9e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d74:	f7fe fada 	bl	800332c <HAL_GetTick>
 8004d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d7a:	e00a      	b.n	8004d92 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d7c:	f7fe fad6 	bl	800332c <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d901      	bls.n	8004d92 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e0b5      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d92:	4b3e      	ldr	r3, [pc, #248]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d1ee      	bne.n	8004d7c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d9e:	7dfb      	ldrb	r3, [r7, #23]
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d105      	bne.n	8004db0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004da4:	4b39      	ldr	r3, [pc, #228]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da8:	4a38      	ldr	r2, [pc, #224]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004daa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	f000 80a1 	beq.w	8004efc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004dba:	4b34      	ldr	r3, [pc, #208]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f003 030c 	and.w	r3, r3, #12
 8004dc2:	2b08      	cmp	r3, #8
 8004dc4:	d05c      	beq.n	8004e80 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d141      	bne.n	8004e52 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dce:	4b31      	ldr	r3, [pc, #196]	@ (8004e94 <HAL_RCC_OscConfig+0x478>)
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd4:	f7fe faaa 	bl	800332c <HAL_GetTick>
 8004dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dda:	e008      	b.n	8004dee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ddc:	f7fe faa6 	bl	800332c <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d901      	bls.n	8004dee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e087      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dee:	4b27      	ldr	r3, [pc, #156]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1f0      	bne.n	8004ddc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	69da      	ldr	r2, [r3, #28]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	431a      	orrs	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e08:	019b      	lsls	r3, r3, #6
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e10:	085b      	lsrs	r3, r3, #1
 8004e12:	3b01      	subs	r3, #1
 8004e14:	041b      	lsls	r3, r3, #16
 8004e16:	431a      	orrs	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e1c:	061b      	lsls	r3, r3, #24
 8004e1e:	491b      	ldr	r1, [pc, #108]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004e20:	4313      	orrs	r3, r2
 8004e22:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e24:	4b1b      	ldr	r3, [pc, #108]	@ (8004e94 <HAL_RCC_OscConfig+0x478>)
 8004e26:	2201      	movs	r2, #1
 8004e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e2a:	f7fe fa7f 	bl	800332c <HAL_GetTick>
 8004e2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e30:	e008      	b.n	8004e44 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e32:	f7fe fa7b 	bl	800332c <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	2b02      	cmp	r3, #2
 8004e3e:	d901      	bls.n	8004e44 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e05c      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e44:	4b11      	ldr	r3, [pc, #68]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d0f0      	beq.n	8004e32 <HAL_RCC_OscConfig+0x416>
 8004e50:	e054      	b.n	8004efc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e52:	4b10      	ldr	r3, [pc, #64]	@ (8004e94 <HAL_RCC_OscConfig+0x478>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e58:	f7fe fa68 	bl	800332c <HAL_GetTick>
 8004e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e5e:	e008      	b.n	8004e72 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e60:	f7fe fa64 	bl	800332c <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e045      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e72:	4b06      	ldr	r3, [pc, #24]	@ (8004e8c <HAL_RCC_OscConfig+0x470>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1f0      	bne.n	8004e60 <HAL_RCC_OscConfig+0x444>
 8004e7e:	e03d      	b.n	8004efc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	699b      	ldr	r3, [r3, #24]
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d107      	bne.n	8004e98 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e038      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
 8004e8c:	40023800 	.word	0x40023800
 8004e90:	40007000 	.word	0x40007000
 8004e94:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e98:	4b1b      	ldr	r3, [pc, #108]	@ (8004f08 <HAL_RCC_OscConfig+0x4ec>)
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	699b      	ldr	r3, [r3, #24]
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d028      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d121      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d11a      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ec8:	4013      	ands	r3, r2
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ece:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d111      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ede:	085b      	lsrs	r3, r3, #1
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d107      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d001      	beq.n	8004efc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e000      	b.n	8004efe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3718      	adds	r7, #24
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	40023800 	.word	0x40023800

08004f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d101      	bne.n	8004f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e0cc      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f20:	4b68      	ldr	r3, [pc, #416]	@ (80050c4 <HAL_RCC_ClockConfig+0x1b8>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	683a      	ldr	r2, [r7, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d90c      	bls.n	8004f48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f2e:	4b65      	ldr	r3, [pc, #404]	@ (80050c4 <HAL_RCC_ClockConfig+0x1b8>)
 8004f30:	683a      	ldr	r2, [r7, #0]
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f36:	4b63      	ldr	r3, [pc, #396]	@ (80050c4 <HAL_RCC_ClockConfig+0x1b8>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0307 	and.w	r3, r3, #7
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d001      	beq.n	8004f48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e0b8      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0302 	and.w	r3, r3, #2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d020      	beq.n	8004f96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0304 	and.w	r3, r3, #4
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d005      	beq.n	8004f6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f60:	4b59      	ldr	r3, [pc, #356]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	4a58      	ldr	r2, [pc, #352]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f6a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0308 	and.w	r3, r3, #8
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d005      	beq.n	8004f84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f78:	4b53      	ldr	r3, [pc, #332]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	4a52      	ldr	r2, [pc, #328]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f84:	4b50      	ldr	r3, [pc, #320]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	494d      	ldr	r1, [pc, #308]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0301 	and.w	r3, r3, #1
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d044      	beq.n	800502c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d107      	bne.n	8004fba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004faa:	4b47      	ldr	r3, [pc, #284]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d119      	bne.n	8004fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e07f      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d003      	beq.n	8004fca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fc6:	2b03      	cmp	r3, #3
 8004fc8:	d107      	bne.n	8004fda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fca:	4b3f      	ldr	r3, [pc, #252]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d109      	bne.n	8004fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e06f      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fda:	4b3b      	ldr	r3, [pc, #236]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0302 	and.w	r3, r3, #2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d101      	bne.n	8004fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e067      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fea:	4b37      	ldr	r3, [pc, #220]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f023 0203 	bic.w	r2, r3, #3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	4934      	ldr	r1, [pc, #208]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ffc:	f7fe f996 	bl	800332c <HAL_GetTick>
 8005000:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005002:	e00a      	b.n	800501a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005004:	f7fe f992 	bl	800332c <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005012:	4293      	cmp	r3, r2
 8005014:	d901      	bls.n	800501a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e04f      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800501a:	4b2b      	ldr	r3, [pc, #172]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	f003 020c 	and.w	r2, r3, #12
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	429a      	cmp	r2, r3
 800502a:	d1eb      	bne.n	8005004 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800502c:	4b25      	ldr	r3, [pc, #148]	@ (80050c4 <HAL_RCC_ClockConfig+0x1b8>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0307 	and.w	r3, r3, #7
 8005034:	683a      	ldr	r2, [r7, #0]
 8005036:	429a      	cmp	r2, r3
 8005038:	d20c      	bcs.n	8005054 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800503a:	4b22      	ldr	r3, [pc, #136]	@ (80050c4 <HAL_RCC_ClockConfig+0x1b8>)
 800503c:	683a      	ldr	r2, [r7, #0]
 800503e:	b2d2      	uxtb	r2, r2
 8005040:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005042:	4b20      	ldr	r3, [pc, #128]	@ (80050c4 <HAL_RCC_ClockConfig+0x1b8>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0307 	and.w	r3, r3, #7
 800504a:	683a      	ldr	r2, [r7, #0]
 800504c:	429a      	cmp	r2, r3
 800504e:	d001      	beq.n	8005054 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e032      	b.n	80050ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0304 	and.w	r3, r3, #4
 800505c:	2b00      	cmp	r3, #0
 800505e:	d008      	beq.n	8005072 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005060:	4b19      	ldr	r3, [pc, #100]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	4916      	ldr	r1, [pc, #88]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 800506e:	4313      	orrs	r3, r2
 8005070:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0308 	and.w	r3, r3, #8
 800507a:	2b00      	cmp	r3, #0
 800507c:	d009      	beq.n	8005092 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800507e:	4b12      	ldr	r3, [pc, #72]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	490e      	ldr	r1, [pc, #56]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 800508e:	4313      	orrs	r3, r2
 8005090:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005092:	f000 f821 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 8005096:	4602      	mov	r2, r0
 8005098:	4b0b      	ldr	r3, [pc, #44]	@ (80050c8 <HAL_RCC_ClockConfig+0x1bc>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	091b      	lsrs	r3, r3, #4
 800509e:	f003 030f 	and.w	r3, r3, #15
 80050a2:	490a      	ldr	r1, [pc, #40]	@ (80050cc <HAL_RCC_ClockConfig+0x1c0>)
 80050a4:	5ccb      	ldrb	r3, [r1, r3]
 80050a6:	fa22 f303 	lsr.w	r3, r2, r3
 80050aa:	4a09      	ldr	r2, [pc, #36]	@ (80050d0 <HAL_RCC_ClockConfig+0x1c4>)
 80050ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80050ae:	4b09      	ldr	r3, [pc, #36]	@ (80050d4 <HAL_RCC_ClockConfig+0x1c8>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4618      	mov	r0, r3
 80050b4:	f7fe f8f6 	bl	80032a4 <HAL_InitTick>

  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3710      	adds	r7, #16
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	40023c00 	.word	0x40023c00
 80050c8:	40023800 	.word	0x40023800
 80050cc:	0800b3e8 	.word	0x0800b3e8
 80050d0:	20000020 	.word	0x20000020
 80050d4:	20000024 	.word	0x20000024

080050d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050dc:	b090      	sub	sp, #64	@ 0x40
 80050de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050e0:	2300      	movs	r3, #0
 80050e2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80050e8:	2300      	movs	r3, #0
 80050ea:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80050ec:	2300      	movs	r3, #0
 80050ee:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050f0:	4b59      	ldr	r3, [pc, #356]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x180>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f003 030c 	and.w	r3, r3, #12
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	d00d      	beq.n	8005118 <HAL_RCC_GetSysClockFreq+0x40>
 80050fc:	2b08      	cmp	r3, #8
 80050fe:	f200 80a1 	bhi.w	8005244 <HAL_RCC_GetSysClockFreq+0x16c>
 8005102:	2b00      	cmp	r3, #0
 8005104:	d002      	beq.n	800510c <HAL_RCC_GetSysClockFreq+0x34>
 8005106:	2b04      	cmp	r3, #4
 8005108:	d003      	beq.n	8005112 <HAL_RCC_GetSysClockFreq+0x3a>
 800510a:	e09b      	b.n	8005244 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800510c:	4b53      	ldr	r3, [pc, #332]	@ (800525c <HAL_RCC_GetSysClockFreq+0x184>)
 800510e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005110:	e09b      	b.n	800524a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005112:	4b53      	ldr	r3, [pc, #332]	@ (8005260 <HAL_RCC_GetSysClockFreq+0x188>)
 8005114:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005116:	e098      	b.n	800524a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005118:	4b4f      	ldr	r3, [pc, #316]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x180>)
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005120:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005122:	4b4d      	ldr	r3, [pc, #308]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x180>)
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d028      	beq.n	8005180 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800512e:	4b4a      	ldr	r3, [pc, #296]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x180>)
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	099b      	lsrs	r3, r3, #6
 8005134:	2200      	movs	r2, #0
 8005136:	623b      	str	r3, [r7, #32]
 8005138:	627a      	str	r2, [r7, #36]	@ 0x24
 800513a:	6a3b      	ldr	r3, [r7, #32]
 800513c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005140:	2100      	movs	r1, #0
 8005142:	4b47      	ldr	r3, [pc, #284]	@ (8005260 <HAL_RCC_GetSysClockFreq+0x188>)
 8005144:	fb03 f201 	mul.w	r2, r3, r1
 8005148:	2300      	movs	r3, #0
 800514a:	fb00 f303 	mul.w	r3, r0, r3
 800514e:	4413      	add	r3, r2
 8005150:	4a43      	ldr	r2, [pc, #268]	@ (8005260 <HAL_RCC_GetSysClockFreq+0x188>)
 8005152:	fba0 1202 	umull	r1, r2, r0, r2
 8005156:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005158:	460a      	mov	r2, r1
 800515a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800515c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800515e:	4413      	add	r3, r2
 8005160:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005164:	2200      	movs	r2, #0
 8005166:	61bb      	str	r3, [r7, #24]
 8005168:	61fa      	str	r2, [r7, #28]
 800516a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800516e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005172:	f7fb fd6b 	bl	8000c4c <__aeabi_uldivmod>
 8005176:	4602      	mov	r2, r0
 8005178:	460b      	mov	r3, r1
 800517a:	4613      	mov	r3, r2
 800517c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800517e:	e053      	b.n	8005228 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005180:	4b35      	ldr	r3, [pc, #212]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x180>)
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	099b      	lsrs	r3, r3, #6
 8005186:	2200      	movs	r2, #0
 8005188:	613b      	str	r3, [r7, #16]
 800518a:	617a      	str	r2, [r7, #20]
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005192:	f04f 0b00 	mov.w	fp, #0
 8005196:	4652      	mov	r2, sl
 8005198:	465b      	mov	r3, fp
 800519a:	f04f 0000 	mov.w	r0, #0
 800519e:	f04f 0100 	mov.w	r1, #0
 80051a2:	0159      	lsls	r1, r3, #5
 80051a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051a8:	0150      	lsls	r0, r2, #5
 80051aa:	4602      	mov	r2, r0
 80051ac:	460b      	mov	r3, r1
 80051ae:	ebb2 080a 	subs.w	r8, r2, sl
 80051b2:	eb63 090b 	sbc.w	r9, r3, fp
 80051b6:	f04f 0200 	mov.w	r2, #0
 80051ba:	f04f 0300 	mov.w	r3, #0
 80051be:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80051c2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80051c6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80051ca:	ebb2 0408 	subs.w	r4, r2, r8
 80051ce:	eb63 0509 	sbc.w	r5, r3, r9
 80051d2:	f04f 0200 	mov.w	r2, #0
 80051d6:	f04f 0300 	mov.w	r3, #0
 80051da:	00eb      	lsls	r3, r5, #3
 80051dc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051e0:	00e2      	lsls	r2, r4, #3
 80051e2:	4614      	mov	r4, r2
 80051e4:	461d      	mov	r5, r3
 80051e6:	eb14 030a 	adds.w	r3, r4, sl
 80051ea:	603b      	str	r3, [r7, #0]
 80051ec:	eb45 030b 	adc.w	r3, r5, fp
 80051f0:	607b      	str	r3, [r7, #4]
 80051f2:	f04f 0200 	mov.w	r2, #0
 80051f6:	f04f 0300 	mov.w	r3, #0
 80051fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051fe:	4629      	mov	r1, r5
 8005200:	028b      	lsls	r3, r1, #10
 8005202:	4621      	mov	r1, r4
 8005204:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005208:	4621      	mov	r1, r4
 800520a:	028a      	lsls	r2, r1, #10
 800520c:	4610      	mov	r0, r2
 800520e:	4619      	mov	r1, r3
 8005210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005212:	2200      	movs	r2, #0
 8005214:	60bb      	str	r3, [r7, #8]
 8005216:	60fa      	str	r2, [r7, #12]
 8005218:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800521c:	f7fb fd16 	bl	8000c4c <__aeabi_uldivmod>
 8005220:	4602      	mov	r2, r0
 8005222:	460b      	mov	r3, r1
 8005224:	4613      	mov	r3, r2
 8005226:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005228:	4b0b      	ldr	r3, [pc, #44]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x180>)
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	0c1b      	lsrs	r3, r3, #16
 800522e:	f003 0303 	and.w	r3, r3, #3
 8005232:	3301      	adds	r3, #1
 8005234:	005b      	lsls	r3, r3, #1
 8005236:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005238:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800523a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005240:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005242:	e002      	b.n	800524a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005244:	4b05      	ldr	r3, [pc, #20]	@ (800525c <HAL_RCC_GetSysClockFreq+0x184>)
 8005246:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005248:	bf00      	nop
    }
  }
  return sysclockfreq;
 800524a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800524c:	4618      	mov	r0, r3
 800524e:	3740      	adds	r7, #64	@ 0x40
 8005250:	46bd      	mov	sp, r7
 8005252:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005256:	bf00      	nop
 8005258:	40023800 	.word	0x40023800
 800525c:	00f42400 	.word	0x00f42400
 8005260:	017d7840 	.word	0x017d7840

08005264 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005264:	b480      	push	{r7}
 8005266:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005268:	4b03      	ldr	r3, [pc, #12]	@ (8005278 <HAL_RCC_GetHCLKFreq+0x14>)
 800526a:	681b      	ldr	r3, [r3, #0]
}
 800526c:	4618      	mov	r0, r3
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	20000020 	.word	0x20000020

0800527c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005280:	f7ff fff0 	bl	8005264 <HAL_RCC_GetHCLKFreq>
 8005284:	4602      	mov	r2, r0
 8005286:	4b05      	ldr	r3, [pc, #20]	@ (800529c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	0a9b      	lsrs	r3, r3, #10
 800528c:	f003 0307 	and.w	r3, r3, #7
 8005290:	4903      	ldr	r1, [pc, #12]	@ (80052a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005292:	5ccb      	ldrb	r3, [r1, r3]
 8005294:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005298:	4618      	mov	r0, r3
 800529a:	bd80      	pop	{r7, pc}
 800529c:	40023800 	.word	0x40023800
 80052a0:	0800b3f8 	.word	0x0800b3f8

080052a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80052a8:	f7ff ffdc 	bl	8005264 <HAL_RCC_GetHCLKFreq>
 80052ac:	4602      	mov	r2, r0
 80052ae:	4b05      	ldr	r3, [pc, #20]	@ (80052c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	0b5b      	lsrs	r3, r3, #13
 80052b4:	f003 0307 	and.w	r3, r3, #7
 80052b8:	4903      	ldr	r1, [pc, #12]	@ (80052c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052ba:	5ccb      	ldrb	r3, [r1, r3]
 80052bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	40023800 	.word	0x40023800
 80052c8:	0800b3f8 	.word	0x0800b3f8

080052cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b082      	sub	sp, #8
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d101      	bne.n	80052de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e07b      	b.n	80053d6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d108      	bne.n	80052f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052ee:	d009      	beq.n	8005304 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	61da      	str	r2, [r3, #28]
 80052f6:	e005      	b.n	8005304 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d106      	bne.n	8005324 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f7fd fc7c 	bl	8002c1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2202      	movs	r2, #2
 8005328:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800533a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800534c:	431a      	orrs	r2, r3
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005356:	431a      	orrs	r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	691b      	ldr	r3, [r3, #16]
 800535c:	f003 0302 	and.w	r3, r3, #2
 8005360:	431a      	orrs	r2, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	695b      	ldr	r3, [r3, #20]
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	431a      	orrs	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	699b      	ldr	r3, [r3, #24]
 8005370:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005374:	431a      	orrs	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	69db      	ldr	r3, [r3, #28]
 800537a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800537e:	431a      	orrs	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a1b      	ldr	r3, [r3, #32]
 8005384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005388:	ea42 0103 	orr.w	r1, r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005390:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	430a      	orrs	r2, r1
 800539a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	0c1b      	lsrs	r3, r3, #16
 80053a2:	f003 0104 	and.w	r1, r3, #4
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053aa:	f003 0210 	and.w	r2, r3, #16
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	430a      	orrs	r2, r1
 80053b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	69da      	ldr	r2, [r3, #28]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3708      	adds	r7, #8
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	4613      	mov	r3, r2
 80053ec:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d001      	beq.n	80053fe <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80053fa:	2302      	movs	r3, #2
 80053fc:	e097      	b.n	800552e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d002      	beq.n	800540a <HAL_SPI_Transmit_DMA+0x2a>
 8005404:	88fb      	ldrh	r3, [r7, #6]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e08f      	b.n	800552e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005414:	2b01      	cmp	r3, #1
 8005416:	d101      	bne.n	800541c <HAL_SPI_Transmit_DMA+0x3c>
 8005418:	2302      	movs	r3, #2
 800541a:	e088      	b.n	800552e <HAL_SPI_Transmit_DMA+0x14e>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2203      	movs	r2, #3
 8005428:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	68ba      	ldr	r2, [r7, #8]
 8005436:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	88fa      	ldrh	r2, [r7, #6]
 800543c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	88fa      	ldrh	r2, [r7, #6]
 8005442:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2200      	movs	r2, #0
 800545a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800546a:	d10f      	bne.n	800548c <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800547a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800548a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005490:	4a29      	ldr	r2, [pc, #164]	@ (8005538 <HAL_SPI_Transmit_DMA+0x158>)
 8005492:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005498:	4a28      	ldr	r2, [pc, #160]	@ (800553c <HAL_SPI_Transmit_DMA+0x15c>)
 800549a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054a0:	4a27      	ldr	r2, [pc, #156]	@ (8005540 <HAL_SPI_Transmit_DMA+0x160>)
 80054a2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054a8:	2200      	movs	r2, #0
 80054aa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b4:	4619      	mov	r1, r3
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	330c      	adds	r3, #12
 80054bc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054c2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80054c4:	f7fe fd88 	bl	8003fd8 <HAL_DMA_Start_IT>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00b      	beq.n	80054e6 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d2:	f043 0210 	orr.w	r2, r3, #16
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e023      	b.n	800552e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f0:	2b40      	cmp	r3, #64	@ 0x40
 80054f2:	d007      	beq.n	8005504 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005502:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f042 0220 	orr.w	r2, r2, #32
 800551a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	685a      	ldr	r2, [r3, #4]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f042 0202 	orr.w	r2, r2, #2
 800552a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	08005815 	.word	0x08005815
 800553c:	0800576d 	.word	0x0800576d
 8005540:	08005831 	.word	0x08005831

08005544 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b088      	sub	sp, #32
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800555c:	69bb      	ldr	r3, [r7, #24]
 800555e:	099b      	lsrs	r3, r3, #6
 8005560:	f003 0301 	and.w	r3, r3, #1
 8005564:	2b00      	cmp	r3, #0
 8005566:	d10f      	bne.n	8005588 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00a      	beq.n	8005588 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005572:	69fb      	ldr	r3, [r7, #28]
 8005574:	099b      	lsrs	r3, r3, #6
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b00      	cmp	r3, #0
 800557c:	d004      	beq.n	8005588 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	4798      	blx	r3
    return;
 8005586:	e0d7      	b.n	8005738 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005588:	69bb      	ldr	r3, [r7, #24]
 800558a:	085b      	lsrs	r3, r3, #1
 800558c:	f003 0301 	and.w	r3, r3, #1
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00a      	beq.n	80055aa <HAL_SPI_IRQHandler+0x66>
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	09db      	lsrs	r3, r3, #7
 8005598:	f003 0301 	and.w	r3, r3, #1
 800559c:	2b00      	cmp	r3, #0
 800559e:	d004      	beq.n	80055aa <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	4798      	blx	r3
    return;
 80055a8:	e0c6      	b.n	8005738 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	095b      	lsrs	r3, r3, #5
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d10c      	bne.n	80055d0 <HAL_SPI_IRQHandler+0x8c>
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	099b      	lsrs	r3, r3, #6
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d106      	bne.n	80055d0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80055c2:	69bb      	ldr	r3, [r7, #24]
 80055c4:	0a1b      	lsrs	r3, r3, #8
 80055c6:	f003 0301 	and.w	r3, r3, #1
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	f000 80b4 	beq.w	8005738 <HAL_SPI_IRQHandler+0x1f4>
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	095b      	lsrs	r3, r3, #5
 80055d4:	f003 0301 	and.w	r3, r3, #1
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f000 80ad 	beq.w	8005738 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	099b      	lsrs	r3, r3, #6
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d023      	beq.n	8005632 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	2b03      	cmp	r3, #3
 80055f4:	d011      	beq.n	800561a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055fa:	f043 0204 	orr.w	r2, r3, #4
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005602:	2300      	movs	r3, #0
 8005604:	617b      	str	r3, [r7, #20]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	617b      	str	r3, [r7, #20]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	617b      	str	r3, [r7, #20]
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	e00b      	b.n	8005632 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800561a:	2300      	movs	r3, #0
 800561c:	613b      	str	r3, [r7, #16]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	613b      	str	r3, [r7, #16]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	613b      	str	r3, [r7, #16]
 800562e:	693b      	ldr	r3, [r7, #16]
        return;
 8005630:	e082      	b.n	8005738 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	095b      	lsrs	r3, r3, #5
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d014      	beq.n	8005668 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005642:	f043 0201 	orr.w	r2, r3, #1
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800564a:	2300      	movs	r3, #0
 800564c:	60fb      	str	r3, [r7, #12]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	60fb      	str	r3, [r7, #12]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005664:	601a      	str	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	0a1b      	lsrs	r3, r3, #8
 800566c:	f003 0301 	and.w	r3, r3, #1
 8005670:	2b00      	cmp	r3, #0
 8005672:	d00c      	beq.n	800568e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005678:	f043 0208 	orr.w	r2, r3, #8
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005680:	2300      	movs	r3, #0
 8005682:	60bb      	str	r3, [r7, #8]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	60bb      	str	r3, [r7, #8]
 800568c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005692:	2b00      	cmp	r3, #0
 8005694:	d04f      	beq.n	8005736 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	685a      	ldr	r2, [r3, #4]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80056a4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2201      	movs	r2, #1
 80056aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	f003 0302 	and.w	r3, r3, #2
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d104      	bne.n	80056c2 <HAL_SPI_IRQHandler+0x17e>
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	f003 0301 	and.w	r3, r3, #1
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d034      	beq.n	800572c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0203 	bic.w	r2, r2, #3
 80056d0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d011      	beq.n	80056fe <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056de:	4a18      	ldr	r2, [pc, #96]	@ (8005740 <HAL_SPI_IRQHandler+0x1fc>)
 80056e0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7fe fd3e 	bl	8004168 <HAL_DMA_Abort_IT>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d005      	beq.n	80056fe <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056f6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005702:	2b00      	cmp	r3, #0
 8005704:	d016      	beq.n	8005734 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800570a:	4a0d      	ldr	r2, [pc, #52]	@ (8005740 <HAL_SPI_IRQHandler+0x1fc>)
 800570c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005712:	4618      	mov	r0, r3
 8005714:	f7fe fd28 	bl	8004168 <HAL_DMA_Abort_IT>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d00a      	beq.n	8005734 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005722:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800572a:	e003      	b.n	8005734 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 f813 	bl	8005758 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005732:	e000      	b.n	8005736 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005734:	bf00      	nop
    return;
 8005736:	bf00      	nop
  }
}
 8005738:	3720      	adds	r7, #32
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	08005871 	.word	0x08005871

08005744 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800574c:	bf00      	nop
 800574e:	370c      	adds	r7, #12
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005760:	bf00      	nop
 8005762:	370c      	adds	r7, #12
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005778:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800577a:	f7fd fdd7 	bl	800332c <HAL_GetTick>
 800577e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800578a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800578e:	d03b      	beq.n	8005808 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	685a      	ldr	r2, [r3, #4]
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f022 0220 	bic.w	r2, r2, #32
 800579e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	685a      	ldr	r2, [r3, #4]
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f022 0202 	bic.w	r2, r2, #2
 80057ae:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	2164      	movs	r1, #100	@ 0x64
 80057b4:	6978      	ldr	r0, [r7, #20]
 80057b6:	f000 f8f7 	bl	80059a8 <SPI_EndRxTxTransaction>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d005      	beq.n	80057cc <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057c4:	f043 0220 	orr.w	r2, r3, #32
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d10a      	bne.n	80057ea <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057d4:	2300      	movs	r3, #0
 80057d6:	60fb      	str	r3, [r7, #12]
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	60fb      	str	r3, [r7, #12]
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	60fb      	str	r3, [r7, #12]
 80057e8:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	2200      	movs	r2, #0
 80057ee:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d003      	beq.n	8005808 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005800:	6978      	ldr	r0, [r7, #20]
 8005802:	f7ff ffa9 	bl	8005758 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005806:	e002      	b.n	800580e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005808:	6978      	ldr	r0, [r7, #20]
 800580a:	f7fd f8f3 	bl	80029f4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800580e:	3718      	adds	r7, #24
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}

08005814 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005820:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005822:	68f8      	ldr	r0, [r7, #12]
 8005824:	f7ff ff8e 	bl	8005744 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005828:	bf00      	nop
 800582a:	3710      	adds	r7, #16
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}

08005830 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800583c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f022 0203 	bic.w	r2, r2, #3
 800584c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005852:	f043 0210 	orr.w	r2, r3, #16
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2201      	movs	r2, #1
 800585e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005862:	68f8      	ldr	r0, [r7, #12]
 8005864:	f7ff ff78 	bl	8005758 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005868:	bf00      	nop
 800586a:	3710      	adds	r7, #16
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}

08005870 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800587c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f7ff ff64 	bl	8005758 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005890:	bf00      	nop
 8005892:	3710      	adds	r7, #16
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}

08005898 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b088      	sub	sp, #32
 800589c:	af00      	add	r7, sp, #0
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	603b      	str	r3, [r7, #0]
 80058a4:	4613      	mov	r3, r2
 80058a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80058a8:	f7fd fd40 	bl	800332c <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b0:	1a9b      	subs	r3, r3, r2
 80058b2:	683a      	ldr	r2, [r7, #0]
 80058b4:	4413      	add	r3, r2
 80058b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80058b8:	f7fd fd38 	bl	800332c <HAL_GetTick>
 80058bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80058be:	4b39      	ldr	r3, [pc, #228]	@ (80059a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	015b      	lsls	r3, r3, #5
 80058c4:	0d1b      	lsrs	r3, r3, #20
 80058c6:	69fa      	ldr	r2, [r7, #28]
 80058c8:	fb02 f303 	mul.w	r3, r2, r3
 80058cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058ce:	e055      	b.n	800597c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d6:	d051      	beq.n	800597c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058d8:	f7fd fd28 	bl	800332c <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	69fa      	ldr	r2, [r7, #28]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d902      	bls.n	80058ee <SPI_WaitFlagStateUntilTimeout+0x56>
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d13d      	bne.n	800596a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	685a      	ldr	r2, [r3, #4]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80058fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005906:	d111      	bne.n	800592c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005910:	d004      	beq.n	800591c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800591a:	d107      	bne.n	800592c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800592a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005930:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005934:	d10f      	bne.n	8005956 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005944:	601a      	str	r2, [r3, #0]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005954:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2201      	movs	r2, #1
 800595a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e018      	b.n	800599c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d102      	bne.n	8005976 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005970:	2300      	movs	r3, #0
 8005972:	61fb      	str	r3, [r7, #28]
 8005974:	e002      	b.n	800597c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	3b01      	subs	r3, #1
 800597a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	689a      	ldr	r2, [r3, #8]
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	4013      	ands	r3, r2
 8005986:	68ba      	ldr	r2, [r7, #8]
 8005988:	429a      	cmp	r2, r3
 800598a:	bf0c      	ite	eq
 800598c:	2301      	moveq	r3, #1
 800598e:	2300      	movne	r3, #0
 8005990:	b2db      	uxtb	r3, r3
 8005992:	461a      	mov	r2, r3
 8005994:	79fb      	ldrb	r3, [r7, #7]
 8005996:	429a      	cmp	r2, r3
 8005998:	d19a      	bne.n	80058d0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3720      	adds	r7, #32
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	20000020 	.word	0x20000020

080059a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b088      	sub	sp, #32
 80059ac:	af02      	add	r7, sp, #8
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	60b9      	str	r1, [r7, #8]
 80059b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	9300      	str	r3, [sp, #0]
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	2201      	movs	r2, #1
 80059bc:	2102      	movs	r1, #2
 80059be:	68f8      	ldr	r0, [r7, #12]
 80059c0:	f7ff ff6a 	bl	8005898 <SPI_WaitFlagStateUntilTimeout>
 80059c4:	4603      	mov	r3, r0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d007      	beq.n	80059da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ce:	f043 0220 	orr.w	r2, r3, #32
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e032      	b.n	8005a40 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80059da:	4b1b      	ldr	r3, [pc, #108]	@ (8005a48 <SPI_EndRxTxTransaction+0xa0>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a1b      	ldr	r2, [pc, #108]	@ (8005a4c <SPI_EndRxTxTransaction+0xa4>)
 80059e0:	fba2 2303 	umull	r2, r3, r2, r3
 80059e4:	0d5b      	lsrs	r3, r3, #21
 80059e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80059ea:	fb02 f303 	mul.w	r3, r2, r3
 80059ee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059f8:	d112      	bne.n	8005a20 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	9300      	str	r3, [sp, #0]
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	2200      	movs	r2, #0
 8005a02:	2180      	movs	r1, #128	@ 0x80
 8005a04:	68f8      	ldr	r0, [r7, #12]
 8005a06:	f7ff ff47 	bl	8005898 <SPI_WaitFlagStateUntilTimeout>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d016      	beq.n	8005a3e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a14:	f043 0220 	orr.w	r2, r3, #32
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	e00f      	b.n	8005a40 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00a      	beq.n	8005a3c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a36:	2b80      	cmp	r3, #128	@ 0x80
 8005a38:	d0f2      	beq.n	8005a20 <SPI_EndRxTxTransaction+0x78>
 8005a3a:	e000      	b.n	8005a3e <SPI_EndRxTxTransaction+0x96>
        break;
 8005a3c:	bf00      	nop
  }

  return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3718      	adds	r7, #24
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}
 8005a48:	20000020 	.word	0x20000020
 8005a4c:	165e9f81 	.word	0x165e9f81

08005a50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b082      	sub	sp, #8
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d101      	bne.n	8005a62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e041      	b.n	8005ae6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d106      	bne.n	8005a7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f7fd f972 	bl	8002d60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2202      	movs	r2, #2
 8005a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	3304      	adds	r3, #4
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	4610      	mov	r0, r2
 8005a90:	f000 f95e 	bl	8005d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ae4:	2300      	movs	r3, #0
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3708      	adds	r7, #8
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
	...

08005af0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b085      	sub	sp, #20
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d001      	beq.n	8005b08 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e046      	b.n	8005b96 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a23      	ldr	r2, [pc, #140]	@ (8005ba4 <HAL_TIM_Base_Start+0xb4>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d022      	beq.n	8005b60 <HAL_TIM_Base_Start+0x70>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b22:	d01d      	beq.n	8005b60 <HAL_TIM_Base_Start+0x70>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a1f      	ldr	r2, [pc, #124]	@ (8005ba8 <HAL_TIM_Base_Start+0xb8>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d018      	beq.n	8005b60 <HAL_TIM_Base_Start+0x70>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a1e      	ldr	r2, [pc, #120]	@ (8005bac <HAL_TIM_Base_Start+0xbc>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d013      	beq.n	8005b60 <HAL_TIM_Base_Start+0x70>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a1c      	ldr	r2, [pc, #112]	@ (8005bb0 <HAL_TIM_Base_Start+0xc0>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d00e      	beq.n	8005b60 <HAL_TIM_Base_Start+0x70>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a1b      	ldr	r2, [pc, #108]	@ (8005bb4 <HAL_TIM_Base_Start+0xc4>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d009      	beq.n	8005b60 <HAL_TIM_Base_Start+0x70>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a19      	ldr	r2, [pc, #100]	@ (8005bb8 <HAL_TIM_Base_Start+0xc8>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d004      	beq.n	8005b60 <HAL_TIM_Base_Start+0x70>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a18      	ldr	r2, [pc, #96]	@ (8005bbc <HAL_TIM_Base_Start+0xcc>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d111      	bne.n	8005b84 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	f003 0307 	and.w	r3, r3, #7
 8005b6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2b06      	cmp	r3, #6
 8005b70:	d010      	beq.n	8005b94 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f042 0201 	orr.w	r2, r2, #1
 8005b80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b82:	e007      	b.n	8005b94 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f042 0201 	orr.w	r2, r2, #1
 8005b92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3714      	adds	r7, #20
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	40010000 	.word	0x40010000
 8005ba8:	40000400 	.word	0x40000400
 8005bac:	40000800 	.word	0x40000800
 8005bb0:	40000c00 	.word	0x40000c00
 8005bb4:	40010400 	.word	0x40010400
 8005bb8:	40014000 	.word	0x40014000
 8005bbc:	40001800 	.word	0x40001800

08005bc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d101      	bne.n	8005bdc <HAL_TIM_ConfigClockSource+0x1c>
 8005bd8:	2302      	movs	r3, #2
 8005bda:	e0b4      	b.n	8005d46 <HAL_TIM_ConfigClockSource+0x186>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2202      	movs	r2, #2
 8005be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005bfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	68ba      	ldr	r2, [r7, #8]
 8005c0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c14:	d03e      	beq.n	8005c94 <HAL_TIM_ConfigClockSource+0xd4>
 8005c16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c1a:	f200 8087 	bhi.w	8005d2c <HAL_TIM_ConfigClockSource+0x16c>
 8005c1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c22:	f000 8086 	beq.w	8005d32 <HAL_TIM_ConfigClockSource+0x172>
 8005c26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c2a:	d87f      	bhi.n	8005d2c <HAL_TIM_ConfigClockSource+0x16c>
 8005c2c:	2b70      	cmp	r3, #112	@ 0x70
 8005c2e:	d01a      	beq.n	8005c66 <HAL_TIM_ConfigClockSource+0xa6>
 8005c30:	2b70      	cmp	r3, #112	@ 0x70
 8005c32:	d87b      	bhi.n	8005d2c <HAL_TIM_ConfigClockSource+0x16c>
 8005c34:	2b60      	cmp	r3, #96	@ 0x60
 8005c36:	d050      	beq.n	8005cda <HAL_TIM_ConfigClockSource+0x11a>
 8005c38:	2b60      	cmp	r3, #96	@ 0x60
 8005c3a:	d877      	bhi.n	8005d2c <HAL_TIM_ConfigClockSource+0x16c>
 8005c3c:	2b50      	cmp	r3, #80	@ 0x50
 8005c3e:	d03c      	beq.n	8005cba <HAL_TIM_ConfigClockSource+0xfa>
 8005c40:	2b50      	cmp	r3, #80	@ 0x50
 8005c42:	d873      	bhi.n	8005d2c <HAL_TIM_ConfigClockSource+0x16c>
 8005c44:	2b40      	cmp	r3, #64	@ 0x40
 8005c46:	d058      	beq.n	8005cfa <HAL_TIM_ConfigClockSource+0x13a>
 8005c48:	2b40      	cmp	r3, #64	@ 0x40
 8005c4a:	d86f      	bhi.n	8005d2c <HAL_TIM_ConfigClockSource+0x16c>
 8005c4c:	2b30      	cmp	r3, #48	@ 0x30
 8005c4e:	d064      	beq.n	8005d1a <HAL_TIM_ConfigClockSource+0x15a>
 8005c50:	2b30      	cmp	r3, #48	@ 0x30
 8005c52:	d86b      	bhi.n	8005d2c <HAL_TIM_ConfigClockSource+0x16c>
 8005c54:	2b20      	cmp	r3, #32
 8005c56:	d060      	beq.n	8005d1a <HAL_TIM_ConfigClockSource+0x15a>
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	d867      	bhi.n	8005d2c <HAL_TIM_ConfigClockSource+0x16c>
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d05c      	beq.n	8005d1a <HAL_TIM_ConfigClockSource+0x15a>
 8005c60:	2b10      	cmp	r3, #16
 8005c62:	d05a      	beq.n	8005d1a <HAL_TIM_ConfigClockSource+0x15a>
 8005c64:	e062      	b.n	8005d2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c76:	f000 f98b 	bl	8005f90 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005c88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	68ba      	ldr	r2, [r7, #8]
 8005c90:	609a      	str	r2, [r3, #8]
      break;
 8005c92:	e04f      	b.n	8005d34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ca4:	f000 f974 	bl	8005f90 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	689a      	ldr	r2, [r3, #8]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005cb6:	609a      	str	r2, [r3, #8]
      break;
 8005cb8:	e03c      	b.n	8005d34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	f000 f8e8 	bl	8005e9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2150      	movs	r1, #80	@ 0x50
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f000 f941 	bl	8005f5a <TIM_ITRx_SetConfig>
      break;
 8005cd8:	e02c      	b.n	8005d34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	f000 f907 	bl	8005efa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2160      	movs	r1, #96	@ 0x60
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f000 f931 	bl	8005f5a <TIM_ITRx_SetConfig>
      break;
 8005cf8:	e01c      	b.n	8005d34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d06:	461a      	mov	r2, r3
 8005d08:	f000 f8c8 	bl	8005e9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2140      	movs	r1, #64	@ 0x40
 8005d12:	4618      	mov	r0, r3
 8005d14:	f000 f921 	bl	8005f5a <TIM_ITRx_SetConfig>
      break;
 8005d18:	e00c      	b.n	8005d34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4619      	mov	r1, r3
 8005d24:	4610      	mov	r0, r2
 8005d26:	f000 f918 	bl	8005f5a <TIM_ITRx_SetConfig>
      break;
 8005d2a:	e003      	b.n	8005d34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8005d30:	e000      	b.n	8005d34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005d32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3710      	adds	r7, #16
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
	...

08005d50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b085      	sub	sp, #20
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a43      	ldr	r2, [pc, #268]	@ (8005e70 <TIM_Base_SetConfig+0x120>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d013      	beq.n	8005d90 <TIM_Base_SetConfig+0x40>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d6e:	d00f      	beq.n	8005d90 <TIM_Base_SetConfig+0x40>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a40      	ldr	r2, [pc, #256]	@ (8005e74 <TIM_Base_SetConfig+0x124>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d00b      	beq.n	8005d90 <TIM_Base_SetConfig+0x40>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a3f      	ldr	r2, [pc, #252]	@ (8005e78 <TIM_Base_SetConfig+0x128>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d007      	beq.n	8005d90 <TIM_Base_SetConfig+0x40>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	4a3e      	ldr	r2, [pc, #248]	@ (8005e7c <TIM_Base_SetConfig+0x12c>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d003      	beq.n	8005d90 <TIM_Base_SetConfig+0x40>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a3d      	ldr	r2, [pc, #244]	@ (8005e80 <TIM_Base_SetConfig+0x130>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d108      	bne.n	8005da2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	68fa      	ldr	r2, [r7, #12]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a32      	ldr	r2, [pc, #200]	@ (8005e70 <TIM_Base_SetConfig+0x120>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d02b      	beq.n	8005e02 <TIM_Base_SetConfig+0xb2>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005db0:	d027      	beq.n	8005e02 <TIM_Base_SetConfig+0xb2>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a2f      	ldr	r2, [pc, #188]	@ (8005e74 <TIM_Base_SetConfig+0x124>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d023      	beq.n	8005e02 <TIM_Base_SetConfig+0xb2>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a2e      	ldr	r2, [pc, #184]	@ (8005e78 <TIM_Base_SetConfig+0x128>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d01f      	beq.n	8005e02 <TIM_Base_SetConfig+0xb2>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a2d      	ldr	r2, [pc, #180]	@ (8005e7c <TIM_Base_SetConfig+0x12c>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d01b      	beq.n	8005e02 <TIM_Base_SetConfig+0xb2>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4a2c      	ldr	r2, [pc, #176]	@ (8005e80 <TIM_Base_SetConfig+0x130>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d017      	beq.n	8005e02 <TIM_Base_SetConfig+0xb2>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a2b      	ldr	r2, [pc, #172]	@ (8005e84 <TIM_Base_SetConfig+0x134>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d013      	beq.n	8005e02 <TIM_Base_SetConfig+0xb2>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4a2a      	ldr	r2, [pc, #168]	@ (8005e88 <TIM_Base_SetConfig+0x138>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d00f      	beq.n	8005e02 <TIM_Base_SetConfig+0xb2>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a29      	ldr	r2, [pc, #164]	@ (8005e8c <TIM_Base_SetConfig+0x13c>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d00b      	beq.n	8005e02 <TIM_Base_SetConfig+0xb2>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a28      	ldr	r2, [pc, #160]	@ (8005e90 <TIM_Base_SetConfig+0x140>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d007      	beq.n	8005e02 <TIM_Base_SetConfig+0xb2>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a27      	ldr	r2, [pc, #156]	@ (8005e94 <TIM_Base_SetConfig+0x144>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d003      	beq.n	8005e02 <TIM_Base_SetConfig+0xb2>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a26      	ldr	r2, [pc, #152]	@ (8005e98 <TIM_Base_SetConfig+0x148>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d108      	bne.n	8005e14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	689a      	ldr	r2, [r3, #8]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	4a0e      	ldr	r2, [pc, #56]	@ (8005e70 <TIM_Base_SetConfig+0x120>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d003      	beq.n	8005e42 <TIM_Base_SetConfig+0xf2>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	4a10      	ldr	r2, [pc, #64]	@ (8005e80 <TIM_Base_SetConfig+0x130>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d103      	bne.n	8005e4a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	691a      	ldr	r2, [r3, #16]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f043 0204 	orr.w	r2, r3, #4
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2201      	movs	r2, #1
 8005e5a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	68fa      	ldr	r2, [r7, #12]
 8005e60:	601a      	str	r2, [r3, #0]
}
 8005e62:	bf00      	nop
 8005e64:	3714      	adds	r7, #20
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	40010000 	.word	0x40010000
 8005e74:	40000400 	.word	0x40000400
 8005e78:	40000800 	.word	0x40000800
 8005e7c:	40000c00 	.word	0x40000c00
 8005e80:	40010400 	.word	0x40010400
 8005e84:	40014000 	.word	0x40014000
 8005e88:	40014400 	.word	0x40014400
 8005e8c:	40014800 	.word	0x40014800
 8005e90:	40001800 	.word	0x40001800
 8005e94:	40001c00 	.word	0x40001c00
 8005e98:	40002000 	.word	0x40002000

08005e9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b087      	sub	sp, #28
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6a1b      	ldr	r3, [r3, #32]
 8005eac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	f023 0201 	bic.w	r2, r3, #1
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	699b      	ldr	r3, [r3, #24]
 8005ebe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ec6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	011b      	lsls	r3, r3, #4
 8005ecc:	693a      	ldr	r2, [r7, #16]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	f023 030a 	bic.w	r3, r3, #10
 8005ed8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005eda:	697a      	ldr	r2, [r7, #20]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	693a      	ldr	r2, [r7, #16]
 8005ee6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	697a      	ldr	r2, [r7, #20]
 8005eec:	621a      	str	r2, [r3, #32]
}
 8005eee:	bf00      	nop
 8005ef0:	371c      	adds	r7, #28
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr

08005efa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005efa:	b480      	push	{r7}
 8005efc:	b087      	sub	sp, #28
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	60f8      	str	r0, [r7, #12]
 8005f02:	60b9      	str	r1, [r7, #8]
 8005f04:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
 8005f0a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6a1b      	ldr	r3, [r3, #32]
 8005f10:	f023 0210 	bic.w	r2, r3, #16
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	699b      	ldr	r3, [r3, #24]
 8005f1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	031b      	lsls	r3, r3, #12
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f36:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	011b      	lsls	r3, r3, #4
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	697a      	ldr	r2, [r7, #20]
 8005f4c:	621a      	str	r2, [r3, #32]
}
 8005f4e:	bf00      	nop
 8005f50:	371c      	adds	r7, #28
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr

08005f5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	b085      	sub	sp, #20
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
 8005f62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f72:	683a      	ldr	r2, [r7, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	f043 0307 	orr.w	r3, r3, #7
 8005f7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	609a      	str	r2, [r3, #8]
}
 8005f84:	bf00      	nop
 8005f86:	3714      	adds	r7, #20
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b087      	sub	sp, #28
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
 8005f9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005faa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	021a      	lsls	r2, r3, #8
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	431a      	orrs	r2, r3
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	609a      	str	r2, [r3, #8]
}
 8005fc4:	bf00      	nop
 8005fc6:	371c      	adds	r7, #28
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b085      	sub	sp, #20
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d101      	bne.n	8005fe8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	e05a      	b.n	800609e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2202      	movs	r2, #2
 8005ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800600e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	4313      	orrs	r3, r2
 8006018:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68fa      	ldr	r2, [r7, #12]
 8006020:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a21      	ldr	r2, [pc, #132]	@ (80060ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d022      	beq.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006034:	d01d      	beq.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a1d      	ldr	r2, [pc, #116]	@ (80060b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d018      	beq.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a1b      	ldr	r2, [pc, #108]	@ (80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d013      	beq.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a1a      	ldr	r2, [pc, #104]	@ (80060b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d00e      	beq.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a18      	ldr	r2, [pc, #96]	@ (80060bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d009      	beq.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a17      	ldr	r2, [pc, #92]	@ (80060c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d004      	beq.n	8006072 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a15      	ldr	r2, [pc, #84]	@ (80060c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d10c      	bne.n	800608c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006078:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	68ba      	ldr	r2, [r7, #8]
 8006080:	4313      	orrs	r3, r2
 8006082:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68ba      	ldr	r2, [r7, #8]
 800608a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3714      	adds	r7, #20
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr
 80060aa:	bf00      	nop
 80060ac:	40010000 	.word	0x40010000
 80060b0:	40000400 	.word	0x40000400
 80060b4:	40000800 	.word	0x40000800
 80060b8:	40000c00 	.word	0x40000c00
 80060bc:	40010400 	.word	0x40010400
 80060c0:	40014000 	.word	0x40014000
 80060c4:	40001800 	.word	0x40001800

080060c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b082      	sub	sp, #8
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d101      	bne.n	80060da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	e042      	b.n	8006160 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d106      	bne.n	80060f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f7fc fe6c 	bl	8002dcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2224      	movs	r2, #36	@ 0x24
 80060f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	68da      	ldr	r2, [r3, #12]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800610a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f000 fdd3 	bl	8006cb8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	691a      	ldr	r2, [r3, #16]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006120:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	695a      	ldr	r2, [r3, #20]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006130:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68da      	ldr	r2, [r3, #12]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006140:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2220      	movs	r2, #32
 800614c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2220      	movs	r2, #32
 8006154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	4618      	mov	r0, r3
 8006162:	3708      	adds	r7, #8
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b08a      	sub	sp, #40	@ 0x28
 800616c:	af02      	add	r7, sp, #8
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	603b      	str	r3, [r7, #0]
 8006174:	4613      	mov	r3, r2
 8006176:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006178:	2300      	movs	r3, #0
 800617a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006182:	b2db      	uxtb	r3, r3
 8006184:	2b20      	cmp	r3, #32
 8006186:	d175      	bne.n	8006274 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d002      	beq.n	8006194 <HAL_UART_Transmit+0x2c>
 800618e:	88fb      	ldrh	r3, [r7, #6]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d101      	bne.n	8006198 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006194:	2301      	movs	r3, #1
 8006196:	e06e      	b.n	8006276 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2200      	movs	r2, #0
 800619c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2221      	movs	r2, #33	@ 0x21
 80061a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061a6:	f7fd f8c1 	bl	800332c <HAL_GetTick>
 80061aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	88fa      	ldrh	r2, [r7, #6]
 80061b0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	88fa      	ldrh	r2, [r7, #6]
 80061b6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061c0:	d108      	bne.n	80061d4 <HAL_UART_Transmit+0x6c>
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d104      	bne.n	80061d4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80061ca:	2300      	movs	r3, #0
 80061cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	61bb      	str	r3, [r7, #24]
 80061d2:	e003      	b.n	80061dc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061d8:	2300      	movs	r3, #0
 80061da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80061dc:	e02e      	b.n	800623c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	9300      	str	r3, [sp, #0]
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	2200      	movs	r2, #0
 80061e6:	2180      	movs	r1, #128	@ 0x80
 80061e8:	68f8      	ldr	r0, [r7, #12]
 80061ea:	f000 fb37 	bl	800685c <UART_WaitOnFlagUntilTimeout>
 80061ee:	4603      	mov	r3, r0
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d005      	beq.n	8006200 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2220      	movs	r2, #32
 80061f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80061fc:	2303      	movs	r3, #3
 80061fe:	e03a      	b.n	8006276 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d10b      	bne.n	800621e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	881b      	ldrh	r3, [r3, #0]
 800620a:	461a      	mov	r2, r3
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006214:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006216:	69bb      	ldr	r3, [r7, #24]
 8006218:	3302      	adds	r3, #2
 800621a:	61bb      	str	r3, [r7, #24]
 800621c:	e007      	b.n	800622e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	781a      	ldrb	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	3301      	adds	r3, #1
 800622c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006232:	b29b      	uxth	r3, r3
 8006234:	3b01      	subs	r3, #1
 8006236:	b29a      	uxth	r2, r3
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006240:	b29b      	uxth	r3, r3
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1cb      	bne.n	80061de <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	9300      	str	r3, [sp, #0]
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	2200      	movs	r2, #0
 800624e:	2140      	movs	r1, #64	@ 0x40
 8006250:	68f8      	ldr	r0, [r7, #12]
 8006252:	f000 fb03 	bl	800685c <UART_WaitOnFlagUntilTimeout>
 8006256:	4603      	mov	r3, r0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d005      	beq.n	8006268 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2220      	movs	r2, #32
 8006260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006264:	2303      	movs	r3, #3
 8006266:	e006      	b.n	8006276 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2220      	movs	r2, #32
 800626c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006270:	2300      	movs	r3, #0
 8006272:	e000      	b.n	8006276 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006274:	2302      	movs	r3, #2
  }
}
 8006276:	4618      	mov	r0, r3
 8006278:	3720      	adds	r7, #32
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}

0800627e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800627e:	b580      	push	{r7, lr}
 8006280:	b084      	sub	sp, #16
 8006282:	af00      	add	r7, sp, #0
 8006284:	60f8      	str	r0, [r7, #12]
 8006286:	60b9      	str	r1, [r7, #8]
 8006288:	4613      	mov	r3, r2
 800628a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006292:	b2db      	uxtb	r3, r3
 8006294:	2b20      	cmp	r3, #32
 8006296:	d112      	bne.n	80062be <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d002      	beq.n	80062a4 <HAL_UART_Receive_IT+0x26>
 800629e:	88fb      	ldrh	r3, [r7, #6]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d101      	bne.n	80062a8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	e00b      	b.n	80062c0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80062ae:	88fb      	ldrh	r3, [r7, #6]
 80062b0:	461a      	mov	r2, r3
 80062b2:	68b9      	ldr	r1, [r7, #8]
 80062b4:	68f8      	ldr	r0, [r7, #12]
 80062b6:	f000 fb2a 	bl	800690e <UART_Start_Receive_IT>
 80062ba:	4603      	mov	r3, r0
 80062bc:	e000      	b.n	80062c0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80062be:	2302      	movs	r3, #2
  }
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3710      	adds	r7, #16
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b0ba      	sub	sp, #232	@ 0xe8
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68db      	ldr	r3, [r3, #12]
 80062e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	695b      	ldr	r3, [r3, #20]
 80062ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80062ee:	2300      	movs	r3, #0
 80062f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80062fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062fe:	f003 030f 	and.w	r3, r3, #15
 8006302:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006306:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800630a:	2b00      	cmp	r3, #0
 800630c:	d10f      	bne.n	800632e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800630e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006312:	f003 0320 	and.w	r3, r3, #32
 8006316:	2b00      	cmp	r3, #0
 8006318:	d009      	beq.n	800632e <HAL_UART_IRQHandler+0x66>
 800631a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800631e:	f003 0320 	and.w	r3, r3, #32
 8006322:	2b00      	cmp	r3, #0
 8006324:	d003      	beq.n	800632e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f000 fc07 	bl	8006b3a <UART_Receive_IT>
      return;
 800632c:	e273      	b.n	8006816 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800632e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006332:	2b00      	cmp	r3, #0
 8006334:	f000 80de 	beq.w	80064f4 <HAL_UART_IRQHandler+0x22c>
 8006338:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800633c:	f003 0301 	and.w	r3, r3, #1
 8006340:	2b00      	cmp	r3, #0
 8006342:	d106      	bne.n	8006352 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006344:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006348:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800634c:	2b00      	cmp	r3, #0
 800634e:	f000 80d1 	beq.w	80064f4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006356:	f003 0301 	and.w	r3, r3, #1
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00b      	beq.n	8006376 <HAL_UART_IRQHandler+0xae>
 800635e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006366:	2b00      	cmp	r3, #0
 8006368:	d005      	beq.n	8006376 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800636e:	f043 0201 	orr.w	r2, r3, #1
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800637a:	f003 0304 	and.w	r3, r3, #4
 800637e:	2b00      	cmp	r3, #0
 8006380:	d00b      	beq.n	800639a <HAL_UART_IRQHandler+0xd2>
 8006382:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006386:	f003 0301 	and.w	r3, r3, #1
 800638a:	2b00      	cmp	r3, #0
 800638c:	d005      	beq.n	800639a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006392:	f043 0202 	orr.w	r2, r3, #2
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800639a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800639e:	f003 0302 	and.w	r3, r3, #2
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d00b      	beq.n	80063be <HAL_UART_IRQHandler+0xf6>
 80063a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d005      	beq.n	80063be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063b6:	f043 0204 	orr.w	r2, r3, #4
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80063be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063c2:	f003 0308 	and.w	r3, r3, #8
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d011      	beq.n	80063ee <HAL_UART_IRQHandler+0x126>
 80063ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063ce:	f003 0320 	and.w	r3, r3, #32
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d105      	bne.n	80063e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80063d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063da:	f003 0301 	and.w	r3, r3, #1
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d005      	beq.n	80063ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063e6:	f043 0208 	orr.w	r2, r3, #8
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	f000 820a 	beq.w	800680c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80063f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063fc:	f003 0320 	and.w	r3, r3, #32
 8006400:	2b00      	cmp	r3, #0
 8006402:	d008      	beq.n	8006416 <HAL_UART_IRQHandler+0x14e>
 8006404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006408:	f003 0320 	and.w	r3, r3, #32
 800640c:	2b00      	cmp	r3, #0
 800640e:	d002      	beq.n	8006416 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 fb92 	bl	8006b3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	695b      	ldr	r3, [r3, #20]
 800641c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006420:	2b40      	cmp	r3, #64	@ 0x40
 8006422:	bf0c      	ite	eq
 8006424:	2301      	moveq	r3, #1
 8006426:	2300      	movne	r3, #0
 8006428:	b2db      	uxtb	r3, r3
 800642a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006432:	f003 0308 	and.w	r3, r3, #8
 8006436:	2b00      	cmp	r3, #0
 8006438:	d103      	bne.n	8006442 <HAL_UART_IRQHandler+0x17a>
 800643a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800643e:	2b00      	cmp	r3, #0
 8006440:	d04f      	beq.n	80064e2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 fa9d 	bl	8006982 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	695b      	ldr	r3, [r3, #20]
 800644e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006452:	2b40      	cmp	r3, #64	@ 0x40
 8006454:	d141      	bne.n	80064da <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	3314      	adds	r3, #20
 800645c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006460:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006464:	e853 3f00 	ldrex	r3, [r3]
 8006468:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800646c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006470:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006474:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	3314      	adds	r3, #20
 800647e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006482:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006486:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800648e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006492:	e841 2300 	strex	r3, r2, [r1]
 8006496:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800649a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d1d9      	bne.n	8006456 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d013      	beq.n	80064d2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ae:	4a8a      	ldr	r2, [pc, #552]	@ (80066d8 <HAL_UART_IRQHandler+0x410>)
 80064b0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7fd fe56 	bl	8004168 <HAL_DMA_Abort_IT>
 80064bc:	4603      	mov	r3, r0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d016      	beq.n	80064f0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064c8:	687a      	ldr	r2, [r7, #4]
 80064ca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80064cc:	4610      	mov	r0, r2
 80064ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064d0:	e00e      	b.n	80064f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f000 f9ac 	bl	8006830 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064d8:	e00a      	b.n	80064f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f9a8 	bl	8006830 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064e0:	e006      	b.n	80064f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 f9a4 	bl	8006830 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80064ee:	e18d      	b.n	800680c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f0:	bf00      	nop
    return;
 80064f2:	e18b      	b.n	800680c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	f040 8167 	bne.w	80067cc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80064fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006502:	f003 0310 	and.w	r3, r3, #16
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 8160 	beq.w	80067cc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800650c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006510:	f003 0310 	and.w	r3, r3, #16
 8006514:	2b00      	cmp	r3, #0
 8006516:	f000 8159 	beq.w	80067cc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800651a:	2300      	movs	r3, #0
 800651c:	60bb      	str	r3, [r7, #8]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	60bb      	str	r3, [r7, #8]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	60bb      	str	r3, [r7, #8]
 800652e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	695b      	ldr	r3, [r3, #20]
 8006536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800653a:	2b40      	cmp	r3, #64	@ 0x40
 800653c:	f040 80ce 	bne.w	80066dc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800654c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006550:	2b00      	cmp	r3, #0
 8006552:	f000 80a9 	beq.w	80066a8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800655a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800655e:	429a      	cmp	r2, r3
 8006560:	f080 80a2 	bcs.w	80066a8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800656a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006570:	69db      	ldr	r3, [r3, #28]
 8006572:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006576:	f000 8088 	beq.w	800668a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	330c      	adds	r3, #12
 8006580:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006584:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006588:	e853 3f00 	ldrex	r3, [r3]
 800658c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006590:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006594:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006598:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	330c      	adds	r3, #12
 80065a2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80065a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80065aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80065b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80065b6:	e841 2300 	strex	r3, r2, [r1]
 80065ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80065be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1d9      	bne.n	800657a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	3314      	adds	r3, #20
 80065cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065d0:	e853 3f00 	ldrex	r3, [r3]
 80065d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80065d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80065d8:	f023 0301 	bic.w	r3, r3, #1
 80065dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	3314      	adds	r3, #20
 80065e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80065ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80065ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80065f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80065f6:	e841 2300 	strex	r3, r2, [r1]
 80065fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80065fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1e1      	bne.n	80065c6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	3314      	adds	r3, #20
 8006608:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800660c:	e853 3f00 	ldrex	r3, [r3]
 8006610:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006612:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006614:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006618:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	3314      	adds	r3, #20
 8006622:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006626:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006628:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800662c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800662e:	e841 2300 	strex	r3, r2, [r1]
 8006632:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006634:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1e3      	bne.n	8006602 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2220      	movs	r2, #32
 800663e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	330c      	adds	r3, #12
 800664e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006650:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006652:	e853 3f00 	ldrex	r3, [r3]
 8006656:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006658:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800665a:	f023 0310 	bic.w	r3, r3, #16
 800665e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	330c      	adds	r3, #12
 8006668:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800666c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800666e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006670:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006672:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006674:	e841 2300 	strex	r3, r2, [r1]
 8006678:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800667a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1e3      	bne.n	8006648 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006684:	4618      	mov	r0, r3
 8006686:	f7fd fcff 	bl	8004088 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2202      	movs	r2, #2
 800668e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006698:	b29b      	uxth	r3, r3
 800669a:	1ad3      	subs	r3, r2, r3
 800669c:	b29b      	uxth	r3, r3
 800669e:	4619      	mov	r1, r3
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f000 f8cf 	bl	8006844 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80066a6:	e0b3      	b.n	8006810 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80066ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80066b0:	429a      	cmp	r2, r3
 80066b2:	f040 80ad 	bne.w	8006810 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066ba:	69db      	ldr	r3, [r3, #28]
 80066bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066c0:	f040 80a6 	bne.w	8006810 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2202      	movs	r2, #2
 80066c8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80066ce:	4619      	mov	r1, r3
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f000 f8b7 	bl	8006844 <HAL_UARTEx_RxEventCallback>
      return;
 80066d6:	e09b      	b.n	8006810 <HAL_UART_IRQHandler+0x548>
 80066d8:	08006a49 	.word	0x08006a49
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	f000 808e 	beq.w	8006814 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80066f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f000 8089 	beq.w	8006814 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	330c      	adds	r3, #12
 8006708:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800670a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800670c:	e853 3f00 	ldrex	r3, [r3]
 8006710:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006714:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006718:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	330c      	adds	r3, #12
 8006722:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006726:	647a      	str	r2, [r7, #68]	@ 0x44
 8006728:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800672c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800672e:	e841 2300 	strex	r3, r2, [r1]
 8006732:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006734:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006736:	2b00      	cmp	r3, #0
 8006738:	d1e3      	bne.n	8006702 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	3314      	adds	r3, #20
 8006740:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006744:	e853 3f00 	ldrex	r3, [r3]
 8006748:	623b      	str	r3, [r7, #32]
   return(result);
 800674a:	6a3b      	ldr	r3, [r7, #32]
 800674c:	f023 0301 	bic.w	r3, r3, #1
 8006750:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	3314      	adds	r3, #20
 800675a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800675e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006760:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006762:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006764:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006766:	e841 2300 	strex	r3, r2, [r1]
 800676a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800676c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800676e:	2b00      	cmp	r3, #0
 8006770:	d1e3      	bne.n	800673a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2220      	movs	r2, #32
 8006776:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	330c      	adds	r3, #12
 8006786:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	e853 3f00 	ldrex	r3, [r3]
 800678e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f023 0310 	bic.w	r3, r3, #16
 8006796:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	330c      	adds	r3, #12
 80067a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80067a4:	61fa      	str	r2, [r7, #28]
 80067a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a8:	69b9      	ldr	r1, [r7, #24]
 80067aa:	69fa      	ldr	r2, [r7, #28]
 80067ac:	e841 2300 	strex	r3, r2, [r1]
 80067b0:	617b      	str	r3, [r7, #20]
   return(result);
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d1e3      	bne.n	8006780 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2202      	movs	r2, #2
 80067bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80067c2:	4619      	mov	r1, r3
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f000 f83d 	bl	8006844 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80067ca:	e023      	b.n	8006814 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80067cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d009      	beq.n	80067ec <HAL_UART_IRQHandler+0x524>
 80067d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d003      	beq.n	80067ec <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 f940 	bl	8006a6a <UART_Transmit_IT>
    return;
 80067ea:	e014      	b.n	8006816 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80067ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d00e      	beq.n	8006816 <HAL_UART_IRQHandler+0x54e>
 80067f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006800:	2b00      	cmp	r3, #0
 8006802:	d008      	beq.n	8006816 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 f980 	bl	8006b0a <UART_EndTransmit_IT>
    return;
 800680a:	e004      	b.n	8006816 <HAL_UART_IRQHandler+0x54e>
    return;
 800680c:	bf00      	nop
 800680e:	e002      	b.n	8006816 <HAL_UART_IRQHandler+0x54e>
      return;
 8006810:	bf00      	nop
 8006812:	e000      	b.n	8006816 <HAL_UART_IRQHandler+0x54e>
      return;
 8006814:	bf00      	nop
  }
}
 8006816:	37e8      	adds	r7, #232	@ 0xe8
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006824:	bf00      	nop
 8006826:	370c      	adds	r7, #12
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr

08006830 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006838:	bf00      	nop
 800683a:	370c      	adds	r7, #12
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr

08006844 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	460b      	mov	r3, r1
 800684e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006850:	bf00      	nop
 8006852:	370c      	adds	r7, #12
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr

0800685c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b086      	sub	sp, #24
 8006860:	af00      	add	r7, sp, #0
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	60b9      	str	r1, [r7, #8]
 8006866:	603b      	str	r3, [r7, #0]
 8006868:	4613      	mov	r3, r2
 800686a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800686c:	e03b      	b.n	80068e6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800686e:	6a3b      	ldr	r3, [r7, #32]
 8006870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006874:	d037      	beq.n	80068e6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006876:	f7fc fd59 	bl	800332c <HAL_GetTick>
 800687a:	4602      	mov	r2, r0
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	1ad3      	subs	r3, r2, r3
 8006880:	6a3a      	ldr	r2, [r7, #32]
 8006882:	429a      	cmp	r2, r3
 8006884:	d302      	bcc.n	800688c <UART_WaitOnFlagUntilTimeout+0x30>
 8006886:	6a3b      	ldr	r3, [r7, #32]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d101      	bne.n	8006890 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800688c:	2303      	movs	r3, #3
 800688e:	e03a      	b.n	8006906 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	68db      	ldr	r3, [r3, #12]
 8006896:	f003 0304 	and.w	r3, r3, #4
 800689a:	2b00      	cmp	r3, #0
 800689c:	d023      	beq.n	80068e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	2b80      	cmp	r3, #128	@ 0x80
 80068a2:	d020      	beq.n	80068e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	2b40      	cmp	r3, #64	@ 0x40
 80068a8:	d01d      	beq.n	80068e6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0308 	and.w	r3, r3, #8
 80068b4:	2b08      	cmp	r3, #8
 80068b6:	d116      	bne.n	80068e6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80068b8:	2300      	movs	r3, #0
 80068ba:	617b      	str	r3, [r7, #20]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	617b      	str	r3, [r7, #20]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	617b      	str	r3, [r7, #20]
 80068cc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068ce:	68f8      	ldr	r0, [r7, #12]
 80068d0:	f000 f857 	bl	8006982 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2208      	movs	r2, #8
 80068d8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e00f      	b.n	8006906 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	4013      	ands	r3, r2
 80068f0:	68ba      	ldr	r2, [r7, #8]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	bf0c      	ite	eq
 80068f6:	2301      	moveq	r3, #1
 80068f8:	2300      	movne	r3, #0
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	461a      	mov	r2, r3
 80068fe:	79fb      	ldrb	r3, [r7, #7]
 8006900:	429a      	cmp	r2, r3
 8006902:	d0b4      	beq.n	800686e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3718      	adds	r7, #24
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}

0800690e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800690e:	b480      	push	{r7}
 8006910:	b085      	sub	sp, #20
 8006912:	af00      	add	r7, sp, #0
 8006914:	60f8      	str	r0, [r7, #12]
 8006916:	60b9      	str	r1, [r7, #8]
 8006918:	4613      	mov	r3, r2
 800691a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	68ba      	ldr	r2, [r7, #8]
 8006920:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	88fa      	ldrh	r2, [r7, #6]
 8006926:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	88fa      	ldrh	r2, [r7, #6]
 800692c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2200      	movs	r2, #0
 8006932:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2222      	movs	r2, #34	@ 0x22
 8006938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	691b      	ldr	r3, [r3, #16]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d007      	beq.n	8006954 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	68da      	ldr	r2, [r3, #12]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006952:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	695a      	ldr	r2, [r3, #20]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f042 0201 	orr.w	r2, r2, #1
 8006962:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	68da      	ldr	r2, [r3, #12]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f042 0220 	orr.w	r2, r2, #32
 8006972:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006974:	2300      	movs	r3, #0
}
 8006976:	4618      	mov	r0, r3
 8006978:	3714      	adds	r7, #20
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr

08006982 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006982:	b480      	push	{r7}
 8006984:	b095      	sub	sp, #84	@ 0x54
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	330c      	adds	r3, #12
 8006990:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006994:	e853 3f00 	ldrex	r3, [r3]
 8006998:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800699a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800699c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	330c      	adds	r3, #12
 80069a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80069aa:	643a      	str	r2, [r7, #64]	@ 0x40
 80069ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80069b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069b2:	e841 2300 	strex	r3, r2, [r1]
 80069b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80069b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d1e5      	bne.n	800698a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	3314      	adds	r3, #20
 80069c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c6:	6a3b      	ldr	r3, [r7, #32]
 80069c8:	e853 3f00 	ldrex	r3, [r3]
 80069cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	f023 0301 	bic.w	r3, r3, #1
 80069d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	3314      	adds	r3, #20
 80069dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80069e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069e6:	e841 2300 	strex	r3, r2, [r1]
 80069ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d1e5      	bne.n	80069be <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d119      	bne.n	8006a2e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	330c      	adds	r3, #12
 8006a00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	e853 3f00 	ldrex	r3, [r3]
 8006a08:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	f023 0310 	bic.w	r3, r3, #16
 8006a10:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	330c      	adds	r3, #12
 8006a18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a1a:	61ba      	str	r2, [r7, #24]
 8006a1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1e:	6979      	ldr	r1, [r7, #20]
 8006a20:	69ba      	ldr	r2, [r7, #24]
 8006a22:	e841 2300 	strex	r3, r2, [r1]
 8006a26:	613b      	str	r3, [r7, #16]
   return(result);
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1e5      	bne.n	80069fa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2220      	movs	r2, #32
 8006a32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006a3c:	bf00      	nop
 8006a3e:	3754      	adds	r7, #84	@ 0x54
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr

08006a48 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a5c:	68f8      	ldr	r0, [r7, #12]
 8006a5e:	f7ff fee7 	bl	8006830 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a62:	bf00      	nop
 8006a64:	3710      	adds	r7, #16
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}

08006a6a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006a6a:	b480      	push	{r7}
 8006a6c:	b085      	sub	sp, #20
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	2b21      	cmp	r3, #33	@ 0x21
 8006a7c:	d13e      	bne.n	8006afc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a86:	d114      	bne.n	8006ab2 <UART_Transmit_IT+0x48>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d110      	bne.n	8006ab2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a1b      	ldr	r3, [r3, #32]
 8006a94:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	881b      	ldrh	r3, [r3, #0]
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006aa4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a1b      	ldr	r3, [r3, #32]
 8006aaa:	1c9a      	adds	r2, r3, #2
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	621a      	str	r2, [r3, #32]
 8006ab0:	e008      	b.n	8006ac4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6a1b      	ldr	r3, [r3, #32]
 8006ab6:	1c59      	adds	r1, r3, #1
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	6211      	str	r1, [r2, #32]
 8006abc:	781a      	ldrb	r2, [r3, #0]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	3b01      	subs	r3, #1
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	687a      	ldr	r2, [r7, #4]
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d10f      	bne.n	8006af8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68da      	ldr	r2, [r3, #12]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ae6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68da      	ldr	r2, [r3, #12]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006af6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006af8:	2300      	movs	r3, #0
 8006afa:	e000      	b.n	8006afe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006afc:	2302      	movs	r3, #2
  }
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3714      	adds	r7, #20
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr

08006b0a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b0a:	b580      	push	{r7, lr}
 8006b0c:	b082      	sub	sp, #8
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68da      	ldr	r2, [r3, #12]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b20:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2220      	movs	r2, #32
 8006b26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f7ff fe76 	bl	800681c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3708      	adds	r7, #8
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}

08006b3a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006b3a:	b580      	push	{r7, lr}
 8006b3c:	b08c      	sub	sp, #48	@ 0x30
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006b42:	2300      	movs	r3, #0
 8006b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006b46:	2300      	movs	r3, #0
 8006b48:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	2b22      	cmp	r3, #34	@ 0x22
 8006b54:	f040 80aa 	bne.w	8006cac <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b60:	d115      	bne.n	8006b8e <UART_Receive_IT+0x54>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d111      	bne.n	8006b8e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b80:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b86:	1c9a      	adds	r2, r3, #2
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8006b8c:	e024      	b.n	8006bd8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b9c:	d007      	beq.n	8006bae <UART_Receive_IT+0x74>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d10a      	bne.n	8006bbc <UART_Receive_IT+0x82>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d106      	bne.n	8006bbc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	b2da      	uxtb	r2, r3
 8006bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bb8:	701a      	strb	r2, [r3, #0]
 8006bba:	e008      	b.n	8006bce <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bc8:	b2da      	uxtb	r2, r3
 8006bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bcc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd2:	1c5a      	adds	r2, r3, #1
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	3b01      	subs	r3, #1
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	4619      	mov	r1, r3
 8006be6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d15d      	bne.n	8006ca8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68da      	ldr	r2, [r3, #12]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f022 0220 	bic.w	r2, r2, #32
 8006bfa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68da      	ldr	r2, [r3, #12]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	695a      	ldr	r2, [r3, #20]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f022 0201 	bic.w	r2, r2, #1
 8006c1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2220      	movs	r2, #32
 8006c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d135      	bne.n	8006c9e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	330c      	adds	r3, #12
 8006c3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	e853 3f00 	ldrex	r3, [r3]
 8006c46:	613b      	str	r3, [r7, #16]
   return(result);
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	f023 0310 	bic.w	r3, r3, #16
 8006c4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	330c      	adds	r3, #12
 8006c56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c58:	623a      	str	r2, [r7, #32]
 8006c5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5c:	69f9      	ldr	r1, [r7, #28]
 8006c5e:	6a3a      	ldr	r2, [r7, #32]
 8006c60:	e841 2300 	strex	r3, r2, [r1]
 8006c64:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c66:	69bb      	ldr	r3, [r7, #24]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d1e5      	bne.n	8006c38 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 0310 	and.w	r3, r3, #16
 8006c76:	2b10      	cmp	r3, #16
 8006c78:	d10a      	bne.n	8006c90 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	60fb      	str	r3, [r7, #12]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	60fb      	str	r3, [r7, #12]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	60fb      	str	r3, [r7, #12]
 8006c8e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006c94:	4619      	mov	r1, r3
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f7ff fdd4 	bl	8006844 <HAL_UARTEx_RxEventCallback>
 8006c9c:	e002      	b.n	8006ca4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f7fb faae 	bl	8002200 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	e002      	b.n	8006cae <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	e000      	b.n	8006cae <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006cac:	2302      	movs	r3, #2
  }
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3730      	adds	r7, #48	@ 0x30
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
	...

08006cb8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cbc:	b0c0      	sub	sp, #256	@ 0x100
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	691b      	ldr	r3, [r3, #16]
 8006ccc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cd4:	68d9      	ldr	r1, [r3, #12]
 8006cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	ea40 0301 	orr.w	r3, r0, r1
 8006ce0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ce2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ce6:	689a      	ldr	r2, [r3, #8]
 8006ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cec:	691b      	ldr	r3, [r3, #16]
 8006cee:	431a      	orrs	r2, r3
 8006cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cf4:	695b      	ldr	r3, [r3, #20]
 8006cf6:	431a      	orrs	r2, r3
 8006cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cfc:	69db      	ldr	r3, [r3, #28]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006d10:	f021 010c 	bic.w	r1, r1, #12
 8006d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006d1e:	430b      	orrs	r3, r1
 8006d20:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	695b      	ldr	r3, [r3, #20]
 8006d2a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d32:	6999      	ldr	r1, [r3, #24]
 8006d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	ea40 0301 	orr.w	r3, r0, r1
 8006d3e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d44:	681a      	ldr	r2, [r3, #0]
 8006d46:	4b8f      	ldr	r3, [pc, #572]	@ (8006f84 <UART_SetConfig+0x2cc>)
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d005      	beq.n	8006d58 <UART_SetConfig+0xa0>
 8006d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	4b8d      	ldr	r3, [pc, #564]	@ (8006f88 <UART_SetConfig+0x2d0>)
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d104      	bne.n	8006d62 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d58:	f7fe faa4 	bl	80052a4 <HAL_RCC_GetPCLK2Freq>
 8006d5c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006d60:	e003      	b.n	8006d6a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d62:	f7fe fa8b 	bl	800527c <HAL_RCC_GetPCLK1Freq>
 8006d66:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d6e:	69db      	ldr	r3, [r3, #28]
 8006d70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d74:	f040 810c 	bne.w	8006f90 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006d82:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006d86:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006d8a:	4622      	mov	r2, r4
 8006d8c:	462b      	mov	r3, r5
 8006d8e:	1891      	adds	r1, r2, r2
 8006d90:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006d92:	415b      	adcs	r3, r3
 8006d94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d96:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006d9a:	4621      	mov	r1, r4
 8006d9c:	eb12 0801 	adds.w	r8, r2, r1
 8006da0:	4629      	mov	r1, r5
 8006da2:	eb43 0901 	adc.w	r9, r3, r1
 8006da6:	f04f 0200 	mov.w	r2, #0
 8006daa:	f04f 0300 	mov.w	r3, #0
 8006dae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006db2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006db6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006dba:	4690      	mov	r8, r2
 8006dbc:	4699      	mov	r9, r3
 8006dbe:	4623      	mov	r3, r4
 8006dc0:	eb18 0303 	adds.w	r3, r8, r3
 8006dc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006dc8:	462b      	mov	r3, r5
 8006dca:	eb49 0303 	adc.w	r3, r9, r3
 8006dce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006dde:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006de2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006de6:	460b      	mov	r3, r1
 8006de8:	18db      	adds	r3, r3, r3
 8006dea:	653b      	str	r3, [r7, #80]	@ 0x50
 8006dec:	4613      	mov	r3, r2
 8006dee:	eb42 0303 	adc.w	r3, r2, r3
 8006df2:	657b      	str	r3, [r7, #84]	@ 0x54
 8006df4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006df8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006dfc:	f7f9 ff26 	bl	8000c4c <__aeabi_uldivmod>
 8006e00:	4602      	mov	r2, r0
 8006e02:	460b      	mov	r3, r1
 8006e04:	4b61      	ldr	r3, [pc, #388]	@ (8006f8c <UART_SetConfig+0x2d4>)
 8006e06:	fba3 2302 	umull	r2, r3, r3, r2
 8006e0a:	095b      	lsrs	r3, r3, #5
 8006e0c:	011c      	lsls	r4, r3, #4
 8006e0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e12:	2200      	movs	r2, #0
 8006e14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e18:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006e1c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006e20:	4642      	mov	r2, r8
 8006e22:	464b      	mov	r3, r9
 8006e24:	1891      	adds	r1, r2, r2
 8006e26:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006e28:	415b      	adcs	r3, r3
 8006e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e2c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006e30:	4641      	mov	r1, r8
 8006e32:	eb12 0a01 	adds.w	sl, r2, r1
 8006e36:	4649      	mov	r1, r9
 8006e38:	eb43 0b01 	adc.w	fp, r3, r1
 8006e3c:	f04f 0200 	mov.w	r2, #0
 8006e40:	f04f 0300 	mov.w	r3, #0
 8006e44:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006e48:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006e4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e50:	4692      	mov	sl, r2
 8006e52:	469b      	mov	fp, r3
 8006e54:	4643      	mov	r3, r8
 8006e56:	eb1a 0303 	adds.w	r3, sl, r3
 8006e5a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e5e:	464b      	mov	r3, r9
 8006e60:	eb4b 0303 	adc.w	r3, fp, r3
 8006e64:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e74:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006e78:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	18db      	adds	r3, r3, r3
 8006e80:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e82:	4613      	mov	r3, r2
 8006e84:	eb42 0303 	adc.w	r3, r2, r3
 8006e88:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e8a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006e8e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006e92:	f7f9 fedb 	bl	8000c4c <__aeabi_uldivmod>
 8006e96:	4602      	mov	r2, r0
 8006e98:	460b      	mov	r3, r1
 8006e9a:	4611      	mov	r1, r2
 8006e9c:	4b3b      	ldr	r3, [pc, #236]	@ (8006f8c <UART_SetConfig+0x2d4>)
 8006e9e:	fba3 2301 	umull	r2, r3, r3, r1
 8006ea2:	095b      	lsrs	r3, r3, #5
 8006ea4:	2264      	movs	r2, #100	@ 0x64
 8006ea6:	fb02 f303 	mul.w	r3, r2, r3
 8006eaa:	1acb      	subs	r3, r1, r3
 8006eac:	00db      	lsls	r3, r3, #3
 8006eae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006eb2:	4b36      	ldr	r3, [pc, #216]	@ (8006f8c <UART_SetConfig+0x2d4>)
 8006eb4:	fba3 2302 	umull	r2, r3, r3, r2
 8006eb8:	095b      	lsrs	r3, r3, #5
 8006eba:	005b      	lsls	r3, r3, #1
 8006ebc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006ec0:	441c      	add	r4, r3
 8006ec2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006ecc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006ed0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006ed4:	4642      	mov	r2, r8
 8006ed6:	464b      	mov	r3, r9
 8006ed8:	1891      	adds	r1, r2, r2
 8006eda:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006edc:	415b      	adcs	r3, r3
 8006ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ee0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006ee4:	4641      	mov	r1, r8
 8006ee6:	1851      	adds	r1, r2, r1
 8006ee8:	6339      	str	r1, [r7, #48]	@ 0x30
 8006eea:	4649      	mov	r1, r9
 8006eec:	414b      	adcs	r3, r1
 8006eee:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ef0:	f04f 0200 	mov.w	r2, #0
 8006ef4:	f04f 0300 	mov.w	r3, #0
 8006ef8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006efc:	4659      	mov	r1, fp
 8006efe:	00cb      	lsls	r3, r1, #3
 8006f00:	4651      	mov	r1, sl
 8006f02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f06:	4651      	mov	r1, sl
 8006f08:	00ca      	lsls	r2, r1, #3
 8006f0a:	4610      	mov	r0, r2
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	4603      	mov	r3, r0
 8006f10:	4642      	mov	r2, r8
 8006f12:	189b      	adds	r3, r3, r2
 8006f14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f18:	464b      	mov	r3, r9
 8006f1a:	460a      	mov	r2, r1
 8006f1c:	eb42 0303 	adc.w	r3, r2, r3
 8006f20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006f30:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006f34:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006f38:	460b      	mov	r3, r1
 8006f3a:	18db      	adds	r3, r3, r3
 8006f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f3e:	4613      	mov	r3, r2
 8006f40:	eb42 0303 	adc.w	r3, r2, r3
 8006f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f46:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006f4a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006f4e:	f7f9 fe7d 	bl	8000c4c <__aeabi_uldivmod>
 8006f52:	4602      	mov	r2, r0
 8006f54:	460b      	mov	r3, r1
 8006f56:	4b0d      	ldr	r3, [pc, #52]	@ (8006f8c <UART_SetConfig+0x2d4>)
 8006f58:	fba3 1302 	umull	r1, r3, r3, r2
 8006f5c:	095b      	lsrs	r3, r3, #5
 8006f5e:	2164      	movs	r1, #100	@ 0x64
 8006f60:	fb01 f303 	mul.w	r3, r1, r3
 8006f64:	1ad3      	subs	r3, r2, r3
 8006f66:	00db      	lsls	r3, r3, #3
 8006f68:	3332      	adds	r3, #50	@ 0x32
 8006f6a:	4a08      	ldr	r2, [pc, #32]	@ (8006f8c <UART_SetConfig+0x2d4>)
 8006f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8006f70:	095b      	lsrs	r3, r3, #5
 8006f72:	f003 0207 	and.w	r2, r3, #7
 8006f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4422      	add	r2, r4
 8006f7e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006f80:	e106      	b.n	8007190 <UART_SetConfig+0x4d8>
 8006f82:	bf00      	nop
 8006f84:	40011000 	.word	0x40011000
 8006f88:	40011400 	.word	0x40011400
 8006f8c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f94:	2200      	movs	r2, #0
 8006f96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f9a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006f9e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006fa2:	4642      	mov	r2, r8
 8006fa4:	464b      	mov	r3, r9
 8006fa6:	1891      	adds	r1, r2, r2
 8006fa8:	6239      	str	r1, [r7, #32]
 8006faa:	415b      	adcs	r3, r3
 8006fac:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006fb2:	4641      	mov	r1, r8
 8006fb4:	1854      	adds	r4, r2, r1
 8006fb6:	4649      	mov	r1, r9
 8006fb8:	eb43 0501 	adc.w	r5, r3, r1
 8006fbc:	f04f 0200 	mov.w	r2, #0
 8006fc0:	f04f 0300 	mov.w	r3, #0
 8006fc4:	00eb      	lsls	r3, r5, #3
 8006fc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006fca:	00e2      	lsls	r2, r4, #3
 8006fcc:	4614      	mov	r4, r2
 8006fce:	461d      	mov	r5, r3
 8006fd0:	4643      	mov	r3, r8
 8006fd2:	18e3      	adds	r3, r4, r3
 8006fd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006fd8:	464b      	mov	r3, r9
 8006fda:	eb45 0303 	adc.w	r3, r5, r3
 8006fde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006fee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006ff2:	f04f 0200 	mov.w	r2, #0
 8006ff6:	f04f 0300 	mov.w	r3, #0
 8006ffa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006ffe:	4629      	mov	r1, r5
 8007000:	008b      	lsls	r3, r1, #2
 8007002:	4621      	mov	r1, r4
 8007004:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007008:	4621      	mov	r1, r4
 800700a:	008a      	lsls	r2, r1, #2
 800700c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007010:	f7f9 fe1c 	bl	8000c4c <__aeabi_uldivmod>
 8007014:	4602      	mov	r2, r0
 8007016:	460b      	mov	r3, r1
 8007018:	4b60      	ldr	r3, [pc, #384]	@ (800719c <UART_SetConfig+0x4e4>)
 800701a:	fba3 2302 	umull	r2, r3, r3, r2
 800701e:	095b      	lsrs	r3, r3, #5
 8007020:	011c      	lsls	r4, r3, #4
 8007022:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007026:	2200      	movs	r2, #0
 8007028:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800702c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007030:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007034:	4642      	mov	r2, r8
 8007036:	464b      	mov	r3, r9
 8007038:	1891      	adds	r1, r2, r2
 800703a:	61b9      	str	r1, [r7, #24]
 800703c:	415b      	adcs	r3, r3
 800703e:	61fb      	str	r3, [r7, #28]
 8007040:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007044:	4641      	mov	r1, r8
 8007046:	1851      	adds	r1, r2, r1
 8007048:	6139      	str	r1, [r7, #16]
 800704a:	4649      	mov	r1, r9
 800704c:	414b      	adcs	r3, r1
 800704e:	617b      	str	r3, [r7, #20]
 8007050:	f04f 0200 	mov.w	r2, #0
 8007054:	f04f 0300 	mov.w	r3, #0
 8007058:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800705c:	4659      	mov	r1, fp
 800705e:	00cb      	lsls	r3, r1, #3
 8007060:	4651      	mov	r1, sl
 8007062:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007066:	4651      	mov	r1, sl
 8007068:	00ca      	lsls	r2, r1, #3
 800706a:	4610      	mov	r0, r2
 800706c:	4619      	mov	r1, r3
 800706e:	4603      	mov	r3, r0
 8007070:	4642      	mov	r2, r8
 8007072:	189b      	adds	r3, r3, r2
 8007074:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007078:	464b      	mov	r3, r9
 800707a:	460a      	mov	r2, r1
 800707c:	eb42 0303 	adc.w	r3, r2, r3
 8007080:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800708e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007090:	f04f 0200 	mov.w	r2, #0
 8007094:	f04f 0300 	mov.w	r3, #0
 8007098:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800709c:	4649      	mov	r1, r9
 800709e:	008b      	lsls	r3, r1, #2
 80070a0:	4641      	mov	r1, r8
 80070a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070a6:	4641      	mov	r1, r8
 80070a8:	008a      	lsls	r2, r1, #2
 80070aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80070ae:	f7f9 fdcd 	bl	8000c4c <__aeabi_uldivmod>
 80070b2:	4602      	mov	r2, r0
 80070b4:	460b      	mov	r3, r1
 80070b6:	4611      	mov	r1, r2
 80070b8:	4b38      	ldr	r3, [pc, #224]	@ (800719c <UART_SetConfig+0x4e4>)
 80070ba:	fba3 2301 	umull	r2, r3, r3, r1
 80070be:	095b      	lsrs	r3, r3, #5
 80070c0:	2264      	movs	r2, #100	@ 0x64
 80070c2:	fb02 f303 	mul.w	r3, r2, r3
 80070c6:	1acb      	subs	r3, r1, r3
 80070c8:	011b      	lsls	r3, r3, #4
 80070ca:	3332      	adds	r3, #50	@ 0x32
 80070cc:	4a33      	ldr	r2, [pc, #204]	@ (800719c <UART_SetConfig+0x4e4>)
 80070ce:	fba2 2303 	umull	r2, r3, r2, r3
 80070d2:	095b      	lsrs	r3, r3, #5
 80070d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80070d8:	441c      	add	r4, r3
 80070da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070de:	2200      	movs	r2, #0
 80070e0:	673b      	str	r3, [r7, #112]	@ 0x70
 80070e2:	677a      	str	r2, [r7, #116]	@ 0x74
 80070e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80070e8:	4642      	mov	r2, r8
 80070ea:	464b      	mov	r3, r9
 80070ec:	1891      	adds	r1, r2, r2
 80070ee:	60b9      	str	r1, [r7, #8]
 80070f0:	415b      	adcs	r3, r3
 80070f2:	60fb      	str	r3, [r7, #12]
 80070f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80070f8:	4641      	mov	r1, r8
 80070fa:	1851      	adds	r1, r2, r1
 80070fc:	6039      	str	r1, [r7, #0]
 80070fe:	4649      	mov	r1, r9
 8007100:	414b      	adcs	r3, r1
 8007102:	607b      	str	r3, [r7, #4]
 8007104:	f04f 0200 	mov.w	r2, #0
 8007108:	f04f 0300 	mov.w	r3, #0
 800710c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007110:	4659      	mov	r1, fp
 8007112:	00cb      	lsls	r3, r1, #3
 8007114:	4651      	mov	r1, sl
 8007116:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800711a:	4651      	mov	r1, sl
 800711c:	00ca      	lsls	r2, r1, #3
 800711e:	4610      	mov	r0, r2
 8007120:	4619      	mov	r1, r3
 8007122:	4603      	mov	r3, r0
 8007124:	4642      	mov	r2, r8
 8007126:	189b      	adds	r3, r3, r2
 8007128:	66bb      	str	r3, [r7, #104]	@ 0x68
 800712a:	464b      	mov	r3, r9
 800712c:	460a      	mov	r2, r1
 800712e:	eb42 0303 	adc.w	r3, r2, r3
 8007132:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	663b      	str	r3, [r7, #96]	@ 0x60
 800713e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007140:	f04f 0200 	mov.w	r2, #0
 8007144:	f04f 0300 	mov.w	r3, #0
 8007148:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800714c:	4649      	mov	r1, r9
 800714e:	008b      	lsls	r3, r1, #2
 8007150:	4641      	mov	r1, r8
 8007152:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007156:	4641      	mov	r1, r8
 8007158:	008a      	lsls	r2, r1, #2
 800715a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800715e:	f7f9 fd75 	bl	8000c4c <__aeabi_uldivmod>
 8007162:	4602      	mov	r2, r0
 8007164:	460b      	mov	r3, r1
 8007166:	4b0d      	ldr	r3, [pc, #52]	@ (800719c <UART_SetConfig+0x4e4>)
 8007168:	fba3 1302 	umull	r1, r3, r3, r2
 800716c:	095b      	lsrs	r3, r3, #5
 800716e:	2164      	movs	r1, #100	@ 0x64
 8007170:	fb01 f303 	mul.w	r3, r1, r3
 8007174:	1ad3      	subs	r3, r2, r3
 8007176:	011b      	lsls	r3, r3, #4
 8007178:	3332      	adds	r3, #50	@ 0x32
 800717a:	4a08      	ldr	r2, [pc, #32]	@ (800719c <UART_SetConfig+0x4e4>)
 800717c:	fba2 2303 	umull	r2, r3, r2, r3
 8007180:	095b      	lsrs	r3, r3, #5
 8007182:	f003 020f 	and.w	r2, r3, #15
 8007186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4422      	add	r2, r4
 800718e:	609a      	str	r2, [r3, #8]
}
 8007190:	bf00      	nop
 8007192:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007196:	46bd      	mov	sp, r7
 8007198:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800719c:	51eb851f 	.word	0x51eb851f

080071a0 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b082      	sub	sp, #8
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d101      	bne.n	80071b2 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e033      	b.n	800721a <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d106      	bne.n	80071cc <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2200      	movs	r2, #0
 80071c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f7fb fe50 	bl	8002e6c <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2202      	movs	r2, #2
 80071d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 fc9f 	bl	8007b18 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	691a      	ldr	r2, [r3, #16]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80071e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	695a      	ldr	r2, [r3, #20]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80071f8:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	68da      	ldr	r2, [r3, #12]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007208:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3708      	adds	r7, #8
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
	...

08007224 <HAL_USART_Transmit_DMA>:
  * @param  pTxData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size    Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b086      	sub	sp, #24
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	4613      	mov	r3, r2
 8007230:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8007232:	2300      	movs	r3, #0
 8007234:	75fb      	strb	r3, [r7, #23]
  const uint32_t *tmp;

  if (husart->State == HAL_USART_STATE_READY)
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b01      	cmp	r3, #1
 8007240:	d165      	bne.n	800730e <HAL_USART_Transmit_DMA+0xea>
  {
    if ((pTxData == NULL) || (Size == 0))
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d002      	beq.n	800724e <HAL_USART_Transmit_DMA+0x2a>
 8007248:	88fb      	ldrh	r3, [r7, #6]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d101      	bne.n	8007252 <HAL_USART_Transmit_DMA+0x2e>
    {
      return HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	e05e      	b.n	8007310 <HAL_USART_Transmit_DMA+0xec>
    }
    /* Process Locked */
    __HAL_LOCK(husart);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007258:	2b01      	cmp	r3, #1
 800725a:	d101      	bne.n	8007260 <HAL_USART_Transmit_DMA+0x3c>
 800725c:	2302      	movs	r3, #2
 800725e:	e057      	b.n	8007310 <HAL_USART_Transmit_DMA+0xec>
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2201      	movs	r2, #1
 8007264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    husart->pTxBuffPtr = pTxData;
 8007268:	68ba      	ldr	r2, [r7, #8]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	625a      	str	r2, [r3, #36]	@ 0x24
    husart->TxXferSize = Size;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	88fa      	ldrh	r2, [r7, #6]
 8007272:	851a      	strh	r2, [r3, #40]	@ 0x28
    husart->TxXferCount = Size;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	88fa      	ldrh	r2, [r7, #6]
 8007278:	855a      	strh	r2, [r3, #42]	@ 0x2a

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2200      	movs	r2, #0
 800727e:	641a      	str	r2, [r3, #64]	@ 0x40
    husart->State = HAL_USART_STATE_BUSY_TX;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2212      	movs	r2, #18
 8007284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the USART DMA transfer complete callback */
    husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800728c:	4a22      	ldr	r2, [pc, #136]	@ (8007318 <HAL_USART_Transmit_DMA+0xf4>)
 800728e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the USART DMA Half transfer complete callback */
    husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007294:	4a21      	ldr	r2, [pc, #132]	@ (800731c <HAL_USART_Transmit_DMA+0xf8>)
 8007296:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    husart->hdmatx->XferErrorCallback = USART_DMAError;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800729c:	4a20      	ldr	r2, [pc, #128]	@ (8007320 <HAL_USART_Transmit_DMA+0xfc>)
 800729e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    husart->hdmatx->XferAbortCallback = NULL;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072a4:	2200      	movs	r2, #0
 80072a6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the USART transmit DMA stream */
    tmp = (const uint32_t *)&pTxData;
 80072a8:	f107 0308 	add.w	r3, r7, #8
 80072ac:	613b      	str	r3, [r7, #16]
    status = HAL_DMA_Start_IT(husart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&husart->Instance->DR, Size);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	6819      	ldr	r1, [r3, #0]
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	3304      	adds	r3, #4
 80072bc:	461a      	mov	r2, r3
 80072be:	88fb      	ldrh	r3, [r7, #6]
 80072c0:	f7fc fe8a 	bl	8003fd8 <HAL_DMA_Start_IT>
 80072c4:	4603      	mov	r3, r0
 80072c6:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)
 80072c8:	7dfb      	ldrb	r3, [r7, #23]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d112      	bne.n	80072f4 <HAL_USART_Transmit_DMA+0xd0>
    {
      /* Clear the TC flag in the SR register by writing 0 to it */
      __HAL_USART_CLEAR_FLAG(husart, USART_FLAG_TC);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80072d6:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2200      	movs	r2, #0
 80072dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Enable the DMA transfer for transmit request by setting the DMAT bit
      in the USART CR3 register */
      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	695a      	ldr	r2, [r3, #20]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80072ee:	615a      	str	r2, [r3, #20]

      return HAL_OK;
 80072f0:	2300      	movs	r3, #0
 80072f2:	e00d      	b.n	8007310 <HAL_USART_Transmit_DMA+0xec>
    }
    else
    {
      /* Set error code to DMA */
      husart->ErrorCode = HAL_USART_ERROR_DMA;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2210      	movs	r2, #16
 80072f8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Restore husart->State to ready */
      husart->State = HAL_USART_STATE_READY;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2201      	movs	r2, #1
 8007306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e000      	b.n	8007310 <HAL_USART_Transmit_DMA+0xec>
    }
  }
  else
  {
    return HAL_BUSY;
 800730e:	2302      	movs	r3, #2
  }
}
 8007310:	4618      	mov	r0, r3
 8007312:	3718      	adds	r7, #24
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}
 8007318:	080075e1 	.word	0x080075e1
 800731c:	0800764b 	.word	0x0800764b
 8007320:	08007667 	.word	0x08007667

08007324 <HAL_USART_IRQHandler>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b088      	sub	sp, #32
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(husart->Instance->SR);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its   = READ_REG(husart->Instance->CR1);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its   = READ_REG(husart->Instance->CR3);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	695b      	ldr	r3, [r3, #20]
 8007342:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007344:	2300      	movs	r3, #0
 8007346:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007348:	2300      	movs	r3, #0
 800734a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	f003 030f 	and.w	r3, r3, #15
 8007352:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d117      	bne.n	800738a <HAL_USART_IRQHandler+0x66>
  {
    /* USART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	f003 0320 	and.w	r3, r3, #32
 8007360:	2b00      	cmp	r3, #0
 8007362:	d012      	beq.n	800738a <HAL_USART_IRQHandler+0x66>
 8007364:	69bb      	ldr	r3, [r7, #24]
 8007366:	f003 0320 	and.w	r3, r3, #32
 800736a:	2b00      	cmp	r3, #0
 800736c:	d00d      	beq.n	800738a <HAL_USART_IRQHandler+0x66>
    {
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007374:	b2db      	uxtb	r3, r3
 8007376:	2b22      	cmp	r3, #34	@ 0x22
 8007378:	d103      	bne.n	8007382 <HAL_USART_IRQHandler+0x5e>
      {
        USART_Receive_IT(husart);
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f000 fa79 	bl	8007872 <USART_Receive_IT>
      }
      else
      {
        USART_TransmitReceive_IT(husart);
      }
      return;
 8007380:	e0e9      	b.n	8007556 <HAL_USART_IRQHandler+0x232>
        USART_TransmitReceive_IT(husart);
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 fafb 	bl	800797e <USART_TransmitReceive_IT>
      return;
 8007388:	e0e5      	b.n	8007556 <HAL_USART_IRQHandler+0x232>
    }
  }
  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	2b00      	cmp	r3, #0
 800738e:	f000 80bb 	beq.w	8007508 <HAL_USART_IRQHandler+0x1e4>
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f003 0301 	and.w	r3, r3, #1
 8007398:	2b00      	cmp	r3, #0
 800739a:	d105      	bne.n	80073a8 <HAL_USART_IRQHandler+0x84>
 800739c:	69bb      	ldr	r3, [r7, #24]
 800739e:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f000 80b0 	beq.w	8007508 <HAL_USART_IRQHandler+0x1e4>
  {
    /* USART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	f003 0301 	and.w	r3, r3, #1
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d00a      	beq.n	80073c8 <HAL_USART_IRQHandler+0xa4>
 80073b2:	69bb      	ldr	r3, [r7, #24]
 80073b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d005      	beq.n	80073c8 <HAL_USART_IRQHandler+0xa4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_PE;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073c0:	f043 0201 	orr.w	r2, r3, #1
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART noise error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	f003 0304 	and.w	r3, r3, #4
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d00a      	beq.n	80073e8 <HAL_USART_IRQHandler+0xc4>
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	f003 0301 	and.w	r3, r3, #1
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d005      	beq.n	80073e8 <HAL_USART_IRQHandler+0xc4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_NE;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e0:	f043 0202 	orr.w	r2, r3, #2
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART frame error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80073e8:	69fb      	ldr	r3, [r7, #28]
 80073ea:	f003 0302 	and.w	r3, r3, #2
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d00a      	beq.n	8007408 <HAL_USART_IRQHandler+0xe4>
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	f003 0301 	and.w	r3, r3, #1
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d005      	beq.n	8007408 <HAL_USART_IRQHandler+0xe4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_FE;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007400:	f043 0204 	orr.w	r2, r3, #4
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART Over-Run interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	f003 0308 	and.w	r3, r3, #8
 800740e:	2b00      	cmp	r3, #0
 8007410:	d00f      	beq.n	8007432 <HAL_USART_IRQHandler+0x10e>
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	f003 0320 	and.w	r3, r3, #32
 8007418:	2b00      	cmp	r3, #0
 800741a:	d104      	bne.n	8007426 <HAL_USART_IRQHandler+0x102>
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	f003 0301 	and.w	r3, r3, #1
 8007422:	2b00      	cmp	r3, #0
 8007424:	d005      	beq.n	8007432 <HAL_USART_IRQHandler+0x10e>
    {
      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800742a:	f043 0208 	orr.w	r2, r3, #8
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007436:	2b00      	cmp	r3, #0
 8007438:	f000 808c 	beq.w	8007554 <HAL_USART_IRQHandler+0x230>
    {
      /* USART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800743c:	69fb      	ldr	r3, [r7, #28]
 800743e:	f003 0320 	and.w	r3, r3, #32
 8007442:	2b00      	cmp	r3, #0
 8007444:	d011      	beq.n	800746a <HAL_USART_IRQHandler+0x146>
 8007446:	69bb      	ldr	r3, [r7, #24]
 8007448:	f003 0320 	and.w	r3, r3, #32
 800744c:	2b00      	cmp	r3, #0
 800744e:	d00c      	beq.n	800746a <HAL_USART_IRQHandler+0x146>
      {
        if (husart->State == HAL_USART_STATE_BUSY_RX)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007456:	b2db      	uxtb	r3, r3
 8007458:	2b22      	cmp	r3, #34	@ 0x22
 800745a:	d103      	bne.n	8007464 <HAL_USART_IRQHandler+0x140>
        {
          USART_Receive_IT(husart);
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 fa08 	bl	8007872 <USART_Receive_IT>
 8007462:	e002      	b.n	800746a <HAL_USART_IRQHandler+0x146>
        }
        else
        {
          USART_TransmitReceive_IT(husart);
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f000 fa8a 	bl	800797e <USART_TransmitReceive_IT>
        }
      }
      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
      consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	695b      	ldr	r3, [r3, #20]
 8007470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007474:	2b40      	cmp	r3, #64	@ 0x40
 8007476:	bf0c      	ite	eq
 8007478:	2301      	moveq	r3, #1
 800747a:	2300      	movne	r3, #0
 800747c:	b2db      	uxtb	r3, r3
 800747e:	60fb      	str	r3, [r7, #12]
      if (((husart->ErrorCode & HAL_USART_ERROR_ORE) != RESET) || dmarequest)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007484:	f003 0308 	and.w	r3, r3, #8
 8007488:	2b00      	cmp	r3, #0
 800748a:	d102      	bne.n	8007492 <HAL_USART_IRQHandler+0x16e>
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d031      	beq.n	80074f6 <HAL_USART_IRQHandler+0x1d2>
      {
        /* Set the USART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        USART_EndRxTransfer(husart);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 f94b 	bl	800772e <USART_EndRxTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	695b      	ldr	r3, [r3, #20]
 800749e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074a2:	2b40      	cmp	r3, #64	@ 0x40
 80074a4:	d123      	bne.n	80074ee <HAL_USART_IRQHandler+0x1ca>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	695a      	ldr	r2, [r3, #20]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074b4:	615a      	str	r2, [r3, #20]

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d013      	beq.n	80074e6 <HAL_USART_IRQHandler+0x1c2>
          {
            /* Set the USART DMA Abort callback :
            will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c2:	4a26      	ldr	r2, [pc, #152]	@ (800755c <HAL_USART_IRQHandler+0x238>)
 80074c4:	651a      	str	r2, [r3, #80]	@ 0x50

            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7fc fe4c 	bl	8004168 <HAL_DMA_Abort_IT>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d016      	beq.n	8007504 <HAL_USART_IRQHandler+0x1e0>
            {
              /* Call Directly XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074dc:	687a      	ldr	r2, [r7, #4]
 80074de:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80074e0:	4610      	mov	r0, r2
 80074e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80074e4:	e00e      	b.n	8007504 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 f862 	bl	80075b0 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80074ec:	e00a      	b.n	8007504 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 f85e 	bl	80075b0 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80074f4:	e006      	b.n	8007504 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 f85a 	bl	80075b0 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8007502:	e027      	b.n	8007554 <HAL_USART_IRQHandler+0x230>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8007504:	bf00      	nop
    return;
 8007506:	e025      	b.n	8007554 <HAL_USART_IRQHandler+0x230>
  }

  /* USART in mode Transmitter -----------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007508:	69fb      	ldr	r3, [r7, #28]
 800750a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800750e:	2b00      	cmp	r3, #0
 8007510:	d012      	beq.n	8007538 <HAL_USART_IRQHandler+0x214>
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007518:	2b00      	cmp	r3, #0
 800751a:	d00d      	beq.n	8007538 <HAL_USART_IRQHandler+0x214>
  {
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007522:	b2db      	uxtb	r3, r3
 8007524:	2b12      	cmp	r3, #18
 8007526:	d103      	bne.n	8007530 <HAL_USART_IRQHandler+0x20c>
    {
      USART_Transmit_IT(husart);
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 f932 	bl	8007792 <USART_Transmit_IT>
    }
    else
    {
      USART_TransmitReceive_IT(husart);
    }
    return;
 800752e:	e012      	b.n	8007556 <HAL_USART_IRQHandler+0x232>
      USART_TransmitReceive_IT(husart);
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 fa24 	bl	800797e <USART_TransmitReceive_IT>
    return;
 8007536:	e00e      	b.n	8007556 <HAL_USART_IRQHandler+0x232>
  }

  /* USART in mode Transmitter (transmission end) ----------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007538:	69fb      	ldr	r3, [r7, #28]
 800753a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800753e:	2b00      	cmp	r3, #0
 8007540:	d009      	beq.n	8007556 <HAL_USART_IRQHandler+0x232>
 8007542:	69bb      	ldr	r3, [r7, #24]
 8007544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007548:	2b00      	cmp	r3, #0
 800754a:	d004      	beq.n	8007556 <HAL_USART_IRQHandler+0x232>
  {
    USART_EndTransmit_IT(husart);
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 f970 	bl	8007832 <USART_EndTransmit_IT>
    return;
 8007552:	e000      	b.n	8007556 <HAL_USART_IRQHandler+0x232>
    return;
 8007554:	bf00      	nop
  }
}
 8007556:	3720      	adds	r7, #32
 8007558:	46bd      	mov	sp, r7
 800755a:	bd80      	pop	{r7, pc}
 800755c:	0800776b 	.word	0x0800776b

08007560 <HAL_USART_TxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
{
 8007560:	b480      	push	{r7}
 8007562:	b083      	sub	sp, #12
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxCpltCallback could be implemented in the user file
   */
}
 8007568:	bf00      	nop
 800756a:	370c      	adds	r7, #12
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr

08007574 <HAL_USART_TxHalfCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)
{
 8007574:	b480      	push	{r7}
 8007576:	b083      	sub	sp, #12
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800757c:	bf00      	nop
 800757e:	370c      	adds	r7, #12
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr

08007588 <HAL_USART_RxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart)
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_RxCpltCallback could be implemented in the user file
   */
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <HAL_USART_TxRxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 800759c:	b480      	push	{r7}
 800759e:	b083      	sub	sp, #12
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxRxCpltCallback could be implemented in the user file
   */
}
 80075a4:	bf00      	nop
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <HAL_USART_ErrorCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_ErrorCallback could be implemented in the user file
   */
}
 80075b8:	bf00      	nop
 80075ba:	370c      	adds	r7, #12
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr

080075c4 <HAL_USART_GetState>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL state
  */
HAL_USART_StateTypeDef HAL_USART_GetState(const USART_HandleTypeDef *husart)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  return husart->State;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075d2:	b2db      	uxtb	r3, r3
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <USART_DMATransmitCplt>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b084      	sub	sp, #16
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075ec:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d119      	bne.n	8007630 <USART_DMATransmitCplt+0x50>
  {
    husart->TxXferCount = 0U;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2200      	movs	r2, #0
 8007600:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007608:	b2db      	uxtb	r3, r3
 800760a:	2b12      	cmp	r3, #18
 800760c:	d119      	bne.n	8007642 <USART_DMATransmitCplt+0x62>
    {
      /* Disable the DMA transfer for transmit request by resetting the DMAT bit
         in the USART CR3 register */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	695a      	ldr	r2, [r3, #20]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800761c:	615a      	str	r2, [r3, #20]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	68da      	ldr	r2, [r3, #12]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800762c:	60da      	str	r2, [r3, #12]
      /* Call legacy weak Tx Complete Callback */
      HAL_USART_TxCpltCallback(husart);
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    }
  }
}
 800762e:	e008      	b.n	8007642 <USART_DMATransmitCplt+0x62>
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007636:	b2db      	uxtb	r3, r3
 8007638:	2b12      	cmp	r3, #18
 800763a:	d102      	bne.n	8007642 <USART_DMATransmitCplt+0x62>
      HAL_USART_TxCpltCallback(husart);
 800763c:	68f8      	ldr	r0, [r7, #12]
 800763e:	f7ff ff8f 	bl	8007560 <HAL_USART_TxCpltCallback>
}
 8007642:	bf00      	nop
 8007644:	3710      	adds	r7, #16
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}

0800764a <USART_DMATxHalfCplt>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800764a:	b580      	push	{r7, lr}
 800764c:	b084      	sub	sp, #16
 800764e:	af00      	add	r7, sp, #0
 8007650:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007656:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Half Complete Callback */
  husart->TxHalfCpltCallback(husart);
#else
  /* Call legacy weak Tx Half Complete Callback */
  HAL_USART_TxHalfCpltCallback(husart);
 8007658:	68f8      	ldr	r0, [r7, #12]
 800765a:	f7ff ff8b 	bl	8007574 <HAL_USART_TxHalfCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800765e:	bf00      	nop
 8007660:	3710      	adds	r7, #16
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}

08007666 <USART_DMAError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007666:	b580      	push	{r7, lr}
 8007668:	b084      	sub	sp, #16
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800766e:	2300      	movs	r3, #0
 8007670:	60fb      	str	r3, [r7, #12]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007676:	60bb      	str	r3, [r7, #8]
  husart->RxXferCount = 0x00U;
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	2200      	movs	r2, #0
 800767c:	865a      	strh	r2, [r3, #50]	@ 0x32
  husart->TxXferCount = 0x00U;
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	2200      	movs	r2, #0
 8007682:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Stop USART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT);
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	695b      	ldr	r3, [r3, #20]
 800768a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800768e:	2b80      	cmp	r3, #128	@ 0x80
 8007690:	bf0c      	ite	eq
 8007692:	2301      	moveq	r3, #1
 8007694:	2300      	movne	r3, #0
 8007696:	b2db      	uxtb	r3, r3
 8007698:	60fb      	str	r3, [r7, #12]
  if ((husart->State == HAL_USART_STATE_BUSY_TX) && dmarequest)
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	2b12      	cmp	r3, #18
 80076a4:	d105      	bne.n	80076b2 <USART_DMAError+0x4c>
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d002      	beq.n	80076b2 <USART_DMAError+0x4c>
  {
    USART_EndTxTransfer(husart);
 80076ac:	68b8      	ldr	r0, [r7, #8]
 80076ae:	f000 f828 	bl	8007702 <USART_EndTxTransfer>
  }

  /* Stop USART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	695b      	ldr	r3, [r3, #20]
 80076b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076bc:	2b40      	cmp	r3, #64	@ 0x40
 80076be:	bf0c      	ite	eq
 80076c0:	2301      	moveq	r3, #1
 80076c2:	2300      	movne	r3, #0
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	60fb      	str	r3, [r7, #12]
  if ((husart->State == HAL_USART_STATE_BUSY_RX) && dmarequest)
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	2b22      	cmp	r3, #34	@ 0x22
 80076d2:	d105      	bne.n	80076e0 <USART_DMAError+0x7a>
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d002      	beq.n	80076e0 <USART_DMAError+0x7a>
  {
    USART_EndRxTransfer(husart);
 80076da:	68b8      	ldr	r0, [r7, #8]
 80076dc:	f000 f827 	bl	800772e <USART_EndRxTransfer>
  }

  husart->ErrorCode |= HAL_USART_ERROR_DMA;
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076e4:	f043 0210 	orr.w	r2, r3, #16
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 80076f4:	68b8      	ldr	r0, [r7, #8]
 80076f6:	f7ff ff5b 	bl	80075b0 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 80076fa:	bf00      	nop
 80076fc:	3710      	adds	r7, #16
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}

08007702 <USART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on USART peripheral (following error detection or Transmit completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTxTransfer(USART_HandleTypeDef *husart)
{
 8007702:	b480      	push	{r7}
 8007704:	b083      	sub	sp, #12
 8007706:	af00      	add	r7, sp, #0
 8007708:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68da      	ldr	r2, [r3, #12]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8007718:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2201      	movs	r2, #1
 800771e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 8007722:	bf00      	nop
 8007724:	370c      	adds	r7, #12
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr

0800772e <USART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on USART peripheral (following error detection or Reception completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndRxTransfer(USART_HandleTypeDef *husart)
{
 800772e:	b480      	push	{r7}
 8007730:	b083      	sub	sp, #12
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	68da      	ldr	r2, [r3, #12]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8007744:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	695a      	ldr	r2, [r3, #20]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f022 0201 	bic.w	r2, r2, #1
 8007754:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2201      	movs	r2, #1
 800775a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 800775e:	bf00      	nop
 8007760:	370c      	adds	r7, #12
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr

0800776a <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800776a:	b580      	push	{r7, lr}
 800776c:	b084      	sub	sp, #16
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007776:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0x00U;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2200      	movs	r2, #0
 800777c:	865a      	strh	r2, [r3, #50]	@ 0x32
  husart->TxXferCount = 0x00U;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2200      	movs	r2, #0
 8007782:	855a      	strh	r2, [r3, #42]	@ 0x2a
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 8007784:	68f8      	ldr	r0, [r7, #12]
 8007786:	f7ff ff13 	bl	80075b0 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800778a:	bf00      	nop
 800778c:	3710      	adds	r7, #16
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <USART_Transmit_IT>:
  *                the configuration information for the specified USART module.
  * @retval HAL status
  * @note   The USART errors are not managed to avoid the overrun error.
  */
static HAL_StatusTypeDef USART_Transmit_IT(USART_HandleTypeDef *husart)
{
 8007792:	b480      	push	{r7}
 8007794:	b085      	sub	sp, #20
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077a0:	b2db      	uxtb	r3, r3
 80077a2:	2b12      	cmp	r3, #18
 80077a4:	d13e      	bne.n	8007824 <USART_Transmit_IT+0x92>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077ae:	d114      	bne.n	80077da <USART_Transmit_IT+0x48>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	691b      	ldr	r3, [r3, #16]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d110      	bne.n	80077da <USART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) husart->pTxBuffPtr;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077bc:	60fb      	str	r3, [r7, #12]
      husart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	881b      	ldrh	r3, [r3, #0]
 80077c2:	461a      	mov	r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077cc:	605a      	str	r2, [r3, #4]
      husart->pTxBuffPtr += 2U;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077d2:	1c9a      	adds	r2, r3, #2
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80077d8:	e008      	b.n	80077ec <USART_Transmit_IT+0x5a>
    }
    else
    {
      husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077de:	1c59      	adds	r1, r3, #1
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	6251      	str	r1, [r2, #36]	@ 0x24
 80077e4:	781a      	ldrb	r2, [r3, #0]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	605a      	str	r2, [r3, #4]
    }

    if (--husart->TxXferCount == 0U)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	3b01      	subs	r3, #1
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	4619      	mov	r1, r3
 80077fa:	8551      	strh	r1, [r2, #42]	@ 0x2a
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d10f      	bne.n	8007820 <USART_Transmit_IT+0x8e>
    {
      /* Disable the USART Transmit data register empty Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	68da      	ldr	r2, [r3, #12]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800780e:	60da      	str	r2, [r3, #12]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	68da      	ldr	r2, [r3, #12]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800781e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007820:	2300      	movs	r3, #0
 8007822:	e000      	b.n	8007826 <USART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007824:	2302      	movs	r3, #2
  }
}
 8007826:	4618      	mov	r0, r3
 8007828:	3714      	adds	r7, #20
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr

08007832 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 8007832:	b580      	push	{r7, lr}
 8007834:	b082      	sub	sp, #8
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  CLEAR_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	68da      	ldr	r2, [r3, #12]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007848:	60da      	str	r2, [r3, #12]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	695a      	ldr	r2, [r3, #20]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f022 0201 	bic.w	r2, r2, #1
 8007858:	615a      	str	r2, [r3, #20]

  husart->State = HAL_USART_STATE_READY;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2201      	movs	r2, #1
 800785e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Complete Callback */
  husart->TxCpltCallback(husart);
#else
  /* Call legacy weak Tx Complete Callback */
  HAL_USART_TxCpltCallback(husart);
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f7ff fe7c 	bl	8007560 <HAL_USART_TxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007868:	2300      	movs	r3, #0
}
 800786a:	4618      	mov	r0, r3
 800786c:	3708      	adds	r7, #8
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}

08007872 <USART_Receive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_Receive_IT(USART_HandleTypeDef *husart)
{
 8007872:	b580      	push	{r7, lr}
 8007874:	b084      	sub	sp, #16
 8007876:	af00      	add	r7, sp, #0
 8007878:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800787a:	2300      	movs	r3, #0
 800787c:	60fb      	str	r3, [r7, #12]
  uint16_t *pdata16bits = NULL;
 800787e:	2300      	movs	r3, #0
 8007880:	60bb      	str	r3, [r7, #8]

  if (husart->State == HAL_USART_STATE_BUSY_RX)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007888:	b2db      	uxtb	r3, r3
 800788a:	2b22      	cmp	r3, #34	@ 0x22
 800788c:	d172      	bne.n	8007974 <USART_Receive_IT+0x102>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007896:	d115      	bne.n	80078c4 <USART_Receive_IT+0x52>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	691b      	ldr	r3, [r3, #16]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d111      	bne.n	80078c4 <USART_Receive_IT+0x52>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) husart->pRxBuffPtr;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078a4:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	b29b      	uxth	r3, r3
 80078ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078b2:	b29a      	uxth	r2, r3
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	801a      	strh	r2, [r3, #0]
      husart->pRxBuffPtr += 2U;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078bc:	1c9a      	adds	r2, r3, #2
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80078c2:	e024      	b.n	800790e <USART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) husart->pRxBuffPtr;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078c8:	60fb      	str	r3, [r7, #12]
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078d2:	d007      	beq.n	80078e4 <USART_Receive_IT+0x72>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d10a      	bne.n	80078f2 <USART_Receive_IT+0x80>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	691b      	ldr	r3, [r3, #16]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d106      	bne.n	80078f2 <USART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	b2da      	uxtb	r2, r3
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	701a      	strb	r2, [r3, #0]
 80078f0:	e008      	b.n	8007904 <USART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	b2db      	uxtb	r3, r3
 80078fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078fe:	b2da      	uxtb	r2, r3
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	701a      	strb	r2, [r3, #0]
      }

      husart->pRxBuffPtr += 1U;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007908:	1c5a      	adds	r2, r3, #1
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    husart->RxXferCount--;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007912:	b29b      	uxth	r3, r3
 8007914:	3b01      	subs	r3, #1
 8007916:	b29a      	uxth	r2, r3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	865a      	strh	r2, [r3, #50]	@ 0x32

    if (husart->RxXferCount == 0U)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007920:	b29b      	uxth	r3, r3
 8007922:	2b00      	cmp	r3, #0
 8007924:	d120      	bne.n	8007968 <USART_Receive_IT+0xf6>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	68da      	ldr	r2, [r3, #12]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f022 0220 	bic.w	r2, r2, #32
 8007934:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	68da      	ldr	r2, [r3, #12]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007944:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	695a      	ldr	r2, [r3, #20]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f022 0201 	bic.w	r2, r2, #1
 8007954:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2201      	movs	r2, #1
 800795a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Rx Complete Callback */
      husart->RxCpltCallback(husart);
#else
      /* Call legacy weak Rx Complete Callback */
      HAL_USART_RxCpltCallback(husart);
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f7ff fe12 	bl	8007588 <HAL_USART_RxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007964:	2300      	movs	r3, #0
 8007966:	e006      	b.n	8007976 <USART_Receive_IT+0x104>
    else
    {
      /* Send dummy byte in order to generate the clock for the slave to send the next data.
      * Whatever the frame length (7, 8 or 9-bit long), the same dummy value
      * can be written for all the cases. */
      husart->Instance->DR = (DUMMY_DATA & (uint16_t)0x0FF);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	22ff      	movs	r2, #255	@ 0xff
 800796e:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8007970:	2300      	movs	r3, #0
 8007972:	e000      	b.n	8007976 <USART_Receive_IT+0x104>
  }
  else
  {
    return HAL_BUSY;
 8007974:	2302      	movs	r3, #2
  }
}
 8007976:	4618      	mov	r0, r3
 8007978:	3710      	adds	r7, #16
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}

0800797e <USART_TransmitReceive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_TransmitReceive_IT(USART_HandleTypeDef *husart)
{
 800797e:	b580      	push	{r7, lr}
 8007980:	b084      	sub	sp, #16
 8007982:	af00      	add	r7, sp, #0
 8007984:	6078      	str	r0, [r7, #4]
  const uint16_t *pdatatx16bits;
  uint16_t *pdatarx16bits;

  if (husart->State == HAL_USART_STATE_BUSY_TX_RX)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800798c:	b2db      	uxtb	r3, r3
 800798e:	2b32      	cmp	r3, #50	@ 0x32
 8007990:	f040 80bd 	bne.w	8007b0e <USART_TransmitReceive_IT+0x190>
  {
    if (husart->TxXferCount != 0x00U)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007998:	b29b      	uxth	r3, r3
 800799a:	2b00      	cmp	r3, #0
 800799c:	d03d      	beq.n	8007a1a <USART_TransmitReceive_IT+0x9c>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_TXE) != RESET)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079a8:	2b80      	cmp	r3, #128	@ 0x80
 80079aa:	d136      	bne.n	8007a1a <USART_TransmitReceive_IT+0x9c>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079b4:	d114      	bne.n	80079e0 <USART_TransmitReceive_IT+0x62>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	691b      	ldr	r3, [r3, #16]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d110      	bne.n	80079e0 <USART_TransmitReceive_IT+0x62>
        {
          pdatatx16bits = (const uint16_t *) husart->pTxBuffPtr;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079c2:	60fb      	str	r3, [r7, #12]
          husart->Instance->DR = (uint16_t)(*pdatatx16bits & (uint16_t)0x01FF);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	881b      	ldrh	r3, [r3, #0]
 80079c8:	461a      	mov	r2, r3
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079d2:	605a      	str	r2, [r3, #4]
          husart->pTxBuffPtr += 2U;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d8:	1c9a      	adds	r2, r3, #2
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	625a      	str	r2, [r3, #36]	@ 0x24
 80079de:	e008      	b.n	80079f2 <USART_TransmitReceive_IT+0x74>
        }
        else
        {
          husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e4:	1c59      	adds	r1, r3, #1
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	6251      	str	r1, [r2, #36]	@ 0x24
 80079ea:	781a      	ldrb	r2, [r3, #0]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	605a      	str	r2, [r3, #4]
        }

        husart->TxXferCount--;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	3b01      	subs	r3, #1
 80079fa:	b29a      	uxth	r2, r3
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Check the latest data transmitted */
        if (husart->TxXferCount == 0U)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d107      	bne.n	8007a1a <USART_TransmitReceive_IT+0x9c>
        {
          CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68da      	ldr	r2, [r3, #12]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007a18:	60da      	str	r2, [r3, #12]
        }
      }
    }

    if (husart->RxXferCount != 0x00U)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d04c      	beq.n	8007abe <USART_TransmitReceive_IT+0x140>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_RXNE) != RESET)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f003 0320 	and.w	r3, r3, #32
 8007a2e:	2b20      	cmp	r3, #32
 8007a30:	d145      	bne.n	8007abe <USART_TransmitReceive_IT+0x140>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a3a:	d115      	bne.n	8007a68 <USART_TransmitReceive_IT+0xea>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d111      	bne.n	8007a68 <USART_TransmitReceive_IT+0xea>
        {
          pdatarx16bits = (uint16_t *) husart->pRxBuffPtr;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a48:	60bb      	str	r3, [r7, #8]
          *pdatarx16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a56:	b29a      	uxth	r2, r3
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	801a      	strh	r2, [r3, #0]
          husart->pRxBuffPtr += 2U;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a60:	1c9a      	adds	r2, r3, #2
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	62da      	str	r2, [r3, #44]	@ 0x2c
 8007a66:	e023      	b.n	8007ab0 <USART_TransmitReceive_IT+0x132>
        }
        else
        {
          if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a70:	d007      	beq.n	8007a82 <USART_TransmitReceive_IT+0x104>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d10b      	bne.n	8007a92 <USART_TransmitReceive_IT+0x114>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	691b      	ldr	r3, [r3, #16]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d107      	bne.n	8007a92 <USART_TransmitReceive_IT+0x114>
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	685a      	ldr	r2, [r3, #4]
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a8c:	b2d2      	uxtb	r2, r2
 8007a8e:	701a      	strb	r2, [r3, #0]
 8007a90:	e009      	b.n	8007aa6 <USART_TransmitReceive_IT+0x128>
          }
          else
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	b2da      	uxtb	r2, r3
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a9e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007aa2:	b2d2      	uxtb	r2, r2
 8007aa4:	701a      	strb	r2, [r3, #0]
          }
          husart->pRxBuffPtr += 1U;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aaa:	1c5a      	adds	r2, r3, #1
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        husart->RxXferCount--;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	3b01      	subs	r3, #1
 8007ab8:	b29a      	uxth	r2, r3
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	865a      	strh	r2, [r3, #50]	@ 0x32
      }
    }

    /* Check the latest data received */
    if (husart->RxXferCount == 0U)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d120      	bne.n	8007b0a <USART_TransmitReceive_IT+0x18c>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	68da      	ldr	r2, [r3, #12]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f022 0220 	bic.w	r2, r2, #32
 8007ad6:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	68da      	ldr	r2, [r3, #12]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ae6:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	695a      	ldr	r2, [r3, #20]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f022 0201 	bic.w	r2, r2, #1
 8007af6:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Tx Rx Complete Callback */
      husart->TxRxCpltCallback(husart);
#else
      /* Call legacy weak Tx Rx Complete Callback */
      HAL_USART_TxRxCpltCallback(husart);
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f7ff fd4b 	bl	800759c <HAL_USART_TxRxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007b06:	2300      	movs	r3, #0
 8007b08:	e002      	b.n	8007b10 <USART_TransmitReceive_IT+0x192>
    }

    return HAL_OK;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	e000      	b.n	8007b10 <USART_TransmitReceive_IT+0x192>
  }
  else
  {
    return HAL_BUSY;
 8007b0e:	2302      	movs	r3, #2
  }
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3710      	adds	r7, #16
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8007b18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b1c:	b0c6      	sub	sp, #280	@ 0x118
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg = 0x00U;
 8007b24:	2300      	movs	r3, #0
 8007b26:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8007b2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	68d9      	ldr	r1, [r3, #12]
 8007b32:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	f021 030c 	bic.w	r3, r1, #12
 8007b3c:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 8007b3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	691b      	ldr	r3, [r3, #16]
 8007b46:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 8007b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b4e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007b52:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007b56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007b5a:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8007b5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007b60:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007b62:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8007b64:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	431a      	orrs	r2, r3
 8007b6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007b70:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8007b72:	431a      	orrs	r2, r3
 8007b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007b7e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 8007b82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b8c:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 8007b8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	68db      	ldr	r3, [r3, #12]
 8007b96:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8007b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b9e:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8007ba2:	f023 030c 	bic.w	r3, r3, #12
 8007ba6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8007baa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007bae:	689a      	ldr	r2, [r3, #8]
 8007bb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007bb4:	691b      	ldr	r3, [r3, #16]
 8007bb6:	431a      	orrs	r2, r3
 8007bb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007bbc:	695b      	ldr	r3, [r3, #20]
 8007bbe:	431a      	orrs	r2, r3
 8007bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bca:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 8007bce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bd8:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8007bda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	6959      	ldr	r1, [r3, #20]
 8007be2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
 8007bec:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 8007bee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007bf2:	681a      	ldr	r2, [r3, #0]
 8007bf4:	4b8b      	ldr	r3, [pc, #556]	@ (8007e24 <USART_SetConfig+0x30c>)
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d006      	beq.n	8007c08 <USART_SetConfig+0xf0>
 8007bfa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007bfe:	681a      	ldr	r2, [r3, #0]
 8007c00:	4b89      	ldr	r3, [pc, #548]	@ (8007e28 <USART_SetConfig+0x310>)
 8007c02:	429a      	cmp	r2, r3
 8007c04:	f040 8114 	bne.w	8007e30 <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007c08:	f7fd fb4c 	bl	80052a4 <HAL_RCC_GetPCLK2Freq>
 8007c0c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8007c10:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007c14:	2200      	movs	r2, #0
 8007c16:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007c1a:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8007c1e:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8007c22:	4622      	mov	r2, r4
 8007c24:	462b      	mov	r3, r5
 8007c26:	1891      	adds	r1, r2, r2
 8007c28:	6739      	str	r1, [r7, #112]	@ 0x70
 8007c2a:	415b      	adcs	r3, r3
 8007c2c:	677b      	str	r3, [r7, #116]	@ 0x74
 8007c2e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007c32:	4621      	mov	r1, r4
 8007c34:	eb12 0801 	adds.w	r8, r2, r1
 8007c38:	4629      	mov	r1, r5
 8007c3a:	eb43 0901 	adc.w	r9, r3, r1
 8007c3e:	f04f 0200 	mov.w	r2, #0
 8007c42:	f04f 0300 	mov.w	r3, #0
 8007c46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c52:	4690      	mov	r8, r2
 8007c54:	4699      	mov	r9, r3
 8007c56:	4623      	mov	r3, r4
 8007c58:	eb18 0303 	adds.w	r3, r8, r3
 8007c5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007c60:	462b      	mov	r3, r5
 8007c62:	eb49 0303 	adc.w	r3, r9, r3
 8007c66:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007c6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	2200      	movs	r2, #0
 8007c72:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007c76:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8007c7a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007c7e:	460b      	mov	r3, r1
 8007c80:	18db      	adds	r3, r3, r3
 8007c82:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c84:	4613      	mov	r3, r2
 8007c86:	eb42 0303 	adc.w	r3, r2, r3
 8007c8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007c8c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8007c90:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8007c94:	f7f8 ffda 	bl	8000c4c <__aeabi_uldivmod>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	460b      	mov	r3, r1
 8007c9c:	4b63      	ldr	r3, [pc, #396]	@ (8007e2c <USART_SetConfig+0x314>)
 8007c9e:	fba3 2302 	umull	r2, r3, r3, r2
 8007ca2:	095b      	lsrs	r3, r3, #5
 8007ca4:	011c      	lsls	r4, r3, #4
 8007ca6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007caa:	2200      	movs	r2, #0
 8007cac:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007cb0:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007cb4:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8007cb8:	4642      	mov	r2, r8
 8007cba:	464b      	mov	r3, r9
 8007cbc:	1891      	adds	r1, r2, r2
 8007cbe:	6639      	str	r1, [r7, #96]	@ 0x60
 8007cc0:	415b      	adcs	r3, r3
 8007cc2:	667b      	str	r3, [r7, #100]	@ 0x64
 8007cc4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8007cc8:	4641      	mov	r1, r8
 8007cca:	1851      	adds	r1, r2, r1
 8007ccc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007cce:	4649      	mov	r1, r9
 8007cd0:	414b      	adcs	r3, r1
 8007cd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007cd4:	f04f 0200 	mov.w	r2, #0
 8007cd8:	f04f 0300 	mov.w	r3, #0
 8007cdc:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 8007ce0:	4659      	mov	r1, fp
 8007ce2:	00cb      	lsls	r3, r1, #3
 8007ce4:	4651      	mov	r1, sl
 8007ce6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007cea:	4651      	mov	r1, sl
 8007cec:	00ca      	lsls	r2, r1, #3
 8007cee:	4610      	mov	r0, r2
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	4642      	mov	r2, r8
 8007cf6:	189b      	adds	r3, r3, r2
 8007cf8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007cfc:	464b      	mov	r3, r9
 8007cfe:	460a      	mov	r2, r1
 8007d00:	eb42 0303 	adc.w	r3, r2, r3
 8007d04:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007d08:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007d14:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007d18:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007d1c:	460b      	mov	r3, r1
 8007d1e:	18db      	adds	r3, r3, r3
 8007d20:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d22:	4613      	mov	r3, r2
 8007d24:	eb42 0303 	adc.w	r3, r2, r3
 8007d28:	657b      	str	r3, [r7, #84]	@ 0x54
 8007d2a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007d2e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007d32:	f7f8 ff8b 	bl	8000c4c <__aeabi_uldivmod>
 8007d36:	4602      	mov	r2, r0
 8007d38:	460b      	mov	r3, r1
 8007d3a:	4611      	mov	r1, r2
 8007d3c:	4b3b      	ldr	r3, [pc, #236]	@ (8007e2c <USART_SetConfig+0x314>)
 8007d3e:	fba3 2301 	umull	r2, r3, r3, r1
 8007d42:	095b      	lsrs	r3, r3, #5
 8007d44:	2264      	movs	r2, #100	@ 0x64
 8007d46:	fb02 f303 	mul.w	r3, r2, r3
 8007d4a:	1acb      	subs	r3, r1, r3
 8007d4c:	00db      	lsls	r3, r3, #3
 8007d4e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007d52:	4b36      	ldr	r3, [pc, #216]	@ (8007e2c <USART_SetConfig+0x314>)
 8007d54:	fba3 2302 	umull	r2, r3, r3, r2
 8007d58:	095b      	lsrs	r3, r3, #5
 8007d5a:	005b      	lsls	r3, r3, #1
 8007d5c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007d60:	441c      	add	r4, r3
 8007d62:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007d66:	2200      	movs	r2, #0
 8007d68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007d6c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007d70:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007d74:	4642      	mov	r2, r8
 8007d76:	464b      	mov	r3, r9
 8007d78:	1891      	adds	r1, r2, r2
 8007d7a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007d7c:	415b      	adcs	r3, r3
 8007d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007d84:	4641      	mov	r1, r8
 8007d86:	1851      	adds	r1, r2, r1
 8007d88:	6439      	str	r1, [r7, #64]	@ 0x40
 8007d8a:	4649      	mov	r1, r9
 8007d8c:	414b      	adcs	r3, r1
 8007d8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d90:	f04f 0200 	mov.w	r2, #0
 8007d94:	f04f 0300 	mov.w	r3, #0
 8007d98:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	@ 0x40
 8007d9c:	4659      	mov	r1, fp
 8007d9e:	00cb      	lsls	r3, r1, #3
 8007da0:	4651      	mov	r1, sl
 8007da2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007da6:	4651      	mov	r1, sl
 8007da8:	00ca      	lsls	r2, r1, #3
 8007daa:	4610      	mov	r0, r2
 8007dac:	4619      	mov	r1, r3
 8007dae:	4603      	mov	r3, r0
 8007db0:	4642      	mov	r2, r8
 8007db2:	189b      	adds	r3, r3, r2
 8007db4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007db8:	464b      	mov	r3, r9
 8007dba:	460a      	mov	r2, r1
 8007dbc:	eb42 0303 	adc.w	r3, r2, r3
 8007dc0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007dc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007dd0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007dd4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007dd8:	460b      	mov	r3, r1
 8007dda:	18db      	adds	r3, r3, r3
 8007ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007dde:	4613      	mov	r3, r2
 8007de0:	eb42 0303 	adc.w	r3, r2, r3
 8007de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007de6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007dea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007dee:	f7f8 ff2d 	bl	8000c4c <__aeabi_uldivmod>
 8007df2:	4602      	mov	r2, r0
 8007df4:	460b      	mov	r3, r1
 8007df6:	4b0d      	ldr	r3, [pc, #52]	@ (8007e2c <USART_SetConfig+0x314>)
 8007df8:	fba3 1302 	umull	r1, r3, r3, r2
 8007dfc:	095b      	lsrs	r3, r3, #5
 8007dfe:	2164      	movs	r1, #100	@ 0x64
 8007e00:	fb01 f303 	mul.w	r3, r1, r3
 8007e04:	1ad3      	subs	r3, r2, r3
 8007e06:	00db      	lsls	r3, r3, #3
 8007e08:	3332      	adds	r3, #50	@ 0x32
 8007e0a:	4a08      	ldr	r2, [pc, #32]	@ (8007e2c <USART_SetConfig+0x314>)
 8007e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8007e10:	095b      	lsrs	r3, r3, #5
 8007e12:	f003 0207 	and.w	r2, r3, #7
 8007e16:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4422      	add	r2, r4
 8007e1e:	609a      	str	r2, [r3, #8]
 8007e20:	e109      	b.n	8008036 <USART_SetConfig+0x51e>
 8007e22:	bf00      	nop
 8007e24:	40011000 	.word	0x40011000
 8007e28:	40011400 	.word	0x40011400
 8007e2c:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007e30:	f7fd fa24 	bl	800527c <HAL_RCC_GetPCLK1Freq>
 8007e34:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8007e38:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007e42:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007e46:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007e4a:	4642      	mov	r2, r8
 8007e4c:	464b      	mov	r3, r9
 8007e4e:	1891      	adds	r1, r2, r2
 8007e50:	6339      	str	r1, [r7, #48]	@ 0x30
 8007e52:	415b      	adcs	r3, r3
 8007e54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e56:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8007e5a:	4641      	mov	r1, r8
 8007e5c:	1854      	adds	r4, r2, r1
 8007e5e:	4649      	mov	r1, r9
 8007e60:	eb43 0501 	adc.w	r5, r3, r1
 8007e64:	f04f 0200 	mov.w	r2, #0
 8007e68:	f04f 0300 	mov.w	r3, #0
 8007e6c:	00eb      	lsls	r3, r5, #3
 8007e6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007e72:	00e2      	lsls	r2, r4, #3
 8007e74:	4614      	mov	r4, r2
 8007e76:	461d      	mov	r5, r3
 8007e78:	4643      	mov	r3, r8
 8007e7a:	18e3      	adds	r3, r4, r3
 8007e7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007e80:	464b      	mov	r3, r9
 8007e82:	eb45 0303 	adc.w	r3, r5, r3
 8007e86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	2200      	movs	r2, #0
 8007e92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007e96:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007e9a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007e9e:	460b      	mov	r3, r1
 8007ea0:	18db      	adds	r3, r3, r3
 8007ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ea4:	4613      	mov	r3, r2
 8007ea6:	eb42 0303 	adc.w	r3, r2, r3
 8007eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007eac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007eb0:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007eb4:	f7f8 feca 	bl	8000c4c <__aeabi_uldivmod>
 8007eb8:	4602      	mov	r2, r0
 8007eba:	460b      	mov	r3, r1
 8007ebc:	4b61      	ldr	r3, [pc, #388]	@ (8008044 <USART_SetConfig+0x52c>)
 8007ebe:	fba3 2302 	umull	r2, r3, r3, r2
 8007ec2:	095b      	lsrs	r3, r3, #5
 8007ec4:	011c      	lsls	r4, r3, #4
 8007ec6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007ed0:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007ed4:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007ed8:	4642      	mov	r2, r8
 8007eda:	464b      	mov	r3, r9
 8007edc:	1891      	adds	r1, r2, r2
 8007ede:	6239      	str	r1, [r7, #32]
 8007ee0:	415b      	adcs	r3, r3
 8007ee2:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ee4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007ee8:	4641      	mov	r1, r8
 8007eea:	eb12 0a01 	adds.w	sl, r2, r1
 8007eee:	4649      	mov	r1, r9
 8007ef0:	eb43 0b01 	adc.w	fp, r3, r1
 8007ef4:	f04f 0200 	mov.w	r2, #0
 8007ef8:	f04f 0300 	mov.w	r3, #0
 8007efc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007f00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007f04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f08:	4692      	mov	sl, r2
 8007f0a:	469b      	mov	fp, r3
 8007f0c:	4643      	mov	r3, r8
 8007f0e:	eb1a 0303 	adds.w	r3, sl, r3
 8007f12:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f16:	464b      	mov	r3, r9
 8007f18:	eb4b 0303 	adc.w	r3, fp, r3
 8007f1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007f20:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	2200      	movs	r2, #0
 8007f28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007f2c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007f30:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007f34:	460b      	mov	r3, r1
 8007f36:	18db      	adds	r3, r3, r3
 8007f38:	61bb      	str	r3, [r7, #24]
 8007f3a:	4613      	mov	r3, r2
 8007f3c:	eb42 0303 	adc.w	r3, r2, r3
 8007f40:	61fb      	str	r3, [r7, #28]
 8007f42:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f46:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007f4a:	f7f8 fe7f 	bl	8000c4c <__aeabi_uldivmod>
 8007f4e:	4602      	mov	r2, r0
 8007f50:	460b      	mov	r3, r1
 8007f52:	4611      	mov	r1, r2
 8007f54:	4b3b      	ldr	r3, [pc, #236]	@ (8008044 <USART_SetConfig+0x52c>)
 8007f56:	fba3 2301 	umull	r2, r3, r3, r1
 8007f5a:	095b      	lsrs	r3, r3, #5
 8007f5c:	2264      	movs	r2, #100	@ 0x64
 8007f5e:	fb02 f303 	mul.w	r3, r2, r3
 8007f62:	1acb      	subs	r3, r1, r3
 8007f64:	00db      	lsls	r3, r3, #3
 8007f66:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007f6a:	4b36      	ldr	r3, [pc, #216]	@ (8008044 <USART_SetConfig+0x52c>)
 8007f6c:	fba3 2302 	umull	r2, r3, r3, r2
 8007f70:	095b      	lsrs	r3, r3, #5
 8007f72:	005b      	lsls	r3, r3, #1
 8007f74:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007f78:	441c      	add	r4, r3
 8007f7a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007f7e:	2200      	movs	r2, #0
 8007f80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007f84:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007f88:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007f8c:	4642      	mov	r2, r8
 8007f8e:	464b      	mov	r3, r9
 8007f90:	1891      	adds	r1, r2, r2
 8007f92:	6139      	str	r1, [r7, #16]
 8007f94:	415b      	adcs	r3, r3
 8007f96:	617b      	str	r3, [r7, #20]
 8007f98:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007f9c:	4641      	mov	r1, r8
 8007f9e:	1851      	adds	r1, r2, r1
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	4649      	mov	r1, r9
 8007fa4:	414b      	adcs	r3, r1
 8007fa6:	60fb      	str	r3, [r7, #12]
 8007fa8:	f04f 0200 	mov.w	r2, #0
 8007fac:	f04f 0300 	mov.w	r3, #0
 8007fb0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007fb4:	4659      	mov	r1, fp
 8007fb6:	00cb      	lsls	r3, r1, #3
 8007fb8:	4651      	mov	r1, sl
 8007fba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007fbe:	4651      	mov	r1, sl
 8007fc0:	00ca      	lsls	r2, r1, #3
 8007fc2:	4610      	mov	r0, r2
 8007fc4:	4619      	mov	r1, r3
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	4642      	mov	r2, r8
 8007fca:	189b      	adds	r3, r3, r2
 8007fcc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007fd0:	464b      	mov	r3, r9
 8007fd2:	460a      	mov	r2, r1
 8007fd4:	eb42 0303 	adc.w	r3, r2, r3
 8007fd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007fdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007fe6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007fe8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007fec:	460b      	mov	r3, r1
 8007fee:	18db      	adds	r3, r3, r3
 8007ff0:	603b      	str	r3, [r7, #0]
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	eb42 0303 	adc.w	r3, r2, r3
 8007ff8:	607b      	str	r3, [r7, #4]
 8007ffa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ffe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008002:	f7f8 fe23 	bl	8000c4c <__aeabi_uldivmod>
 8008006:	4602      	mov	r2, r0
 8008008:	460b      	mov	r3, r1
 800800a:	4b0e      	ldr	r3, [pc, #56]	@ (8008044 <USART_SetConfig+0x52c>)
 800800c:	fba3 1302 	umull	r1, r3, r3, r2
 8008010:	095b      	lsrs	r3, r3, #5
 8008012:	2164      	movs	r1, #100	@ 0x64
 8008014:	fb01 f303 	mul.w	r3, r1, r3
 8008018:	1ad3      	subs	r3, r2, r3
 800801a:	00db      	lsls	r3, r3, #3
 800801c:	3332      	adds	r3, #50	@ 0x32
 800801e:	4a09      	ldr	r2, [pc, #36]	@ (8008044 <USART_SetConfig+0x52c>)
 8008020:	fba2 2303 	umull	r2, r3, r2, r3
 8008024:	095b      	lsrs	r3, r3, #5
 8008026:	f003 0207 	and.w	r2, r3, #7
 800802a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4422      	add	r2, r4
 8008032:	609a      	str	r2, [r3, #8]
  }
}
 8008034:	bf00      	nop
 8008036:	bf00      	nop
 8008038:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800803c:	46bd      	mov	sp, r7
 800803e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008042:	bf00      	nop
 8008044:	51eb851f 	.word	0x51eb851f

08008048 <arm_rfft_32_fast_init_f32>:
 8008048:	b150      	cbz	r0, 8008060 <arm_rfft_32_fast_init_f32+0x18>
 800804a:	b510      	push	{r4, lr}
 800804c:	2110      	movs	r1, #16
 800804e:	4604      	mov	r4, r0
 8008050:	f000 fe7c 	bl	8008d4c <arm_cfft_init_f32>
 8008054:	b918      	cbnz	r0, 800805e <arm_rfft_32_fast_init_f32+0x16>
 8008056:	4b04      	ldr	r3, [pc, #16]	@ (8008068 <arm_rfft_32_fast_init_f32+0x20>)
 8008058:	6163      	str	r3, [r4, #20]
 800805a:	2220      	movs	r2, #32
 800805c:	8222      	strh	r2, [r4, #16]
 800805e:	bd10      	pop	{r4, pc}
 8008060:	f04f 30ff 	mov.w	r0, #4294967295
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop
 8008068:	08023e60 	.word	0x08023e60

0800806c <arm_rfft_64_fast_init_f32>:
 800806c:	b150      	cbz	r0, 8008084 <arm_rfft_64_fast_init_f32+0x18>
 800806e:	b510      	push	{r4, lr}
 8008070:	2120      	movs	r1, #32
 8008072:	4604      	mov	r4, r0
 8008074:	f000 fe6a 	bl	8008d4c <arm_cfft_init_f32>
 8008078:	b918      	cbnz	r0, 8008082 <arm_rfft_64_fast_init_f32+0x16>
 800807a:	4b04      	ldr	r3, [pc, #16]	@ (800808c <arm_rfft_64_fast_init_f32+0x20>)
 800807c:	6163      	str	r3, [r4, #20]
 800807e:	2240      	movs	r2, #64	@ 0x40
 8008080:	8222      	strh	r2, [r4, #16]
 8008082:	bd10      	pop	{r4, pc}
 8008084:	f04f 30ff 	mov.w	r0, #4294967295
 8008088:	4770      	bx	lr
 800808a:	bf00      	nop
 800808c:	080286e0 	.word	0x080286e0

08008090 <arm_rfft_128_fast_init_f32>:
 8008090:	b150      	cbz	r0, 80080a8 <arm_rfft_128_fast_init_f32+0x18>
 8008092:	b510      	push	{r4, lr}
 8008094:	2140      	movs	r1, #64	@ 0x40
 8008096:	4604      	mov	r4, r0
 8008098:	f000 fe58 	bl	8008d4c <arm_cfft_init_f32>
 800809c:	b918      	cbnz	r0, 80080a6 <arm_rfft_128_fast_init_f32+0x16>
 800809e:	4b04      	ldr	r3, [pc, #16]	@ (80080b0 <arm_rfft_128_fast_init_f32+0x20>)
 80080a0:	6163      	str	r3, [r4, #20]
 80080a2:	2280      	movs	r2, #128	@ 0x80
 80080a4:	8222      	strh	r2, [r4, #16]
 80080a6:	bd10      	pop	{r4, pc}
 80080a8:	f04f 30ff 	mov.w	r0, #4294967295
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	08021860 	.word	0x08021860

080080b4 <arm_rfft_256_fast_init_f32>:
 80080b4:	b158      	cbz	r0, 80080ce <arm_rfft_256_fast_init_f32+0x1a>
 80080b6:	b510      	push	{r4, lr}
 80080b8:	2180      	movs	r1, #128	@ 0x80
 80080ba:	4604      	mov	r4, r0
 80080bc:	f000 fe46 	bl	8008d4c <arm_cfft_init_f32>
 80080c0:	b920      	cbnz	r0, 80080cc <arm_rfft_256_fast_init_f32+0x18>
 80080c2:	4b04      	ldr	r3, [pc, #16]	@ (80080d4 <arm_rfft_256_fast_init_f32+0x20>)
 80080c4:	6163      	str	r3, [r4, #20]
 80080c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80080ca:	8222      	strh	r2, [r4, #16]
 80080cc:	bd10      	pop	{r4, pc}
 80080ce:	f04f 30ff 	mov.w	r0, #4294967295
 80080d2:	4770      	bx	lr
 80080d4:	08023a60 	.word	0x08023a60

080080d8 <arm_rfft_512_fast_init_f32>:
 80080d8:	b160      	cbz	r0, 80080f4 <arm_rfft_512_fast_init_f32+0x1c>
 80080da:	b510      	push	{r4, lr}
 80080dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80080e0:	4604      	mov	r4, r0
 80080e2:	f000 fe33 	bl	8008d4c <arm_cfft_init_f32>
 80080e6:	b920      	cbnz	r0, 80080f2 <arm_rfft_512_fast_init_f32+0x1a>
 80080e8:	4b04      	ldr	r3, [pc, #16]	@ (80080fc <arm_rfft_512_fast_init_f32+0x24>)
 80080ea:	6163      	str	r3, [r4, #20]
 80080ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80080f0:	8222      	strh	r2, [r4, #16]
 80080f2:	bd10      	pop	{r4, pc}
 80080f4:	f04f 30ff 	mov.w	r0, #4294967295
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	08027ee0 	.word	0x08027ee0

08008100 <arm_rfft_1024_fast_init_f32>:
 8008100:	b160      	cbz	r0, 800811c <arm_rfft_1024_fast_init_f32+0x1c>
 8008102:	b510      	push	{r4, lr}
 8008104:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008108:	4604      	mov	r4, r0
 800810a:	f000 fe1f 	bl	8008d4c <arm_cfft_init_f32>
 800810e:	b920      	cbnz	r0, 800811a <arm_rfft_1024_fast_init_f32+0x1a>
 8008110:	4b04      	ldr	r3, [pc, #16]	@ (8008124 <arm_rfft_1024_fast_init_f32+0x24>)
 8008112:	6163      	str	r3, [r4, #20]
 8008114:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008118:	8222      	strh	r2, [r4, #16]
 800811a:	bd10      	pop	{r4, pc}
 800811c:	f04f 30ff 	mov.w	r0, #4294967295
 8008120:	4770      	bx	lr
 8008122:	bf00      	nop
 8008124:	08020860 	.word	0x08020860

08008128 <arm_rfft_2048_fast_init_f32>:
 8008128:	b160      	cbz	r0, 8008144 <arm_rfft_2048_fast_init_f32+0x1c>
 800812a:	b510      	push	{r4, lr}
 800812c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008130:	4604      	mov	r4, r0
 8008132:	f000 fe0b 	bl	8008d4c <arm_cfft_init_f32>
 8008136:	b920      	cbnz	r0, 8008142 <arm_rfft_2048_fast_init_f32+0x1a>
 8008138:	4b04      	ldr	r3, [pc, #16]	@ (800814c <arm_rfft_2048_fast_init_f32+0x24>)
 800813a:	6163      	str	r3, [r4, #20]
 800813c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008140:	8222      	strh	r2, [r4, #16]
 8008142:	bd10      	pop	{r4, pc}
 8008144:	f04f 30ff 	mov.w	r0, #4294967295
 8008148:	4770      	bx	lr
 800814a:	bf00      	nop
 800814c:	08021a60 	.word	0x08021a60

08008150 <arm_rfft_4096_fast_init_f32>:
 8008150:	b160      	cbz	r0, 800816c <arm_rfft_4096_fast_init_f32+0x1c>
 8008152:	b510      	push	{r4, lr}
 8008154:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8008158:	4604      	mov	r4, r0
 800815a:	f000 fdf7 	bl	8008d4c <arm_cfft_init_f32>
 800815e:	b920      	cbnz	r0, 800816a <arm_rfft_4096_fast_init_f32+0x1a>
 8008160:	4b04      	ldr	r3, [pc, #16]	@ (8008174 <arm_rfft_4096_fast_init_f32+0x24>)
 8008162:	6163      	str	r3, [r4, #20]
 8008164:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8008168:	8222      	strh	r2, [r4, #16]
 800816a:	bd10      	pop	{r4, pc}
 800816c:	f04f 30ff 	mov.w	r0, #4294967295
 8008170:	4770      	bx	lr
 8008172:	bf00      	nop
 8008174:	08023ee0 	.word	0x08023ee0

08008178 <arm_rfft_fast_init_f32>:
 8008178:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800817c:	d024      	beq.n	80081c8 <arm_rfft_fast_init_f32+0x50>
 800817e:	d807      	bhi.n	8008190 <arm_rfft_fast_init_f32+0x18>
 8008180:	2980      	cmp	r1, #128	@ 0x80
 8008182:	d01c      	beq.n	80081be <arm_rfft_fast_init_f32+0x46>
 8008184:	d90c      	bls.n	80081a0 <arm_rfft_fast_init_f32+0x28>
 8008186:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800818a:	d11a      	bne.n	80081c2 <arm_rfft_fast_init_f32+0x4a>
 800818c:	4b0f      	ldr	r3, [pc, #60]	@ (80081cc <arm_rfft_fast_init_f32+0x54>)
 800818e:	4718      	bx	r3
 8008190:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8008194:	d011      	beq.n	80081ba <arm_rfft_fast_init_f32+0x42>
 8008196:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800819a:	d107      	bne.n	80081ac <arm_rfft_fast_init_f32+0x34>
 800819c:	4b0c      	ldr	r3, [pc, #48]	@ (80081d0 <arm_rfft_fast_init_f32+0x58>)
 800819e:	4718      	bx	r3
 80081a0:	2920      	cmp	r1, #32
 80081a2:	d008      	beq.n	80081b6 <arm_rfft_fast_init_f32+0x3e>
 80081a4:	2940      	cmp	r1, #64	@ 0x40
 80081a6:	d10c      	bne.n	80081c2 <arm_rfft_fast_init_f32+0x4a>
 80081a8:	4b0a      	ldr	r3, [pc, #40]	@ (80081d4 <arm_rfft_fast_init_f32+0x5c>)
 80081aa:	e7f0      	b.n	800818e <arm_rfft_fast_init_f32+0x16>
 80081ac:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80081b0:	d107      	bne.n	80081c2 <arm_rfft_fast_init_f32+0x4a>
 80081b2:	4b09      	ldr	r3, [pc, #36]	@ (80081d8 <arm_rfft_fast_init_f32+0x60>)
 80081b4:	e7eb      	b.n	800818e <arm_rfft_fast_init_f32+0x16>
 80081b6:	4b09      	ldr	r3, [pc, #36]	@ (80081dc <arm_rfft_fast_init_f32+0x64>)
 80081b8:	e7e9      	b.n	800818e <arm_rfft_fast_init_f32+0x16>
 80081ba:	4b09      	ldr	r3, [pc, #36]	@ (80081e0 <arm_rfft_fast_init_f32+0x68>)
 80081bc:	e7e7      	b.n	800818e <arm_rfft_fast_init_f32+0x16>
 80081be:	4b09      	ldr	r3, [pc, #36]	@ (80081e4 <arm_rfft_fast_init_f32+0x6c>)
 80081c0:	e7e5      	b.n	800818e <arm_rfft_fast_init_f32+0x16>
 80081c2:	f04f 30ff 	mov.w	r0, #4294967295
 80081c6:	4770      	bx	lr
 80081c8:	4b07      	ldr	r3, [pc, #28]	@ (80081e8 <arm_rfft_fast_init_f32+0x70>)
 80081ca:	e7e0      	b.n	800818e <arm_rfft_fast_init_f32+0x16>
 80081cc:	080080b5 	.word	0x080080b5
 80081d0:	08008151 	.word	0x08008151
 80081d4:	0800806d 	.word	0x0800806d
 80081d8:	08008101 	.word	0x08008101
 80081dc:	08008049 	.word	0x08008049
 80081e0:	08008129 	.word	0x08008129
 80081e4:	08008091 	.word	0x08008091
 80081e8:	080080d9 	.word	0x080080d9

080081ec <stage_rfft_f32>:
 80081ec:	b410      	push	{r4}
 80081ee:	edd1 7a00 	vldr	s15, [r1]
 80081f2:	ed91 7a01 	vldr	s14, [r1, #4]
 80081f6:	8804      	ldrh	r4, [r0, #0]
 80081f8:	6940      	ldr	r0, [r0, #20]
 80081fa:	ee37 7a07 	vadd.f32	s14, s14, s14
 80081fe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008202:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8008206:	ee77 6a87 	vadd.f32	s13, s15, s14
 800820a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800820e:	3c01      	subs	r4, #1
 8008210:	ee26 7a84 	vmul.f32	s14, s13, s8
 8008214:	ee67 7a84 	vmul.f32	s15, s15, s8
 8008218:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800821c:	ed82 7a00 	vstr	s14, [r2]
 8008220:	edc2 7a01 	vstr	s15, [r2, #4]
 8008224:	3010      	adds	r0, #16
 8008226:	3210      	adds	r2, #16
 8008228:	3b08      	subs	r3, #8
 800822a:	3110      	adds	r1, #16
 800822c:	ed11 5a02 	vldr	s10, [r1, #-8]
 8008230:	ed93 7a02 	vldr	s14, [r3, #8]
 8008234:	ed50 6a02 	vldr	s13, [r0, #-8]
 8008238:	edd3 4a03 	vldr	s9, [r3, #12]
 800823c:	ed51 7a01 	vldr	s15, [r1, #-4]
 8008240:	ed10 6a01 	vldr	s12, [r0, #-4]
 8008244:	ee77 5a45 	vsub.f32	s11, s14, s10
 8008248:	ee37 7a05 	vadd.f32	s14, s14, s10
 800824c:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8008250:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8008254:	ee66 5a25 	vmul.f32	s11, s12, s11
 8008258:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800825c:	ee37 7a23 	vadd.f32	s14, s14, s7
 8008260:	ee66 6a85 	vmul.f32	s13, s13, s10
 8008264:	ee26 6a05 	vmul.f32	s12, s12, s10
 8008268:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800826c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008270:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008274:	ee27 7a04 	vmul.f32	s14, s14, s8
 8008278:	ee67 7a84 	vmul.f32	s15, s15, s8
 800827c:	3c01      	subs	r4, #1
 800827e:	ed02 7a02 	vstr	s14, [r2, #-8]
 8008282:	ed42 7a01 	vstr	s15, [r2, #-4]
 8008286:	f1a3 0308 	sub.w	r3, r3, #8
 800828a:	f101 0108 	add.w	r1, r1, #8
 800828e:	f100 0008 	add.w	r0, r0, #8
 8008292:	f102 0208 	add.w	r2, r2, #8
 8008296:	d1c9      	bne.n	800822c <stage_rfft_f32+0x40>
 8008298:	f85d 4b04 	ldr.w	r4, [sp], #4
 800829c:	4770      	bx	lr
 800829e:	bf00      	nop

080082a0 <merge_rfft_f32>:
 80082a0:	b410      	push	{r4}
 80082a2:	edd1 7a00 	vldr	s15, [r1]
 80082a6:	edd1 6a01 	vldr	s13, [r1, #4]
 80082aa:	8804      	ldrh	r4, [r0, #0]
 80082ac:	6940      	ldr	r0, [r0, #20]
 80082ae:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80082b2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80082b6:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 80082ba:	ee27 7a04 	vmul.f32	s14, s14, s8
 80082be:	ee67 7a84 	vmul.f32	s15, s15, s8
 80082c2:	3c01      	subs	r4, #1
 80082c4:	ed82 7a00 	vstr	s14, [r2]
 80082c8:	edc2 7a01 	vstr	s15, [r2, #4]
 80082cc:	b3dc      	cbz	r4, 8008346 <merge_rfft_f32+0xa6>
 80082ce:	00e3      	lsls	r3, r4, #3
 80082d0:	3b08      	subs	r3, #8
 80082d2:	440b      	add	r3, r1
 80082d4:	3010      	adds	r0, #16
 80082d6:	3210      	adds	r2, #16
 80082d8:	3110      	adds	r1, #16
 80082da:	ed11 5a02 	vldr	s10, [r1, #-8]
 80082de:	ed93 7a02 	vldr	s14, [r3, #8]
 80082e2:	ed50 6a02 	vldr	s13, [r0, #-8]
 80082e6:	edd3 4a03 	vldr	s9, [r3, #12]
 80082ea:	ed51 7a01 	vldr	s15, [r1, #-4]
 80082ee:	ed10 6a01 	vldr	s12, [r0, #-4]
 80082f2:	ee75 5a47 	vsub.f32	s11, s10, s14
 80082f6:	ee37 7a05 	vadd.f32	s14, s14, s10
 80082fa:	ee66 3aa5 	vmul.f32	s7, s13, s11
 80082fe:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8008302:	ee66 5a25 	vmul.f32	s11, s12, s11
 8008306:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800830a:	ee37 7a63 	vsub.f32	s14, s14, s7
 800830e:	ee66 6a85 	vmul.f32	s13, s13, s10
 8008312:	ee26 6a05 	vmul.f32	s12, s12, s10
 8008316:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800831a:	ee37 7a46 	vsub.f32	s14, s14, s12
 800831e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008322:	ee27 7a04 	vmul.f32	s14, s14, s8
 8008326:	ee67 7a84 	vmul.f32	s15, s15, s8
 800832a:	3c01      	subs	r4, #1
 800832c:	ed02 7a02 	vstr	s14, [r2, #-8]
 8008330:	ed42 7a01 	vstr	s15, [r2, #-4]
 8008334:	f1a3 0308 	sub.w	r3, r3, #8
 8008338:	f101 0108 	add.w	r1, r1, #8
 800833c:	f100 0008 	add.w	r0, r0, #8
 8008340:	f102 0208 	add.w	r2, r2, #8
 8008344:	d1c9      	bne.n	80082da <merge_rfft_f32+0x3a>
 8008346:	f85d 4b04 	ldr.w	r4, [sp], #4
 800834a:	4770      	bx	lr

0800834c <arm_rfft_fast_f32>:
 800834c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008350:	461c      	mov	r4, r3
 8008352:	4605      	mov	r5, r0
 8008354:	4616      	mov	r6, r2
 8008356:	b14b      	cbz	r3, 800836c <arm_rfft_fast_f32+0x20>
 8008358:	f7ff ffa2 	bl	80082a0 <merge_rfft_f32>
 800835c:	4622      	mov	r2, r4
 800835e:	4631      	mov	r1, r6
 8008360:	4628      	mov	r0, r5
 8008362:	2301      	movs	r3, #1
 8008364:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008368:	f000 bb34 	b.w	80089d4 <arm_cfft_f32>
 800836c:	460f      	mov	r7, r1
 800836e:	461a      	mov	r2, r3
 8008370:	2301      	movs	r3, #1
 8008372:	f000 fb2f 	bl	80089d4 <arm_cfft_f32>
 8008376:	4632      	mov	r2, r6
 8008378:	4639      	mov	r1, r7
 800837a:	4628      	mov	r0, r5
 800837c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008380:	f7ff bf34 	b.w	80081ec <stage_rfft_f32>

08008384 <arm_cfft_radix8by2_f32>:
 8008384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008388:	ed2d 8b08 	vpush	{d8-d11}
 800838c:	f8b0 c000 	ldrh.w	ip, [r0]
 8008390:	6842      	ldr	r2, [r0, #4]
 8008392:	4607      	mov	r7, r0
 8008394:	4608      	mov	r0, r1
 8008396:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800839a:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800839e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80083a2:	b082      	sub	sp, #8
 80083a4:	f000 80b0 	beq.w	8008508 <arm_cfft_radix8by2_f32+0x184>
 80083a8:	008c      	lsls	r4, r1, #2
 80083aa:	3410      	adds	r4, #16
 80083ac:	f100 0310 	add.w	r3, r0, #16
 80083b0:	1906      	adds	r6, r0, r4
 80083b2:	3210      	adds	r2, #16
 80083b4:	4444      	add	r4, r8
 80083b6:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 80083ba:	f108 0510 	add.w	r5, r8, #16
 80083be:	ed15 2a04 	vldr	s4, [r5, #-16]
 80083c2:	ed55 2a03 	vldr	s5, [r5, #-12]
 80083c6:	ed54 4a04 	vldr	s9, [r4, #-16]
 80083ca:	ed14 4a03 	vldr	s8, [r4, #-12]
 80083ce:	ed14 6a02 	vldr	s12, [r4, #-8]
 80083d2:	ed54 5a01 	vldr	s11, [r4, #-4]
 80083d6:	ed53 3a04 	vldr	s7, [r3, #-16]
 80083da:	ed15 0a02 	vldr	s0, [r5, #-8]
 80083de:	ed55 0a01 	vldr	s1, [r5, #-4]
 80083e2:	ed56 6a04 	vldr	s13, [r6, #-16]
 80083e6:	ed16 3a03 	vldr	s6, [r6, #-12]
 80083ea:	ed13 7a03 	vldr	s14, [r3, #-12]
 80083ee:	ed13 5a02 	vldr	s10, [r3, #-8]
 80083f2:	ed53 7a01 	vldr	s15, [r3, #-4]
 80083f6:	ed16 1a02 	vldr	s2, [r6, #-8]
 80083fa:	ed56 1a01 	vldr	s3, [r6, #-4]
 80083fe:	ee73 ba82 	vadd.f32	s23, s7, s4
 8008402:	ee37 ba22 	vadd.f32	s22, s14, s5
 8008406:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800840a:	ee33 9a04 	vadd.f32	s18, s6, s8
 800840e:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8008412:	ee75 aa00 	vadd.f32	s21, s10, s0
 8008416:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800841a:	ee71 8a06 	vadd.f32	s17, s2, s12
 800841e:	ed43 ba04 	vstr	s23, [r3, #-16]
 8008422:	ed03 ba03 	vstr	s22, [r3, #-12]
 8008426:	ed43 aa02 	vstr	s21, [r3, #-8]
 800842a:	ed03 aa01 	vstr	s20, [r3, #-4]
 800842e:	ed06 8a01 	vstr	s16, [r6, #-4]
 8008432:	ed46 9a04 	vstr	s19, [r6, #-16]
 8008436:	ed06 9a03 	vstr	s18, [r6, #-12]
 800843a:	ed46 8a02 	vstr	s17, [r6, #-8]
 800843e:	ee37 7a62 	vsub.f32	s14, s14, s5
 8008442:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8008446:	ee34 4a43 	vsub.f32	s8, s8, s6
 800844a:	ed52 6a03 	vldr	s13, [r2, #-12]
 800844e:	ed12 3a04 	vldr	s6, [r2, #-16]
 8008452:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8008456:	ee27 8a26 	vmul.f32	s16, s14, s13
 800845a:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800845e:	ee23 2a83 	vmul.f32	s4, s7, s6
 8008462:	ee64 4a83 	vmul.f32	s9, s9, s6
 8008466:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800846a:	ee27 7a03 	vmul.f32	s14, s14, s6
 800846e:	ee64 6a26 	vmul.f32	s13, s8, s13
 8008472:	ee24 4a03 	vmul.f32	s8, s8, s6
 8008476:	ee37 7a63 	vsub.f32	s14, s14, s7
 800847a:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800847e:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8008482:	ee32 3a08 	vadd.f32	s6, s4, s16
 8008486:	ed05 7a03 	vstr	s14, [r5, #-12]
 800848a:	ed05 3a04 	vstr	s6, [r5, #-16]
 800848e:	ed04 4a04 	vstr	s8, [r4, #-16]
 8008492:	ed44 6a03 	vstr	s13, [r4, #-12]
 8008496:	ed12 7a01 	vldr	s14, [r2, #-4]
 800849a:	ee76 6a41 	vsub.f32	s13, s12, s2
 800849e:	ee35 5a40 	vsub.f32	s10, s10, s0
 80084a2:	ee35 6ae1 	vsub.f32	s12, s11, s3
 80084a6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80084aa:	ed52 5a02 	vldr	s11, [r2, #-8]
 80084ae:	ee67 3a87 	vmul.f32	s7, s15, s14
 80084b2:	ee66 4a87 	vmul.f32	s9, s13, s14
 80084b6:	ee25 4a25 	vmul.f32	s8, s10, s11
 80084ba:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80084be:	ee25 5a07 	vmul.f32	s10, s10, s14
 80084c2:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80084c6:	ee26 7a07 	vmul.f32	s14, s12, s14
 80084ca:	ee26 6a25 	vmul.f32	s12, s12, s11
 80084ce:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80084d2:	ee74 5a23 	vadd.f32	s11, s8, s7
 80084d6:	ee34 6ac6 	vsub.f32	s12, s9, s12
 80084da:	ee37 7a26 	vadd.f32	s14, s14, s13
 80084de:	3310      	adds	r3, #16
 80084e0:	4563      	cmp	r3, ip
 80084e2:	ed45 5a02 	vstr	s11, [r5, #-8]
 80084e6:	f106 0610 	add.w	r6, r6, #16
 80084ea:	ed45 7a01 	vstr	s15, [r5, #-4]
 80084ee:	f102 0210 	add.w	r2, r2, #16
 80084f2:	ed04 6a02 	vstr	s12, [r4, #-8]
 80084f6:	ed04 7a01 	vstr	s14, [r4, #-4]
 80084fa:	f105 0510 	add.w	r5, r5, #16
 80084fe:	f104 0410 	add.w	r4, r4, #16
 8008502:	f47f af5c 	bne.w	80083be <arm_cfft_radix8by2_f32+0x3a>
 8008506:	687a      	ldr	r2, [r7, #4]
 8008508:	b289      	uxth	r1, r1
 800850a:	2302      	movs	r3, #2
 800850c:	9101      	str	r1, [sp, #4]
 800850e:	f000 fc6f 	bl	8008df0 <arm_radix8_butterfly_f32>
 8008512:	9901      	ldr	r1, [sp, #4]
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	4640      	mov	r0, r8
 8008518:	2302      	movs	r3, #2
 800851a:	b002      	add	sp, #8
 800851c:	ecbd 8b08 	vpop	{d8-d11}
 8008520:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008524:	f000 bc64 	b.w	8008df0 <arm_radix8_butterfly_f32>

08008528 <arm_cfft_radix8by4_f32>:
 8008528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800852c:	ed2d 8b0a 	vpush	{d8-d12}
 8008530:	8803      	ldrh	r3, [r0, #0]
 8008532:	6842      	ldr	r2, [r0, #4]
 8008534:	b08d      	sub	sp, #52	@ 0x34
 8008536:	085b      	lsrs	r3, r3, #1
 8008538:	900a      	str	r0, [sp, #40]	@ 0x28
 800853a:	4608      	mov	r0, r1
 800853c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008540:	edd1 5a00 	vldr	s11, [r1]
 8008544:	edd0 7a00 	vldr	s15, [r0]
 8008548:	edd1 3a01 	vldr	s7, [r1, #4]
 800854c:	ed90 5a01 	vldr	s10, [r0, #4]
 8008550:	9108      	str	r1, [sp, #32]
 8008552:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8008556:	ed96 7a00 	vldr	s14, [r6]
 800855a:	ed96 4a01 	vldr	s8, [r6, #4]
 800855e:	9607      	str	r6, [sp, #28]
 8008560:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8008564:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 8008568:	edd8 4a00 	vldr	s9, [r8]
 800856c:	ed98 3a01 	vldr	s6, [r8, #4]
 8008570:	ee77 6a06 	vadd.f32	s13, s14, s12
 8008574:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8008578:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800857c:	4604      	mov	r4, r0
 800857e:	edc0 6a00 	vstr	s13, [r0]
 8008582:	edd6 5a01 	vldr	s11, [r6, #4]
 8008586:	edd8 2a01 	vldr	s5, [r8, #4]
 800858a:	ee75 6a23 	vadd.f32	s13, s10, s7
 800858e:	ee35 5a63 	vsub.f32	s10, s10, s7
 8008592:	ee36 6a47 	vsub.f32	s12, s12, s14
 8008596:	ee74 3a27 	vadd.f32	s7, s8, s15
 800859a:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800859e:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80085a2:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80085a6:	3408      	adds	r4, #8
 80085a8:	ee35 4a47 	vsub.f32	s8, s10, s14
 80085ac:	460d      	mov	r5, r1
 80085ae:	ee37 7a05 	vadd.f32	s14, s14, s10
 80085b2:	4637      	mov	r7, r6
 80085b4:	9402      	str	r4, [sp, #8]
 80085b6:	3708      	adds	r7, #8
 80085b8:	460c      	mov	r4, r1
 80085ba:	3508      	adds	r5, #8
 80085bc:	0859      	lsrs	r1, r3, #1
 80085be:	9109      	str	r1, [sp, #36]	@ 0x24
 80085c0:	9706      	str	r7, [sp, #24]
 80085c2:	9505      	str	r5, [sp, #20]
 80085c4:	f102 0708 	add.w	r7, r2, #8
 80085c8:	ee36 6a64 	vsub.f32	s12, s12, s9
 80085cc:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80085d0:	ee75 5aa2 	vadd.f32	s11, s11, s5
 80085d4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80085d8:	ee77 7a83 	vadd.f32	s15, s15, s6
 80085dc:	ee34 5a24 	vadd.f32	s10, s8, s9
 80085e0:	ee37 7a64 	vsub.f32	s14, s14, s9
 80085e4:	3902      	subs	r1, #2
 80085e6:	4645      	mov	r5, r8
 80085e8:	9701      	str	r7, [sp, #4]
 80085ea:	f102 0c18 	add.w	ip, r2, #24
 80085ee:	f102 0710 	add.w	r7, r2, #16
 80085f2:	3508      	adds	r5, #8
 80085f4:	0849      	lsrs	r1, r1, #1
 80085f6:	edc0 5a01 	vstr	s11, [r0, #4]
 80085fa:	9703      	str	r7, [sp, #12]
 80085fc:	edc6 3a00 	vstr	s7, [r6]
 8008600:	ed86 5a01 	vstr	s10, [r6, #4]
 8008604:	f8cd c000 	str.w	ip, [sp]
 8008608:	ed84 6a00 	vstr	s12, [r4]
 800860c:	edc4 6a01 	vstr	s13, [r4, #4]
 8008610:	9504      	str	r5, [sp, #16]
 8008612:	edc8 7a00 	vstr	s15, [r8]
 8008616:	ed88 7a01 	vstr	s14, [r8, #4]
 800861a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800861c:	f000 8138 	beq.w	8008890 <arm_cfft_radix8by4_f32+0x368>
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	3b0c      	subs	r3, #12
 8008624:	f1a6 0c0c 	sub.w	ip, r6, #12
 8008628:	f106 0510 	add.w	r5, r6, #16
 800862c:	4626      	mov	r6, r4
 800862e:	46bb      	mov	fp, r7
 8008630:	f102 0a20 	add.w	sl, r2, #32
 8008634:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 8008638:	f106 0710 	add.w	r7, r6, #16
 800863c:	4443      	add	r3, r8
 800863e:	f100 0e10 	add.w	lr, r0, #16
 8008642:	3c0c      	subs	r4, #12
 8008644:	f1a8 060c 	sub.w	r6, r8, #12
 8008648:	f108 0210 	add.w	r2, r8, #16
 800864c:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8008650:	ed57 5a02 	vldr	s11, [r7, #-8]
 8008654:	ed55 7a02 	vldr	s15, [r5, #-8]
 8008658:	ed52 1a02 	vldr	s3, [r2, #-8]
 800865c:	ed57 6a01 	vldr	s13, [r7, #-4]
 8008660:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8008664:	ed12 1a01 	vldr	s2, [r2, #-4]
 8008668:	ed15 8a01 	vldr	s16, [r5, #-4]
 800866c:	ee35 4a25 	vadd.f32	s8, s10, s11
 8008670:	ee30 6a26 	vadd.f32	s12, s0, s13
 8008674:	ee37 7a84 	vadd.f32	s14, s15, s8
 8008678:	ee30 0a66 	vsub.f32	s0, s0, s13
 800867c:	ee37 7a21 	vadd.f32	s14, s14, s3
 8008680:	ee75 5a65 	vsub.f32	s11, s10, s11
 8008684:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8008688:	ed15 7a01 	vldr	s14, [r5, #-4]
 800868c:	ed52 6a01 	vldr	s13, [r2, #-4]
 8008690:	ee36 7a07 	vadd.f32	s14, s12, s14
 8008694:	ee78 aa25 	vadd.f32	s21, s16, s11
 8008698:	ee37 7a26 	vadd.f32	s14, s14, s13
 800869c:	ee70 3a67 	vsub.f32	s7, s0, s15
 80086a0:	ed0e 7a01 	vstr	s14, [lr, #-4]
 80086a4:	ed96 7a02 	vldr	s14, [r6, #8]
 80086a8:	ed9c 2a02 	vldr	s4, [ip, #8]
 80086ac:	ed94 ba02 	vldr	s22, [r4, #8]
 80086b0:	edd3 9a02 	vldr	s19, [r3, #8]
 80086b4:	edd6 2a01 	vldr	s5, [r6, #4]
 80086b8:	ed9c 9a01 	vldr	s18, [ip, #4]
 80086bc:	ed93 5a01 	vldr	s10, [r3, #4]
 80086c0:	edd4 0a01 	vldr	s1, [r4, #4]
 80086c4:	ee72 6a07 	vadd.f32	s13, s4, s14
 80086c8:	ee32 2a47 	vsub.f32	s4, s4, s14
 80086cc:	ee7b 8a26 	vadd.f32	s17, s22, s13
 80086d0:	ee79 4a22 	vadd.f32	s9, s18, s5
 80086d4:	ee38 7aa9 	vadd.f32	s14, s17, s19
 80086d8:	ee79 2a62 	vsub.f32	s5, s18, s5
 80086dc:	ed8c 7a02 	vstr	s14, [ip, #8]
 80086e0:	ed94 7a01 	vldr	s14, [r4, #4]
 80086e4:	edd3 8a01 	vldr	s17, [r3, #4]
 80086e8:	ee34 7a87 	vadd.f32	s14, s9, s14
 80086ec:	ee3b 3a69 	vsub.f32	s6, s22, s19
 80086f0:	ee37 7a28 	vadd.f32	s14, s14, s17
 80086f4:	ee32 9a60 	vsub.f32	s18, s4, s1
 80086f8:	ed8c 7a01 	vstr	s14, [ip, #4]
 80086fc:	ed1b 7a01 	vldr	s14, [fp, #-4]
 8008700:	ed1b aa02 	vldr	s20, [fp, #-8]
 8008704:	ee73 8a22 	vadd.f32	s17, s6, s5
 8008708:	ee39 9a05 	vadd.f32	s18, s18, s10
 800870c:	ee7a aac1 	vsub.f32	s21, s21, s2
 8008710:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8008714:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8008718:	ee69 ba07 	vmul.f32	s23, s18, s14
 800871c:	ee6a aa87 	vmul.f32	s21, s21, s14
 8008720:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8008724:	ee63 ca87 	vmul.f32	s25, s7, s14
 8008728:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800872c:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8008730:	ee68 8a87 	vmul.f32	s17, s17, s14
 8008734:	ee73 3aea 	vsub.f32	s7, s7, s21
 8008738:	ee78 8a89 	vadd.f32	s17, s17, s18
 800873c:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8008740:	ee3b aaca 	vsub.f32	s20, s23, s20
 8008744:	ee34 4a67 	vsub.f32	s8, s8, s15
 8008748:	ee76 6acb 	vsub.f32	s13, s13, s22
 800874c:	ee36 6a48 	vsub.f32	s12, s12, s16
 8008750:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8008754:	ed05 7a02 	vstr	s14, [r5, #-8]
 8008758:	ed45 3a01 	vstr	s7, [r5, #-4]
 800875c:	edc4 8a01 	vstr	s17, [r4, #4]
 8008760:	ed84 aa02 	vstr	s20, [r4, #8]
 8008764:	ed5a 3a04 	vldr	s7, [sl, #-16]
 8008768:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800876c:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8008770:	ed5a 6a03 	vldr	s13, [sl, #-12]
 8008774:	ee34 4a61 	vsub.f32	s8, s8, s3
 8008778:	ee36 6a41 	vsub.f32	s12, s12, s2
 800877c:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8008780:	ee66 9a26 	vmul.f32	s19, s12, s13
 8008784:	ee24 9a23 	vmul.f32	s18, s8, s7
 8008788:	ee26 6a23 	vmul.f32	s12, s12, s7
 800878c:	ee24 4a26 	vmul.f32	s8, s8, s13
 8008790:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008794:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8008798:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800879c:	ee36 6a44 	vsub.f32	s12, s12, s8
 80087a0:	ee37 7a64 	vsub.f32	s14, s14, s9
 80087a4:	ee38 4ae6 	vsub.f32	s8, s17, s13
 80087a8:	ee79 3a29 	vadd.f32	s7, s18, s19
 80087ac:	ee75 6a60 	vsub.f32	s13, s10, s1
 80087b0:	ee75 5ac8 	vsub.f32	s11, s11, s16
 80087b4:	ee77 7a80 	vadd.f32	s15, s15, s0
 80087b8:	ed47 3a02 	vstr	s7, [r7, #-8]
 80087bc:	ed07 6a01 	vstr	s12, [r7, #-4]
 80087c0:	ed86 7a01 	vstr	s14, [r6, #4]
 80087c4:	ed86 4a02 	vstr	s8, [r6, #8]
 80087c8:	ee35 6a81 	vadd.f32	s12, s11, s2
 80087cc:	ee36 7ac2 	vsub.f32	s14, s13, s4
 80087d0:	ed59 5a06 	vldr	s11, [r9, #-24]	@ 0xffffffe8
 80087d4:	ed59 6a05 	vldr	s13, [r9, #-20]	@ 0xffffffec
 80087d8:	ee33 3a62 	vsub.f32	s6, s6, s5
 80087dc:	ee77 7ae1 	vsub.f32	s15, s15, s3
 80087e0:	ee67 2a26 	vmul.f32	s5, s14, s13
 80087e4:	ee67 4aa6 	vmul.f32	s9, s15, s13
 80087e8:	ee26 5a25 	vmul.f32	s10, s12, s11
 80087ec:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80087f0:	ee26 6a26 	vmul.f32	s12, s12, s13
 80087f4:	ee27 7a25 	vmul.f32	s14, s14, s11
 80087f8:	ee63 6a26 	vmul.f32	s13, s6, s13
 80087fc:	ee23 3a25 	vmul.f32	s6, s6, s11
 8008800:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8008804:	ee75 5a24 	vadd.f32	s11, s10, s9
 8008808:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800880c:	ee36 7a87 	vadd.f32	s14, s13, s14
 8008810:	3901      	subs	r1, #1
 8008812:	ed42 5a02 	vstr	s11, [r2, #-8]
 8008816:	ed42 7a01 	vstr	s15, [r2, #-4]
 800881a:	f10e 0e08 	add.w	lr, lr, #8
 800881e:	ed83 3a02 	vstr	s6, [r3, #8]
 8008822:	ed83 7a01 	vstr	s14, [r3, #4]
 8008826:	f1ac 0c08 	sub.w	ip, ip, #8
 800882a:	f10b 0b08 	add.w	fp, fp, #8
 800882e:	f105 0508 	add.w	r5, r5, #8
 8008832:	f1a4 0408 	sub.w	r4, r4, #8
 8008836:	f10a 0a10 	add.w	sl, sl, #16
 800883a:	f107 0708 	add.w	r7, r7, #8
 800883e:	f1a6 0608 	sub.w	r6, r6, #8
 8008842:	f109 0918 	add.w	r9, r9, #24
 8008846:	f102 0208 	add.w	r2, r2, #8
 800884a:	f1a3 0308 	sub.w	r3, r3, #8
 800884e:	f47f aefd 	bne.w	800864c <arm_cfft_radix8by4_f32+0x124>
 8008852:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008854:	9902      	ldr	r1, [sp, #8]
 8008856:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800885a:	9102      	str	r1, [sp, #8]
 800885c:	9901      	ldr	r1, [sp, #4]
 800885e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8008862:	9101      	str	r1, [sp, #4]
 8008864:	9906      	ldr	r1, [sp, #24]
 8008866:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800886a:	9106      	str	r1, [sp, #24]
 800886c:	9903      	ldr	r1, [sp, #12]
 800886e:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 8008872:	9103      	str	r1, [sp, #12]
 8008874:	9905      	ldr	r1, [sp, #20]
 8008876:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800887a:	9105      	str	r1, [sp, #20]
 800887c:	9904      	ldr	r1, [sp, #16]
 800887e:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8008882:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8008886:	9204      	str	r2, [sp, #16]
 8008888:	9a00      	ldr	r2, [sp, #0]
 800888a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800888e:	9300      	str	r3, [sp, #0]
 8008890:	9902      	ldr	r1, [sp, #8]
 8008892:	9d05      	ldr	r5, [sp, #20]
 8008894:	ed91 4a00 	vldr	s8, [r1]
 8008898:	edd5 6a00 	vldr	s13, [r5]
 800889c:	9b06      	ldr	r3, [sp, #24]
 800889e:	9c04      	ldr	r4, [sp, #16]
 80088a0:	edd3 7a00 	vldr	s15, [r3]
 80088a4:	ed94 3a00 	vldr	s6, [r4]
 80088a8:	edd5 4a01 	vldr	s9, [r5, #4]
 80088ac:	edd1 3a01 	vldr	s7, [r1, #4]
 80088b0:	ed94 2a01 	vldr	s4, [r4, #4]
 80088b4:	ed93 7a01 	vldr	s14, [r3, #4]
 80088b8:	9a01      	ldr	r2, [sp, #4]
 80088ba:	ee34 6a26 	vadd.f32	s12, s8, s13
 80088be:	ee73 5aa4 	vadd.f32	s11, s7, s9
 80088c2:	ee37 5a86 	vadd.f32	s10, s15, s12
 80088c6:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80088ca:	ee35 5a03 	vadd.f32	s10, s10, s6
 80088ce:	ee74 6a66 	vsub.f32	s13, s8, s13
 80088d2:	ed81 5a00 	vstr	s10, [r1]
 80088d6:	ed93 5a01 	vldr	s10, [r3, #4]
 80088da:	edd4 4a01 	vldr	s9, [r4, #4]
 80088de:	ee35 5a85 	vadd.f32	s10, s11, s10
 80088e2:	ee37 4a26 	vadd.f32	s8, s14, s13
 80088e6:	ee35 5a24 	vadd.f32	s10, s10, s9
 80088ea:	ee73 4ae7 	vsub.f32	s9, s7, s15
 80088ee:	ed81 5a01 	vstr	s10, [r1, #4]
 80088f2:	edd2 1a00 	vldr	s3, [r2]
 80088f6:	edd2 2a01 	vldr	s5, [r2, #4]
 80088fa:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 80088fe:	ee34 5a83 	vadd.f32	s10, s9, s6
 8008902:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008906:	ee36 6a67 	vsub.f32	s12, s12, s15
 800890a:	ee64 4a21 	vmul.f32	s9, s8, s3
 800890e:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008912:	ee65 2a22 	vmul.f32	s5, s10, s5
 8008916:	ee25 5a21 	vmul.f32	s10, s10, s3
 800891a:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800891e:	ee35 5a44 	vsub.f32	s10, s10, s8
 8008922:	edc3 2a00 	vstr	s5, [r3]
 8008926:	ed83 5a01 	vstr	s10, [r3, #4]
 800892a:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800892e:	9b03      	ldr	r3, [sp, #12]
 8008930:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008934:	ed93 4a01 	vldr	s8, [r3, #4]
 8008938:	ed93 5a00 	vldr	s10, [r3]
 800893c:	9b00      	ldr	r3, [sp, #0]
 800893e:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8008942:	ee66 4a05 	vmul.f32	s9, s12, s10
 8008946:	ee25 5a85 	vmul.f32	s10, s11, s10
 800894a:	ee26 6a04 	vmul.f32	s12, s12, s8
 800894e:	ee65 5a84 	vmul.f32	s11, s11, s8
 8008952:	ee35 6a46 	vsub.f32	s12, s10, s12
 8008956:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800895a:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800895e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008962:	ed85 6a01 	vstr	s12, [r5, #4]
 8008966:	edc5 5a00 	vstr	s11, [r5]
 800896a:	edd3 5a01 	vldr	s11, [r3, #4]
 800896e:	edd3 6a00 	vldr	s13, [r3]
 8008972:	ee37 7a02 	vadd.f32	s14, s14, s4
 8008976:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800897a:	ee27 6a26 	vmul.f32	s12, s14, s13
 800897e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8008982:	ee27 7a25 	vmul.f32	s14, s14, s11
 8008986:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800898a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800898e:	ee76 7a27 	vadd.f32	s15, s12, s15
 8008992:	ed84 7a01 	vstr	s14, [r4, #4]
 8008996:	edc4 7a00 	vstr	s15, [r4]
 800899a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800899c:	9100      	str	r1, [sp, #0]
 800899e:	6862      	ldr	r2, [r4, #4]
 80089a0:	2304      	movs	r3, #4
 80089a2:	f000 fa25 	bl	8008df0 <arm_radix8_butterfly_f32>
 80089a6:	9807      	ldr	r0, [sp, #28]
 80089a8:	9900      	ldr	r1, [sp, #0]
 80089aa:	6862      	ldr	r2, [r4, #4]
 80089ac:	2304      	movs	r3, #4
 80089ae:	f000 fa1f 	bl	8008df0 <arm_radix8_butterfly_f32>
 80089b2:	9808      	ldr	r0, [sp, #32]
 80089b4:	9900      	ldr	r1, [sp, #0]
 80089b6:	6862      	ldr	r2, [r4, #4]
 80089b8:	2304      	movs	r3, #4
 80089ba:	f000 fa19 	bl	8008df0 <arm_radix8_butterfly_f32>
 80089be:	9900      	ldr	r1, [sp, #0]
 80089c0:	6862      	ldr	r2, [r4, #4]
 80089c2:	4640      	mov	r0, r8
 80089c4:	2304      	movs	r3, #4
 80089c6:	b00d      	add	sp, #52	@ 0x34
 80089c8:	ecbd 8b0a 	vpop	{d8-d12}
 80089cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089d0:	f000 ba0e 	b.w	8008df0 <arm_radix8_butterfly_f32>

080089d4 <arm_cfft_f32>:
 80089d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089d8:	2a01      	cmp	r2, #1
 80089da:	8805      	ldrh	r5, [r0, #0]
 80089dc:	4607      	mov	r7, r0
 80089de:	4690      	mov	r8, r2
 80089e0:	460c      	mov	r4, r1
 80089e2:	4699      	mov	r9, r3
 80089e4:	d05c      	beq.n	8008aa0 <arm_cfft_f32+0xcc>
 80089e6:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80089ea:	d054      	beq.n	8008a96 <arm_cfft_f32+0xc2>
 80089ec:	d810      	bhi.n	8008a10 <arm_cfft_f32+0x3c>
 80089ee:	2d40      	cmp	r5, #64	@ 0x40
 80089f0:	d015      	beq.n	8008a1e <arm_cfft_f32+0x4a>
 80089f2:	d94c      	bls.n	8008a8e <arm_cfft_f32+0xba>
 80089f4:	2d80      	cmp	r5, #128	@ 0x80
 80089f6:	d103      	bne.n	8008a00 <arm_cfft_f32+0x2c>
 80089f8:	4621      	mov	r1, r4
 80089fa:	4638      	mov	r0, r7
 80089fc:	f7ff fcc2 	bl	8008384 <arm_cfft_radix8by2_f32>
 8008a00:	f1b9 0f00 	cmp.w	r9, #0
 8008a04:	d114      	bne.n	8008a30 <arm_cfft_f32+0x5c>
 8008a06:	f1b8 0f01 	cmp.w	r8, #1
 8008a0a:	d019      	beq.n	8008a40 <arm_cfft_f32+0x6c>
 8008a0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a10:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8008a14:	d03f      	beq.n	8008a96 <arm_cfft_f32+0xc2>
 8008a16:	d933      	bls.n	8008a80 <arm_cfft_f32+0xac>
 8008a18:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8008a1c:	d1f0      	bne.n	8008a00 <arm_cfft_f32+0x2c>
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	2301      	movs	r3, #1
 8008a22:	4629      	mov	r1, r5
 8008a24:	4620      	mov	r0, r4
 8008a26:	f000 f9e3 	bl	8008df0 <arm_radix8_butterfly_f32>
 8008a2a:	f1b9 0f00 	cmp.w	r9, #0
 8008a2e:	d0ea      	beq.n	8008a06 <arm_cfft_f32+0x32>
 8008a30:	68ba      	ldr	r2, [r7, #8]
 8008a32:	89b9      	ldrh	r1, [r7, #12]
 8008a34:	4620      	mov	r0, r4
 8008a36:	f000 f845 	bl	8008ac4 <arm_bitreversal_32>
 8008a3a:	f1b8 0f01 	cmp.w	r8, #1
 8008a3e:	d1e5      	bne.n	8008a0c <arm_cfft_f32+0x38>
 8008a40:	ee07 5a90 	vmov	s15, r5
 8008a44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a4c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008a50:	2d00      	cmp	r5, #0
 8008a52:	d0db      	beq.n	8008a0c <arm_cfft_f32+0x38>
 8008a54:	f104 0108 	add.w	r1, r4, #8
 8008a58:	2300      	movs	r3, #0
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	429d      	cmp	r5, r3
 8008a5e:	f101 0108 	add.w	r1, r1, #8
 8008a62:	ed11 7a04 	vldr	s14, [r1, #-16]
 8008a66:	ed51 7a03 	vldr	s15, [r1, #-12]
 8008a6a:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008a6e:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008a72:	ed01 7a04 	vstr	s14, [r1, #-16]
 8008a76:	ed41 7a03 	vstr	s15, [r1, #-12]
 8008a7a:	d1ee      	bne.n	8008a5a <arm_cfft_f32+0x86>
 8008a7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a80:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8008a84:	d0cb      	beq.n	8008a1e <arm_cfft_f32+0x4a>
 8008a86:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8008a8a:	d0b5      	beq.n	80089f8 <arm_cfft_f32+0x24>
 8008a8c:	e7b8      	b.n	8008a00 <arm_cfft_f32+0x2c>
 8008a8e:	2d10      	cmp	r5, #16
 8008a90:	d0b2      	beq.n	80089f8 <arm_cfft_f32+0x24>
 8008a92:	2d20      	cmp	r5, #32
 8008a94:	d1b4      	bne.n	8008a00 <arm_cfft_f32+0x2c>
 8008a96:	4621      	mov	r1, r4
 8008a98:	4638      	mov	r0, r7
 8008a9a:	f7ff fd45 	bl	8008528 <arm_cfft_radix8by4_f32>
 8008a9e:	e7af      	b.n	8008a00 <arm_cfft_f32+0x2c>
 8008aa0:	b16d      	cbz	r5, 8008abe <arm_cfft_f32+0xea>
 8008aa2:	310c      	adds	r1, #12
 8008aa4:	2600      	movs	r6, #0
 8008aa6:	ed51 7a02 	vldr	s15, [r1, #-8]
 8008aaa:	3601      	adds	r6, #1
 8008aac:	eef1 7a67 	vneg.f32	s15, s15
 8008ab0:	42b5      	cmp	r5, r6
 8008ab2:	ed41 7a02 	vstr	s15, [r1, #-8]
 8008ab6:	f101 0108 	add.w	r1, r1, #8
 8008aba:	d1f4      	bne.n	8008aa6 <arm_cfft_f32+0xd2>
 8008abc:	e793      	b.n	80089e6 <arm_cfft_f32+0x12>
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d0a4      	beq.n	8008a0c <arm_cfft_f32+0x38>
 8008ac2:	e7b5      	b.n	8008a30 <arm_cfft_f32+0x5c>

08008ac4 <arm_bitreversal_32>:
 8008ac4:	b1e9      	cbz	r1, 8008b02 <arm_bitreversal_32+0x3e>
 8008ac6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ac8:	2500      	movs	r5, #0
 8008aca:	f102 0e02 	add.w	lr, r2, #2
 8008ace:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8008ad2:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8008ad6:	08a4      	lsrs	r4, r4, #2
 8008ad8:	089b      	lsrs	r3, r3, #2
 8008ada:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8008ade:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8008ae2:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8008ae6:	00a6      	lsls	r6, r4, #2
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8008aee:	3304      	adds	r3, #4
 8008af0:	1d34      	adds	r4, r6, #4
 8008af2:	3502      	adds	r5, #2
 8008af4:	58c6      	ldr	r6, [r0, r3]
 8008af6:	5907      	ldr	r7, [r0, r4]
 8008af8:	50c7      	str	r7, [r0, r3]
 8008afa:	428d      	cmp	r5, r1
 8008afc:	5106      	str	r6, [r0, r4]
 8008afe:	d3e6      	bcc.n	8008ace <arm_bitreversal_32+0xa>
 8008b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b02:	4770      	bx	lr

08008b04 <arm_cmplx_mag_f32>:
 8008b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b08:	ed2d 8b02 	vpush	{d8}
 8008b0c:	0897      	lsrs	r7, r2, #2
 8008b0e:	b084      	sub	sp, #16
 8008b10:	d077      	beq.n	8008c02 <arm_cmplx_mag_f32+0xfe>
 8008b12:	f04f 0800 	mov.w	r8, #0
 8008b16:	f100 0420 	add.w	r4, r0, #32
 8008b1a:	f101 0510 	add.w	r5, r1, #16
 8008b1e:	463e      	mov	r6, r7
 8008b20:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 8008b24:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 8008b28:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008b2c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008b30:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008b34:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b3c:	f2c0 80c5 	blt.w	8008cca <arm_cmplx_mag_f32+0x1c6>
 8008b40:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b48:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008b4c:	f100 80cb 	bmi.w	8008ce6 <arm_cmplx_mag_f32+0x1e2>
 8008b50:	ed05 8a04 	vstr	s16, [r5, #-16]
 8008b54:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 8008b58:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 8008b5c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008b60:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008b64:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008b68:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b70:	f2c0 80a8 	blt.w	8008cc4 <arm_cmplx_mag_f32+0x1c0>
 8008b74:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b7c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008b80:	f100 80a8 	bmi.w	8008cd4 <arm_cmplx_mag_f32+0x1d0>
 8008b84:	ed05 8a03 	vstr	s16, [r5, #-12]
 8008b88:	ed14 0a04 	vldr	s0, [r4, #-16]
 8008b8c:	ed54 7a03 	vldr	s15, [r4, #-12]
 8008b90:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008b94:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008b98:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008b9c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ba4:	f2c0 808b 	blt.w	8008cbe <arm_cmplx_mag_f32+0x1ba>
 8008ba8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bb0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008bb4:	f100 80a9 	bmi.w	8008d0a <arm_cmplx_mag_f32+0x206>
 8008bb8:	ed05 8a02 	vstr	s16, [r5, #-8]
 8008bbc:	ed14 0a02 	vldr	s0, [r4, #-8]
 8008bc0:	ed54 7a01 	vldr	s15, [r4, #-4]
 8008bc4:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008bc8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008bcc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008bd0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bd8:	db6e      	blt.n	8008cb8 <arm_cmplx_mag_f32+0x1b4>
 8008bda:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008be2:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008be6:	f100 8087 	bmi.w	8008cf8 <arm_cmplx_mag_f32+0x1f4>
 8008bea:	ed05 8a01 	vstr	s16, [r5, #-4]
 8008bee:	3e01      	subs	r6, #1
 8008bf0:	f104 0420 	add.w	r4, r4, #32
 8008bf4:	f105 0510 	add.w	r5, r5, #16
 8008bf8:	d192      	bne.n	8008b20 <arm_cmplx_mag_f32+0x1c>
 8008bfa:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 8008bfe:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8008c02:	f012 0203 	ands.w	r2, r2, #3
 8008c06:	d052      	beq.n	8008cae <arm_cmplx_mag_f32+0x1aa>
 8008c08:	ed90 0a00 	vldr	s0, [r0]
 8008c0c:	edd0 7a01 	vldr	s15, [r0, #4]
 8008c10:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008c14:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008c18:	2300      	movs	r3, #0
 8008c1a:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008c1e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c26:	bfb8      	it	lt
 8008c28:	600b      	strlt	r3, [r1, #0]
 8008c2a:	db08      	blt.n	8008c3e <arm_cmplx_mag_f32+0x13a>
 8008c2c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c34:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008c38:	d479      	bmi.n	8008d2e <arm_cmplx_mag_f32+0x22a>
 8008c3a:	ed81 8a00 	vstr	s16, [r1]
 8008c3e:	3a01      	subs	r2, #1
 8008c40:	d035      	beq.n	8008cae <arm_cmplx_mag_f32+0x1aa>
 8008c42:	ed90 0a02 	vldr	s0, [r0, #8]
 8008c46:	edd0 7a03 	vldr	s15, [r0, #12]
 8008c4a:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008c4e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008c52:	2300      	movs	r3, #0
 8008c54:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008c58:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c60:	bfb8      	it	lt
 8008c62:	604b      	strlt	r3, [r1, #4]
 8008c64:	db08      	blt.n	8008c78 <arm_cmplx_mag_f32+0x174>
 8008c66:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c6e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008c72:	d453      	bmi.n	8008d1c <arm_cmplx_mag_f32+0x218>
 8008c74:	ed81 8a01 	vstr	s16, [r1, #4]
 8008c78:	2a01      	cmp	r2, #1
 8008c7a:	d018      	beq.n	8008cae <arm_cmplx_mag_f32+0x1aa>
 8008c7c:	ed90 0a04 	vldr	s0, [r0, #16]
 8008c80:	edd0 7a05 	vldr	s15, [r0, #20]
 8008c84:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008c88:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008c92:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c9a:	db19      	blt.n	8008cd0 <arm_cmplx_mag_f32+0x1cc>
 8008c9c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8008ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ca4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8008ca8:	d44a      	bmi.n	8008d40 <arm_cmplx_mag_f32+0x23c>
 8008caa:	ed81 8a02 	vstr	s16, [r1, #8]
 8008cae:	b004      	add	sp, #16
 8008cb0:	ecbd 8b02 	vpop	{d8}
 8008cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cb8:	f845 8c04 	str.w	r8, [r5, #-4]
 8008cbc:	e797      	b.n	8008bee <arm_cmplx_mag_f32+0xea>
 8008cbe:	f845 8c08 	str.w	r8, [r5, #-8]
 8008cc2:	e77b      	b.n	8008bbc <arm_cmplx_mag_f32+0xb8>
 8008cc4:	f845 8c0c 	str.w	r8, [r5, #-12]
 8008cc8:	e75e      	b.n	8008b88 <arm_cmplx_mag_f32+0x84>
 8008cca:	f845 8c10 	str.w	r8, [r5, #-16]
 8008cce:	e741      	b.n	8008b54 <arm_cmplx_mag_f32+0x50>
 8008cd0:	608b      	str	r3, [r1, #8]
 8008cd2:	e7ec      	b.n	8008cae <arm_cmplx_mag_f32+0x1aa>
 8008cd4:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008cd8:	9001      	str	r0, [sp, #4]
 8008cda:	f001 fb85 	bl	800a3e8 <sqrtf>
 8008cde:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008ce2:	9801      	ldr	r0, [sp, #4]
 8008ce4:	e74e      	b.n	8008b84 <arm_cmplx_mag_f32+0x80>
 8008ce6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008cea:	9001      	str	r0, [sp, #4]
 8008cec:	f001 fb7c 	bl	800a3e8 <sqrtf>
 8008cf0:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008cf4:	9801      	ldr	r0, [sp, #4]
 8008cf6:	e72b      	b.n	8008b50 <arm_cmplx_mag_f32+0x4c>
 8008cf8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008cfc:	9001      	str	r0, [sp, #4]
 8008cfe:	f001 fb73 	bl	800a3e8 <sqrtf>
 8008d02:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008d06:	9801      	ldr	r0, [sp, #4]
 8008d08:	e76f      	b.n	8008bea <arm_cmplx_mag_f32+0xe6>
 8008d0a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008d0e:	9001      	str	r0, [sp, #4]
 8008d10:	f001 fb6a 	bl	800a3e8 <sqrtf>
 8008d14:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8008d18:	9801      	ldr	r0, [sp, #4]
 8008d1a:	e74d      	b.n	8008bb8 <arm_cmplx_mag_f32+0xb4>
 8008d1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d20:	9201      	str	r2, [sp, #4]
 8008d22:	f001 fb61 	bl	800a3e8 <sqrtf>
 8008d26:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8008d2a:	9903      	ldr	r1, [sp, #12]
 8008d2c:	e7a2      	b.n	8008c74 <arm_cmplx_mag_f32+0x170>
 8008d2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d32:	9201      	str	r2, [sp, #4]
 8008d34:	f001 fb58 	bl	800a3e8 <sqrtf>
 8008d38:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8008d3c:	9903      	ldr	r1, [sp, #12]
 8008d3e:	e77c      	b.n	8008c3a <arm_cmplx_mag_f32+0x136>
 8008d40:	9101      	str	r1, [sp, #4]
 8008d42:	f001 fb51 	bl	800a3e8 <sqrtf>
 8008d46:	9901      	ldr	r1, [sp, #4]
 8008d48:	e7af      	b.n	8008caa <arm_cmplx_mag_f32+0x1a6>
 8008d4a:	bf00      	nop

08008d4c <arm_cfft_init_f32>:
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8008d52:	f04f 0000 	mov.w	r0, #0
 8008d56:	b410      	push	{r4}
 8008d58:	8019      	strh	r1, [r3, #0]
 8008d5a:	6058      	str	r0, [r3, #4]
 8008d5c:	d033      	beq.n	8008dc6 <arm_cfft_init_f32+0x7a>
 8008d5e:	d918      	bls.n	8008d92 <arm_cfft_init_f32+0x46>
 8008d60:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8008d64:	d027      	beq.n	8008db6 <arm_cfft_init_f32+0x6a>
 8008d66:	d90c      	bls.n	8008d82 <arm_cfft_init_f32+0x36>
 8008d68:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008d6c:	d11e      	bne.n	8008dac <arm_cfft_init_f32+0x60>
 8008d6e:	4a17      	ldr	r2, [pc, #92]	@ (8008dcc <arm_cfft_init_f32+0x80>)
 8008d70:	8994      	ldrh	r4, [r2, #12]
 8008d72:	819c      	strh	r4, [r3, #12]
 8008d74:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8008d78:	e9c3 2101 	strd	r2, r1, [r3, #4]
 8008d7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d80:	4770      	bx	lr
 8008d82:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008d86:	d018      	beq.n	8008dba <arm_cfft_init_f32+0x6e>
 8008d88:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008d8c:	d10e      	bne.n	8008dac <arm_cfft_init_f32+0x60>
 8008d8e:	4a10      	ldr	r2, [pc, #64]	@ (8008dd0 <arm_cfft_init_f32+0x84>)
 8008d90:	e7ee      	b.n	8008d70 <arm_cfft_init_f32+0x24>
 8008d92:	2940      	cmp	r1, #64	@ 0x40
 8008d94:	d013      	beq.n	8008dbe <arm_cfft_init_f32+0x72>
 8008d96:	d903      	bls.n	8008da0 <arm_cfft_init_f32+0x54>
 8008d98:	2980      	cmp	r1, #128	@ 0x80
 8008d9a:	d107      	bne.n	8008dac <arm_cfft_init_f32+0x60>
 8008d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8008dd4 <arm_cfft_init_f32+0x88>)
 8008d9e:	e7e7      	b.n	8008d70 <arm_cfft_init_f32+0x24>
 8008da0:	2910      	cmp	r1, #16
 8008da2:	d00e      	beq.n	8008dc2 <arm_cfft_init_f32+0x76>
 8008da4:	2920      	cmp	r1, #32
 8008da6:	d101      	bne.n	8008dac <arm_cfft_init_f32+0x60>
 8008da8:	4a0b      	ldr	r2, [pc, #44]	@ (8008dd8 <arm_cfft_init_f32+0x8c>)
 8008daa:	e7e1      	b.n	8008d70 <arm_cfft_init_f32+0x24>
 8008dac:	f04f 30ff 	mov.w	r0, #4294967295
 8008db0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008db4:	4770      	bx	lr
 8008db6:	4a09      	ldr	r2, [pc, #36]	@ (8008ddc <arm_cfft_init_f32+0x90>)
 8008db8:	e7da      	b.n	8008d70 <arm_cfft_init_f32+0x24>
 8008dba:	4a09      	ldr	r2, [pc, #36]	@ (8008de0 <arm_cfft_init_f32+0x94>)
 8008dbc:	e7d8      	b.n	8008d70 <arm_cfft_init_f32+0x24>
 8008dbe:	4a09      	ldr	r2, [pc, #36]	@ (8008de4 <arm_cfft_init_f32+0x98>)
 8008dc0:	e7d6      	b.n	8008d70 <arm_cfft_init_f32+0x24>
 8008dc2:	4a09      	ldr	r2, [pc, #36]	@ (8008de8 <arm_cfft_init_f32+0x9c>)
 8008dc4:	e7d4      	b.n	8008d70 <arm_cfft_init_f32+0x24>
 8008dc6:	4a09      	ldr	r2, [pc, #36]	@ (8008dec <arm_cfft_init_f32+0xa0>)
 8008dc8:	e7d2      	b.n	8008d70 <arm_cfft_init_f32+0x24>
 8008dca:	bf00      	nop
 8008dcc:	08028840 	.word	0x08028840
 8008dd0:	080287e0 	.word	0x080287e0
 8008dd4:	080287f0 	.word	0x080287f0
 8008dd8:	08028830 	.word	0x08028830
 8008ddc:	08028810 	.word	0x08028810
 8008de0:	08028850 	.word	0x08028850
 8008de4:	08028860 	.word	0x08028860
 8008de8:	08028800 	.word	0x08028800
 8008dec:	08028820 	.word	0x08028820

08008df0 <arm_radix8_butterfly_f32>:
 8008df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008df4:	ed2d 8b10 	vpush	{d8-d15}
 8008df8:	b093      	sub	sp, #76	@ 0x4c
 8008dfa:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 8008dfe:	4603      	mov	r3, r0
 8008e00:	3304      	adds	r3, #4
 8008e02:	ed9f bac0 	vldr	s22, [pc, #768]	@ 8009104 <arm_radix8_butterfly_f32+0x314>
 8008e06:	9010      	str	r0, [sp, #64]	@ 0x40
 8008e08:	468b      	mov	fp, r1
 8008e0a:	9311      	str	r3, [sp, #68]	@ 0x44
 8008e0c:	4689      	mov	r9, r1
 8008e0e:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8008e10:	ea4f 05db 	mov.w	r5, fp, lsr #3
 8008e14:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 8008e18:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 8008e1c:	eba5 0385 	sub.w	r3, r5, r5, lsl #2
 8008e20:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 8008e24:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 8008e28:	eb05 0a85 	add.w	sl, r5, r5, lsl #2
 8008e2c:	9100      	str	r1, [sp, #0]
 8008e2e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8008e32:	f108 0004 	add.w	r0, r8, #4
 8008e36:	f10e 0104 	add.w	r1, lr, #4
 8008e3a:	462e      	mov	r6, r5
 8008e3c:	4420      	add	r0, r4
 8008e3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e42:	4421      	add	r1, r4
 8008e44:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 8008e48:	960d      	str	r6, [sp, #52]	@ 0x34
 8008e4a:	9402      	str	r4, [sp, #8]
 8008e4c:	012c      	lsls	r4, r5, #4
 8008e4e:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 8008e52:	9403      	str	r4, [sp, #12]
 8008e54:	00ec      	lsls	r4, r5, #3
 8008e56:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8008e58:	9404      	str	r4, [sp, #16]
 8008e5a:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 8008e5e:	9405      	str	r4, [sp, #20]
 8008e60:	016c      	lsls	r4, r5, #5
 8008e62:	9401      	str	r4, [sp, #4]
 8008e64:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8008e66:	9c00      	ldr	r4, [sp, #0]
 8008e68:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 8008e6c:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8008e70:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008e74:	f04f 0c00 	mov.w	ip, #0
 8008e78:	edd6 6a00 	vldr	s13, [r6]
 8008e7c:	edd7 1a00 	vldr	s3, [r7]
 8008e80:	ed15 aa01 	vldr	s20, [r5, #-4]
 8008e84:	edd2 5a00 	vldr	s11, [r2]
 8008e88:	ed51 9a01 	vldr	s19, [r1, #-4]
 8008e8c:	ed94 6a00 	vldr	s12, [r4]
 8008e90:	ed50 7a01 	vldr	s15, [r0, #-4]
 8008e94:	ed93 3a00 	vldr	s6, [r3]
 8008e98:	ee39 0a86 	vadd.f32	s0, s19, s12
 8008e9c:	ee33 2a21 	vadd.f32	s4, s6, s3
 8008ea0:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8008ea4:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8008ea8:	ee35 7a02 	vadd.f32	s14, s10, s4
 8008eac:	ee34 4a80 	vadd.f32	s8, s9, s0
 8008eb0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008eb4:	ee74 6a07 	vadd.f32	s13, s8, s14
 8008eb8:	ee34 4a47 	vsub.f32	s8, s8, s14
 8008ebc:	ed45 6a01 	vstr	s13, [r5, #-4]
 8008ec0:	ed82 4a00 	vstr	s8, [r2]
 8008ec4:	edd0 6a00 	vldr	s13, [r0]
 8008ec8:	ed96 9a01 	vldr	s18, [r6, #4]
 8008ecc:	edd3 2a01 	vldr	s5, [r3, #4]
 8008ed0:	edd7 8a01 	vldr	s17, [r7, #4]
 8008ed4:	edd5 0a00 	vldr	s1, [r5]
 8008ed8:	edd2 3a01 	vldr	s7, [r2, #4]
 8008edc:	ed94 8a01 	vldr	s16, [r4, #4]
 8008ee0:	ed91 7a00 	vldr	s14, [r1]
 8008ee4:	ee33 3a61 	vsub.f32	s6, s6, s3
 8008ee8:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8008eec:	ee72 aae8 	vsub.f32	s21, s5, s17
 8008ef0:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8008ef4:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8008ef8:	ee77 7a83 	vadd.f32	s15, s15, s6
 8008efc:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8008f00:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8008f04:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8008f08:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8008f0c:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8008f10:	ee77 0a08 	vadd.f32	s1, s14, s16
 8008f14:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8008f18:	ee37 7a48 	vsub.f32	s14, s14, s16
 8008f1c:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8008f20:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8008f24:	ee76 6a89 	vadd.f32	s13, s13, s18
 8008f28:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8008f2c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008f30:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8008f34:	ee35 5a42 	vsub.f32	s10, s10, s4
 8008f38:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8008f3c:	ee33 2a20 	vadd.f32	s4, s6, s1
 8008f40:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8008f44:	ee33 3a60 	vsub.f32	s6, s6, s1
 8008f48:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8008f4c:	ee77 0a01 	vadd.f32	s1, s14, s2
 8008f50:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8008f54:	ee37 7a41 	vsub.f32	s14, s14, s2
 8008f58:	ee73 1a84 	vadd.f32	s3, s7, s8
 8008f5c:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8008f60:	ee76 3a27 	vadd.f32	s7, s12, s15
 8008f64:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008f68:	ee32 8a00 	vadd.f32	s16, s4, s0
 8008f6c:	ee33 1a45 	vsub.f32	s2, s6, s10
 8008f70:	ee32 2a40 	vsub.f32	s4, s4, s0
 8008f74:	ee35 5a03 	vadd.f32	s10, s10, s6
 8008f78:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8008f7c:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8008f80:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8008f84:	ee34 6a67 	vsub.f32	s12, s8, s15
 8008f88:	ee75 4a87 	vadd.f32	s9, s11, s14
 8008f8c:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8008f90:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8008f94:	ee77 7a84 	vadd.f32	s15, s15, s8
 8008f98:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8008f9c:	44dc      	add	ip, fp
 8008f9e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8008fa2:	45e1      	cmp	r9, ip
 8008fa4:	ed85 8a00 	vstr	s16, [r5]
 8008fa8:	ed82 2a01 	vstr	s4, [r2, #4]
 8008fac:	4455      	add	r5, sl
 8008fae:	ed01 0a01 	vstr	s0, [r1, #-4]
 8008fb2:	4452      	add	r2, sl
 8008fb4:	edc4 6a00 	vstr	s13, [r4]
 8008fb8:	ed81 1a00 	vstr	s2, [r1]
 8008fbc:	ed84 5a01 	vstr	s10, [r4, #4]
 8008fc0:	4451      	add	r1, sl
 8008fc2:	ed00 3a01 	vstr	s6, [r0, #-4]
 8008fc6:	4454      	add	r4, sl
 8008fc8:	edc7 2a00 	vstr	s5, [r7]
 8008fcc:	edc6 4a00 	vstr	s9, [r6]
 8008fd0:	ed83 7a00 	vstr	s14, [r3]
 8008fd4:	edc0 5a00 	vstr	s11, [r0]
 8008fd8:	edc7 3a01 	vstr	s7, [r7, #4]
 8008fdc:	4450      	add	r0, sl
 8008fde:	ed86 6a01 	vstr	s12, [r6, #4]
 8008fe2:	4457      	add	r7, sl
 8008fe4:	edc3 7a01 	vstr	s15, [r3, #4]
 8008fe8:	4456      	add	r6, sl
 8008fea:	4453      	add	r3, sl
 8008fec:	f63f af44 	bhi.w	8008e78 <arm_radix8_butterfly_f32+0x88>
 8008ff0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ff2:	2b07      	cmp	r3, #7
 8008ff4:	f240 81c3 	bls.w	800937e <arm_radix8_butterfly_f32+0x58e>
 8008ff8:	9805      	ldr	r0, [sp, #20]
 8008ffa:	9a01      	ldr	r2, [sp, #4]
 8008ffc:	9b03      	ldr	r3, [sp, #12]
 8008ffe:	9d04      	ldr	r5, [sp, #16]
 8009000:	9902      	ldr	r1, [sp, #8]
 8009002:	f100 0c08 	add.w	ip, r0, #8
 8009006:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009008:	3208      	adds	r2, #8
 800900a:	1882      	adds	r2, r0, r2
 800900c:	3308      	adds	r3, #8
 800900e:	920a      	str	r2, [sp, #40]	@ 0x28
 8009010:	4602      	mov	r2, r0
 8009012:	18d3      	adds	r3, r2, r3
 8009014:	3108      	adds	r1, #8
 8009016:	3508      	adds	r5, #8
 8009018:	1851      	adds	r1, r2, r1
 800901a:	9307      	str	r3, [sp, #28]
 800901c:	4613      	mov	r3, r2
 800901e:	442a      	add	r2, r5
 8009020:	9206      	str	r2, [sp, #24]
 8009022:	461a      	mov	r2, r3
 8009024:	4462      	add	r2, ip
 8009026:	f10e 0e0c 	add.w	lr, lr, #12
 800902a:	9205      	str	r2, [sp, #20]
 800902c:	461a      	mov	r2, r3
 800902e:	4472      	add	r2, lr
 8009030:	f108 0808 	add.w	r8, r8, #8
 8009034:	330c      	adds	r3, #12
 8009036:	4440      	add	r0, r8
 8009038:	f04f 0e00 	mov.w	lr, #0
 800903c:	9203      	str	r2, [sp, #12]
 800903e:	9304      	str	r3, [sp, #16]
 8009040:	465a      	mov	r2, fp
 8009042:	464b      	mov	r3, r9
 8009044:	46f3      	mov	fp, lr
 8009046:	46d1      	mov	r9, sl
 8009048:	9009      	str	r0, [sp, #36]	@ 0x24
 800904a:	9108      	str	r1, [sp, #32]
 800904c:	f04f 0801 	mov.w	r8, #1
 8009050:	469a      	mov	sl, r3
 8009052:	4696      	mov	lr, r2
 8009054:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009056:	449b      	add	fp, r3
 8009058:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800905a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800905e:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8009062:	eb02 00cb 	add.w	r0, r2, fp, lsl #3
 8009066:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 800906a:	eb04 05cb 	add.w	r5, r4, fp, lsl #3
 800906e:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 8009072:	930c      	str	r3, [sp, #48]	@ 0x30
 8009074:	eb06 07cb 	add.w	r7, r6, fp, lsl #3
 8009078:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 800907c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800907e:	eb07 1203 	add.w	r2, r7, r3, lsl #4
 8009082:	eb02 0ccb 	add.w	ip, r2, fp, lsl #3
 8009086:	eb0c 03cb 	add.w	r3, ip, fp, lsl #3
 800908a:	9202      	str	r2, [sp, #8]
 800908c:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8009090:	9301      	str	r3, [sp, #4]
 8009092:	4613      	mov	r3, r2
 8009094:	edd3 da01 	vldr	s27, [r3, #4]
 8009098:	9b01      	ldr	r3, [sp, #4]
 800909a:	edd0 7a00 	vldr	s15, [r0]
 800909e:	ed93 da01 	vldr	s26, [r3, #4]
 80090a2:	9b02      	ldr	r3, [sp, #8]
 80090a4:	edcd 7a02 	vstr	s15, [sp, #8]
 80090a8:	ed93 ca01 	vldr	s24, [r3, #4]
 80090ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80090ae:	eddc ca01 	vldr	s25, [ip, #4]
 80090b2:	edd3 7a00 	vldr	s15, [r3]
 80090b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090b8:	edcd 7a01 	vstr	s15, [sp, #4]
 80090bc:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 80090c0:	eb02 01cb 	add.w	r1, r2, fp, lsl #3
 80090c4:	9200      	str	r2, [sp, #0]
 80090c6:	eb01 02cb 	add.w	r2, r1, fp, lsl #3
 80090ca:	edd3 7a00 	vldr	s15, [r3]
 80090ce:	ed92 fa01 	vldr	s30, [r2, #4]
 80090d2:	9a00      	ldr	r2, [sp, #0]
 80090d4:	edd1 ea01 	vldr	s29, [r1, #4]
 80090d8:	ed92 ea01 	vldr	s28, [r2, #4]
 80090dc:	edd7 ba00 	vldr	s23, [r7]
 80090e0:	edd6 aa00 	vldr	s21, [r6]
 80090e4:	ed95 aa00 	vldr	s20, [r5]
 80090e8:	edd4 9a00 	vldr	s19, [r4]
 80090ec:	edcd 7a00 	vstr	s15, [sp]
 80090f0:	e9dd 7603 	ldrd	r7, r6, [sp, #12]
 80090f4:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 80090f8:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 80090fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 8009100:	46c4      	mov	ip, r8
 8009102:	e001      	b.n	8009108 <arm_radix8_butterfly_f32+0x318>
 8009104:	3f3504f3 	.word	0x3f3504f3
 8009108:	ed91 6a00 	vldr	s12, [r1]
 800910c:	ed93 5a00 	vldr	s10, [r3]
 8009110:	edd0 fa00 	vldr	s31, [r0]
 8009114:	edd4 7a00 	vldr	s15, [r4]
 8009118:	ed95 7a00 	vldr	s14, [r5]
 800911c:	ed56 3a01 	vldr	s7, [r6, #-4]
 8009120:	ed17 3a01 	vldr	s6, [r7, #-4]
 8009124:	ed92 2a00 	vldr	s4, [r2]
 8009128:	ed96 0a00 	vldr	s0, [r6]
 800912c:	ee33 8a85 	vadd.f32	s16, s7, s10
 8009130:	ee32 1a06 	vadd.f32	s2, s4, s12
 8009134:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8009138:	ee77 4a87 	vadd.f32	s9, s15, s14
 800913c:	ee78 1a04 	vadd.f32	s3, s16, s8
 8009140:	ee71 6a24 	vadd.f32	s13, s2, s9
 8009144:	ee32 2a46 	vsub.f32	s4, s4, s12
 8009148:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800914c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009150:	ed06 6a01 	vstr	s12, [r6, #-4]
 8009154:	edd4 8a01 	vldr	s17, [r4, #4]
 8009158:	ed92 9a01 	vldr	s18, [r2, #4]
 800915c:	edd7 0a00 	vldr	s1, [r7]
 8009160:	edd1 2a01 	vldr	s5, [r1, #4]
 8009164:	ed95 7a01 	vldr	s14, [r5, #4]
 8009168:	ed93 6a01 	vldr	s12, [r3, #4]
 800916c:	edd0 5a01 	vldr	s11, [r0, #4]
 8009170:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8009174:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8009178:	ee39 5a62 	vsub.f32	s10, s18, s5
 800917c:	ee78 fac7 	vsub.f32	s31, s17, s14
 8009180:	ee38 4a44 	vsub.f32	s8, s16, s8
 8009184:	ee38 7a87 	vadd.f32	s14, s17, s14
 8009188:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800918c:	ee79 2a22 	vadd.f32	s5, s18, s5
 8009190:	ee32 9a27 	vadd.f32	s18, s4, s15
 8009194:	ee72 7a67 	vsub.f32	s15, s4, s15
 8009198:	ee30 2a06 	vadd.f32	s4, s0, s12
 800919c:	ee75 8a6f 	vsub.f32	s17, s10, s31
 80091a0:	ee71 4a64 	vsub.f32	s9, s2, s9
 80091a4:	ee35 5a2f 	vadd.f32	s10, s10, s31
 80091a8:	ee32 1a08 	vadd.f32	s2, s4, s16
 80091ac:	ee72 fa87 	vadd.f32	s31, s5, s14
 80091b0:	ee32 2a48 	vsub.f32	s4, s4, s16
 80091b4:	ee68 8a8b 	vmul.f32	s17, s17, s22
 80091b8:	ee25 5a0b 	vmul.f32	s10, s10, s22
 80091bc:	ee70 5ae5 	vsub.f32	s11, s1, s11
 80091c0:	ee72 2ac7 	vsub.f32	s5, s5, s14
 80091c4:	ee71 6ae6 	vsub.f32	s13, s3, s13
 80091c8:	ee29 9a0b 	vmul.f32	s18, s18, s22
 80091cc:	ee71 1a6f 	vsub.f32	s3, s2, s31
 80091d0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80091d4:	ee30 6a46 	vsub.f32	s12, s0, s12
 80091d8:	ee74 0a22 	vadd.f32	s1, s8, s5
 80091dc:	ee36 0a28 	vadd.f32	s0, s12, s17
 80091e0:	ee74 2a62 	vsub.f32	s5, s8, s5
 80091e4:	ee36 6a68 	vsub.f32	s12, s12, s17
 80091e8:	ee32 4a64 	vsub.f32	s8, s4, s9
 80091ec:	ee73 8a09 	vadd.f32	s17, s6, s18
 80091f0:	ee74 4a82 	vadd.f32	s9, s9, s4
 80091f4:	ee33 9a49 	vsub.f32	s18, s6, s18
 80091f8:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 80091fc:	ee35 3a85 	vadd.f32	s6, s11, s10
 8009200:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8009204:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8009208:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800920c:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8009210:	ee30 7a68 	vsub.f32	s14, s0, s17
 8009214:	ee35 8a03 	vadd.f32	s16, s10, s6
 8009218:	ee38 0a80 	vadd.f32	s0, s17, s0
 800921c:	ee73 3a82 	vadd.f32	s7, s7, s4
 8009220:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8009224:	ed9d 2a00 	vldr	s4, [sp]
 8009228:	eddd 1a01 	vldr	s3, [sp, #4]
 800922c:	ee35 5a43 	vsub.f32	s10, s10, s6
 8009230:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8009234:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8009238:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800923c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009240:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8009244:	ee76 5a49 	vsub.f32	s11, s12, s18
 8009248:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800924c:	ee39 6a06 	vadd.f32	s12, s18, s12
 8009250:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8009254:	ee21 4a84 	vmul.f32	s8, s3, s8
 8009258:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800925c:	ee22 7a07 	vmul.f32	s14, s4, s14
 8009260:	ee22 2a08 	vmul.f32	s4, s4, s16
 8009264:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8009268:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800926c:	ee31 1a09 	vadd.f32	s2, s2, s18
 8009270:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8009274:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8009278:	ee74 0a60 	vsub.f32	s1, s8, s1
 800927c:	ee37 7a48 	vsub.f32	s14, s14, s16
 8009280:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8009284:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8009288:	ee72 1a21 	vadd.f32	s3, s4, s3
 800928c:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8009290:	ee38 2a89 	vadd.f32	s4, s17, s18
 8009294:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8009298:	ee38 8a04 	vadd.f32	s16, s16, s8
 800929c:	ee2e 9a25 	vmul.f32	s18, s28, s11
 80092a0:	ee2a 4a25 	vmul.f32	s8, s20, s11
 80092a4:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 80092a8:	eddd 5a02 	vldr	s11, [sp, #8]
 80092ac:	edc6 fa00 	vstr	s31, [r6]
 80092b0:	ee2b 0a80 	vmul.f32	s0, s23, s0
 80092b4:	ee74 2ae2 	vsub.f32	s5, s9, s5
 80092b8:	ee30 0a45 	vsub.f32	s0, s0, s10
 80092bc:	ee6a 4a03 	vmul.f32	s9, s20, s6
 80092c0:	ee65 8aa7 	vmul.f32	s17, s11, s15
 80092c4:	ee2d 5a06 	vmul.f32	s10, s26, s12
 80092c8:	ee2e 3a03 	vmul.f32	s6, s28, s6
 80092cc:	ee6d 7a27 	vmul.f32	s15, s26, s15
 80092d0:	ee25 6a86 	vmul.f32	s12, s11, s12
 80092d4:	ee74 4a89 	vadd.f32	s9, s9, s18
 80092d8:	ee34 3a43 	vsub.f32	s6, s8, s6
 80092dc:	ee78 8a85 	vadd.f32	s17, s17, s10
 80092e0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80092e4:	44f4      	add	ip, lr
 80092e6:	45e2      	cmp	sl, ip
 80092e8:	edc3 3a00 	vstr	s7, [r3]
 80092ec:	edc3 6a01 	vstr	s13, [r3, #4]
 80092f0:	444e      	add	r6, r9
 80092f2:	ed07 1a01 	vstr	s2, [r7, #-4]
 80092f6:	edc7 0a00 	vstr	s1, [r7]
 80092fa:	444b      	add	r3, r9
 80092fc:	ed80 2a00 	vstr	s4, [r0]
 8009300:	edc0 2a01 	vstr	s5, [r0, #4]
 8009304:	444f      	add	r7, r9
 8009306:	edc2 1a00 	vstr	s3, [r2]
 800930a:	ed82 7a01 	vstr	s14, [r2, #4]
 800930e:	4448      	add	r0, r9
 8009310:	ed85 8a00 	vstr	s16, [r5]
 8009314:	ed85 0a01 	vstr	s0, [r5, #4]
 8009318:	444a      	add	r2, r9
 800931a:	edc1 4a00 	vstr	s9, [r1]
 800931e:	444d      	add	r5, r9
 8009320:	ed81 3a01 	vstr	s6, [r1, #4]
 8009324:	edc4 8a00 	vstr	s17, [r4]
 8009328:	ed84 6a01 	vstr	s12, [r4, #4]
 800932c:	4449      	add	r1, r9
 800932e:	444c      	add	r4, r9
 8009330:	f63f aeea 	bhi.w	8009108 <arm_radix8_butterfly_f32+0x318>
 8009334:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009336:	3308      	adds	r3, #8
 8009338:	930a      	str	r3, [sp, #40]	@ 0x28
 800933a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800933c:	3308      	adds	r3, #8
 800933e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009340:	9b08      	ldr	r3, [sp, #32]
 8009342:	3308      	adds	r3, #8
 8009344:	9308      	str	r3, [sp, #32]
 8009346:	9b07      	ldr	r3, [sp, #28]
 8009348:	3308      	adds	r3, #8
 800934a:	9307      	str	r3, [sp, #28]
 800934c:	9b06      	ldr	r3, [sp, #24]
 800934e:	3308      	adds	r3, #8
 8009350:	9306      	str	r3, [sp, #24]
 8009352:	9b05      	ldr	r3, [sp, #20]
 8009354:	3308      	adds	r3, #8
 8009356:	9305      	str	r3, [sp, #20]
 8009358:	9b04      	ldr	r3, [sp, #16]
 800935a:	3308      	adds	r3, #8
 800935c:	9304      	str	r3, [sp, #16]
 800935e:	9b03      	ldr	r3, [sp, #12]
 8009360:	3308      	adds	r3, #8
 8009362:	9303      	str	r3, [sp, #12]
 8009364:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009366:	f108 0801 	add.w	r8, r8, #1
 800936a:	4543      	cmp	r3, r8
 800936c:	f47f ae72 	bne.w	8009054 <arm_radix8_butterfly_f32+0x264>
 8009370:	469b      	mov	fp, r3
 8009372:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009374:	00db      	lsls	r3, r3, #3
 8009376:	b29b      	uxth	r3, r3
 8009378:	46d1      	mov	r9, sl
 800937a:	930e      	str	r3, [sp, #56]	@ 0x38
 800937c:	e547      	b.n	8008e0e <arm_radix8_butterfly_f32+0x1e>
 800937e:	b013      	add	sp, #76	@ 0x4c
 8009380:	ecbd 8b10 	vpop	{d8-d15}
 8009384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009388 <rand>:
 8009388:	4b16      	ldr	r3, [pc, #88]	@ (80093e4 <rand+0x5c>)
 800938a:	b510      	push	{r4, lr}
 800938c:	681c      	ldr	r4, [r3, #0]
 800938e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8009390:	b9b3      	cbnz	r3, 80093c0 <rand+0x38>
 8009392:	2018      	movs	r0, #24
 8009394:	f000 fa20 	bl	80097d8 <malloc>
 8009398:	4602      	mov	r2, r0
 800939a:	6320      	str	r0, [r4, #48]	@ 0x30
 800939c:	b920      	cbnz	r0, 80093a8 <rand+0x20>
 800939e:	4b12      	ldr	r3, [pc, #72]	@ (80093e8 <rand+0x60>)
 80093a0:	4812      	ldr	r0, [pc, #72]	@ (80093ec <rand+0x64>)
 80093a2:	2152      	movs	r1, #82	@ 0x52
 80093a4:	f000 f9b0 	bl	8009708 <__assert_func>
 80093a8:	4911      	ldr	r1, [pc, #68]	@ (80093f0 <rand+0x68>)
 80093aa:	4b12      	ldr	r3, [pc, #72]	@ (80093f4 <rand+0x6c>)
 80093ac:	e9c0 1300 	strd	r1, r3, [r0]
 80093b0:	4b11      	ldr	r3, [pc, #68]	@ (80093f8 <rand+0x70>)
 80093b2:	6083      	str	r3, [r0, #8]
 80093b4:	230b      	movs	r3, #11
 80093b6:	8183      	strh	r3, [r0, #12]
 80093b8:	2100      	movs	r1, #0
 80093ba:	2001      	movs	r0, #1
 80093bc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80093c0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80093c2:	480e      	ldr	r0, [pc, #56]	@ (80093fc <rand+0x74>)
 80093c4:	690b      	ldr	r3, [r1, #16]
 80093c6:	694c      	ldr	r4, [r1, #20]
 80093c8:	4a0d      	ldr	r2, [pc, #52]	@ (8009400 <rand+0x78>)
 80093ca:	4358      	muls	r0, r3
 80093cc:	fb02 0004 	mla	r0, r2, r4, r0
 80093d0:	fba3 3202 	umull	r3, r2, r3, r2
 80093d4:	3301      	adds	r3, #1
 80093d6:	eb40 0002 	adc.w	r0, r0, r2
 80093da:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80093de:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80093e2:	bd10      	pop	{r4, pc}
 80093e4:	20000038 	.word	0x20000038
 80093e8:	08028870 	.word	0x08028870
 80093ec:	08028887 	.word	0x08028887
 80093f0:	abcd330e 	.word	0xabcd330e
 80093f4:	e66d1234 	.word	0xe66d1234
 80093f8:	0005deec 	.word	0x0005deec
 80093fc:	5851f42d 	.word	0x5851f42d
 8009400:	4c957f2d 	.word	0x4c957f2d

08009404 <std>:
 8009404:	2300      	movs	r3, #0
 8009406:	b510      	push	{r4, lr}
 8009408:	4604      	mov	r4, r0
 800940a:	e9c0 3300 	strd	r3, r3, [r0]
 800940e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009412:	6083      	str	r3, [r0, #8]
 8009414:	8181      	strh	r1, [r0, #12]
 8009416:	6643      	str	r3, [r0, #100]	@ 0x64
 8009418:	81c2      	strh	r2, [r0, #14]
 800941a:	6183      	str	r3, [r0, #24]
 800941c:	4619      	mov	r1, r3
 800941e:	2208      	movs	r2, #8
 8009420:	305c      	adds	r0, #92	@ 0x5c
 8009422:	f000 f8f4 	bl	800960e <memset>
 8009426:	4b0d      	ldr	r3, [pc, #52]	@ (800945c <std+0x58>)
 8009428:	6263      	str	r3, [r4, #36]	@ 0x24
 800942a:	4b0d      	ldr	r3, [pc, #52]	@ (8009460 <std+0x5c>)
 800942c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800942e:	4b0d      	ldr	r3, [pc, #52]	@ (8009464 <std+0x60>)
 8009430:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009432:	4b0d      	ldr	r3, [pc, #52]	@ (8009468 <std+0x64>)
 8009434:	6323      	str	r3, [r4, #48]	@ 0x30
 8009436:	4b0d      	ldr	r3, [pc, #52]	@ (800946c <std+0x68>)
 8009438:	6224      	str	r4, [r4, #32]
 800943a:	429c      	cmp	r4, r3
 800943c:	d006      	beq.n	800944c <std+0x48>
 800943e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009442:	4294      	cmp	r4, r2
 8009444:	d002      	beq.n	800944c <std+0x48>
 8009446:	33d0      	adds	r3, #208	@ 0xd0
 8009448:	429c      	cmp	r4, r3
 800944a:	d105      	bne.n	8009458 <std+0x54>
 800944c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009454:	f000 b954 	b.w	8009700 <__retarget_lock_init_recursive>
 8009458:	bd10      	pop	{r4, pc}
 800945a:	bf00      	nop
 800945c:	08009589 	.word	0x08009589
 8009460:	080095ab 	.word	0x080095ab
 8009464:	080095e3 	.word	0x080095e3
 8009468:	08009607 	.word	0x08009607
 800946c:	20001dec 	.word	0x20001dec

08009470 <stdio_exit_handler>:
 8009470:	4a02      	ldr	r2, [pc, #8]	@ (800947c <stdio_exit_handler+0xc>)
 8009472:	4903      	ldr	r1, [pc, #12]	@ (8009480 <stdio_exit_handler+0x10>)
 8009474:	4803      	ldr	r0, [pc, #12]	@ (8009484 <stdio_exit_handler+0x14>)
 8009476:	f000 b869 	b.w	800954c <_fwalk_sglue>
 800947a:	bf00      	nop
 800947c:	2000002c 	.word	0x2000002c
 8009480:	08009a4d 	.word	0x08009a4d
 8009484:	2000003c 	.word	0x2000003c

08009488 <cleanup_stdio>:
 8009488:	6841      	ldr	r1, [r0, #4]
 800948a:	4b0c      	ldr	r3, [pc, #48]	@ (80094bc <cleanup_stdio+0x34>)
 800948c:	4299      	cmp	r1, r3
 800948e:	b510      	push	{r4, lr}
 8009490:	4604      	mov	r4, r0
 8009492:	d001      	beq.n	8009498 <cleanup_stdio+0x10>
 8009494:	f000 fada 	bl	8009a4c <_fflush_r>
 8009498:	68a1      	ldr	r1, [r4, #8]
 800949a:	4b09      	ldr	r3, [pc, #36]	@ (80094c0 <cleanup_stdio+0x38>)
 800949c:	4299      	cmp	r1, r3
 800949e:	d002      	beq.n	80094a6 <cleanup_stdio+0x1e>
 80094a0:	4620      	mov	r0, r4
 80094a2:	f000 fad3 	bl	8009a4c <_fflush_r>
 80094a6:	68e1      	ldr	r1, [r4, #12]
 80094a8:	4b06      	ldr	r3, [pc, #24]	@ (80094c4 <cleanup_stdio+0x3c>)
 80094aa:	4299      	cmp	r1, r3
 80094ac:	d004      	beq.n	80094b8 <cleanup_stdio+0x30>
 80094ae:	4620      	mov	r0, r4
 80094b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094b4:	f000 baca 	b.w	8009a4c <_fflush_r>
 80094b8:	bd10      	pop	{r4, pc}
 80094ba:	bf00      	nop
 80094bc:	20001dec 	.word	0x20001dec
 80094c0:	20001e54 	.word	0x20001e54
 80094c4:	20001ebc 	.word	0x20001ebc

080094c8 <global_stdio_init.part.0>:
 80094c8:	b510      	push	{r4, lr}
 80094ca:	4b0b      	ldr	r3, [pc, #44]	@ (80094f8 <global_stdio_init.part.0+0x30>)
 80094cc:	4c0b      	ldr	r4, [pc, #44]	@ (80094fc <global_stdio_init.part.0+0x34>)
 80094ce:	4a0c      	ldr	r2, [pc, #48]	@ (8009500 <global_stdio_init.part.0+0x38>)
 80094d0:	601a      	str	r2, [r3, #0]
 80094d2:	4620      	mov	r0, r4
 80094d4:	2200      	movs	r2, #0
 80094d6:	2104      	movs	r1, #4
 80094d8:	f7ff ff94 	bl	8009404 <std>
 80094dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80094e0:	2201      	movs	r2, #1
 80094e2:	2109      	movs	r1, #9
 80094e4:	f7ff ff8e 	bl	8009404 <std>
 80094e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80094ec:	2202      	movs	r2, #2
 80094ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094f2:	2112      	movs	r1, #18
 80094f4:	f7ff bf86 	b.w	8009404 <std>
 80094f8:	20001f24 	.word	0x20001f24
 80094fc:	20001dec 	.word	0x20001dec
 8009500:	08009471 	.word	0x08009471

08009504 <__sfp_lock_acquire>:
 8009504:	4801      	ldr	r0, [pc, #4]	@ (800950c <__sfp_lock_acquire+0x8>)
 8009506:	f000 b8fc 	b.w	8009702 <__retarget_lock_acquire_recursive>
 800950a:	bf00      	nop
 800950c:	20001f2d 	.word	0x20001f2d

08009510 <__sfp_lock_release>:
 8009510:	4801      	ldr	r0, [pc, #4]	@ (8009518 <__sfp_lock_release+0x8>)
 8009512:	f000 b8f7 	b.w	8009704 <__retarget_lock_release_recursive>
 8009516:	bf00      	nop
 8009518:	20001f2d 	.word	0x20001f2d

0800951c <__sinit>:
 800951c:	b510      	push	{r4, lr}
 800951e:	4604      	mov	r4, r0
 8009520:	f7ff fff0 	bl	8009504 <__sfp_lock_acquire>
 8009524:	6a23      	ldr	r3, [r4, #32]
 8009526:	b11b      	cbz	r3, 8009530 <__sinit+0x14>
 8009528:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800952c:	f7ff bff0 	b.w	8009510 <__sfp_lock_release>
 8009530:	4b04      	ldr	r3, [pc, #16]	@ (8009544 <__sinit+0x28>)
 8009532:	6223      	str	r3, [r4, #32]
 8009534:	4b04      	ldr	r3, [pc, #16]	@ (8009548 <__sinit+0x2c>)
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d1f5      	bne.n	8009528 <__sinit+0xc>
 800953c:	f7ff ffc4 	bl	80094c8 <global_stdio_init.part.0>
 8009540:	e7f2      	b.n	8009528 <__sinit+0xc>
 8009542:	bf00      	nop
 8009544:	08009489 	.word	0x08009489
 8009548:	20001f24 	.word	0x20001f24

0800954c <_fwalk_sglue>:
 800954c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009550:	4607      	mov	r7, r0
 8009552:	4688      	mov	r8, r1
 8009554:	4614      	mov	r4, r2
 8009556:	2600      	movs	r6, #0
 8009558:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800955c:	f1b9 0901 	subs.w	r9, r9, #1
 8009560:	d505      	bpl.n	800956e <_fwalk_sglue+0x22>
 8009562:	6824      	ldr	r4, [r4, #0]
 8009564:	2c00      	cmp	r4, #0
 8009566:	d1f7      	bne.n	8009558 <_fwalk_sglue+0xc>
 8009568:	4630      	mov	r0, r6
 800956a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800956e:	89ab      	ldrh	r3, [r5, #12]
 8009570:	2b01      	cmp	r3, #1
 8009572:	d907      	bls.n	8009584 <_fwalk_sglue+0x38>
 8009574:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009578:	3301      	adds	r3, #1
 800957a:	d003      	beq.n	8009584 <_fwalk_sglue+0x38>
 800957c:	4629      	mov	r1, r5
 800957e:	4638      	mov	r0, r7
 8009580:	47c0      	blx	r8
 8009582:	4306      	orrs	r6, r0
 8009584:	3568      	adds	r5, #104	@ 0x68
 8009586:	e7e9      	b.n	800955c <_fwalk_sglue+0x10>

08009588 <__sread>:
 8009588:	b510      	push	{r4, lr}
 800958a:	460c      	mov	r4, r1
 800958c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009590:	f000 f868 	bl	8009664 <_read_r>
 8009594:	2800      	cmp	r0, #0
 8009596:	bfab      	itete	ge
 8009598:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800959a:	89a3      	ldrhlt	r3, [r4, #12]
 800959c:	181b      	addge	r3, r3, r0
 800959e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80095a2:	bfac      	ite	ge
 80095a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80095a6:	81a3      	strhlt	r3, [r4, #12]
 80095a8:	bd10      	pop	{r4, pc}

080095aa <__swrite>:
 80095aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095ae:	461f      	mov	r7, r3
 80095b0:	898b      	ldrh	r3, [r1, #12]
 80095b2:	05db      	lsls	r3, r3, #23
 80095b4:	4605      	mov	r5, r0
 80095b6:	460c      	mov	r4, r1
 80095b8:	4616      	mov	r6, r2
 80095ba:	d505      	bpl.n	80095c8 <__swrite+0x1e>
 80095bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095c0:	2302      	movs	r3, #2
 80095c2:	2200      	movs	r2, #0
 80095c4:	f000 f83c 	bl	8009640 <_lseek_r>
 80095c8:	89a3      	ldrh	r3, [r4, #12]
 80095ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80095d2:	81a3      	strh	r3, [r4, #12]
 80095d4:	4632      	mov	r2, r6
 80095d6:	463b      	mov	r3, r7
 80095d8:	4628      	mov	r0, r5
 80095da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095de:	f000 b853 	b.w	8009688 <_write_r>

080095e2 <__sseek>:
 80095e2:	b510      	push	{r4, lr}
 80095e4:	460c      	mov	r4, r1
 80095e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095ea:	f000 f829 	bl	8009640 <_lseek_r>
 80095ee:	1c43      	adds	r3, r0, #1
 80095f0:	89a3      	ldrh	r3, [r4, #12]
 80095f2:	bf15      	itete	ne
 80095f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80095f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80095fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80095fe:	81a3      	strheq	r3, [r4, #12]
 8009600:	bf18      	it	ne
 8009602:	81a3      	strhne	r3, [r4, #12]
 8009604:	bd10      	pop	{r4, pc}

08009606 <__sclose>:
 8009606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800960a:	f000 b809 	b.w	8009620 <_close_r>

0800960e <memset>:
 800960e:	4402      	add	r2, r0
 8009610:	4603      	mov	r3, r0
 8009612:	4293      	cmp	r3, r2
 8009614:	d100      	bne.n	8009618 <memset+0xa>
 8009616:	4770      	bx	lr
 8009618:	f803 1b01 	strb.w	r1, [r3], #1
 800961c:	e7f9      	b.n	8009612 <memset+0x4>
	...

08009620 <_close_r>:
 8009620:	b538      	push	{r3, r4, r5, lr}
 8009622:	4d06      	ldr	r5, [pc, #24]	@ (800963c <_close_r+0x1c>)
 8009624:	2300      	movs	r3, #0
 8009626:	4604      	mov	r4, r0
 8009628:	4608      	mov	r0, r1
 800962a:	602b      	str	r3, [r5, #0]
 800962c:	f7f9 fd72 	bl	8003114 <_close>
 8009630:	1c43      	adds	r3, r0, #1
 8009632:	d102      	bne.n	800963a <_close_r+0x1a>
 8009634:	682b      	ldr	r3, [r5, #0]
 8009636:	b103      	cbz	r3, 800963a <_close_r+0x1a>
 8009638:	6023      	str	r3, [r4, #0]
 800963a:	bd38      	pop	{r3, r4, r5, pc}
 800963c:	20001f28 	.word	0x20001f28

08009640 <_lseek_r>:
 8009640:	b538      	push	{r3, r4, r5, lr}
 8009642:	4d07      	ldr	r5, [pc, #28]	@ (8009660 <_lseek_r+0x20>)
 8009644:	4604      	mov	r4, r0
 8009646:	4608      	mov	r0, r1
 8009648:	4611      	mov	r1, r2
 800964a:	2200      	movs	r2, #0
 800964c:	602a      	str	r2, [r5, #0]
 800964e:	461a      	mov	r2, r3
 8009650:	f7f9 fd87 	bl	8003162 <_lseek>
 8009654:	1c43      	adds	r3, r0, #1
 8009656:	d102      	bne.n	800965e <_lseek_r+0x1e>
 8009658:	682b      	ldr	r3, [r5, #0]
 800965a:	b103      	cbz	r3, 800965e <_lseek_r+0x1e>
 800965c:	6023      	str	r3, [r4, #0]
 800965e:	bd38      	pop	{r3, r4, r5, pc}
 8009660:	20001f28 	.word	0x20001f28

08009664 <_read_r>:
 8009664:	b538      	push	{r3, r4, r5, lr}
 8009666:	4d07      	ldr	r5, [pc, #28]	@ (8009684 <_read_r+0x20>)
 8009668:	4604      	mov	r4, r0
 800966a:	4608      	mov	r0, r1
 800966c:	4611      	mov	r1, r2
 800966e:	2200      	movs	r2, #0
 8009670:	602a      	str	r2, [r5, #0]
 8009672:	461a      	mov	r2, r3
 8009674:	f7f9 fd15 	bl	80030a2 <_read>
 8009678:	1c43      	adds	r3, r0, #1
 800967a:	d102      	bne.n	8009682 <_read_r+0x1e>
 800967c:	682b      	ldr	r3, [r5, #0]
 800967e:	b103      	cbz	r3, 8009682 <_read_r+0x1e>
 8009680:	6023      	str	r3, [r4, #0]
 8009682:	bd38      	pop	{r3, r4, r5, pc}
 8009684:	20001f28 	.word	0x20001f28

08009688 <_write_r>:
 8009688:	b538      	push	{r3, r4, r5, lr}
 800968a:	4d07      	ldr	r5, [pc, #28]	@ (80096a8 <_write_r+0x20>)
 800968c:	4604      	mov	r4, r0
 800968e:	4608      	mov	r0, r1
 8009690:	4611      	mov	r1, r2
 8009692:	2200      	movs	r2, #0
 8009694:	602a      	str	r2, [r5, #0]
 8009696:	461a      	mov	r2, r3
 8009698:	f7f9 fd20 	bl	80030dc <_write>
 800969c:	1c43      	adds	r3, r0, #1
 800969e:	d102      	bne.n	80096a6 <_write_r+0x1e>
 80096a0:	682b      	ldr	r3, [r5, #0]
 80096a2:	b103      	cbz	r3, 80096a6 <_write_r+0x1e>
 80096a4:	6023      	str	r3, [r4, #0]
 80096a6:	bd38      	pop	{r3, r4, r5, pc}
 80096a8:	20001f28 	.word	0x20001f28

080096ac <__errno>:
 80096ac:	4b01      	ldr	r3, [pc, #4]	@ (80096b4 <__errno+0x8>)
 80096ae:	6818      	ldr	r0, [r3, #0]
 80096b0:	4770      	bx	lr
 80096b2:	bf00      	nop
 80096b4:	20000038 	.word	0x20000038

080096b8 <__libc_init_array>:
 80096b8:	b570      	push	{r4, r5, r6, lr}
 80096ba:	4d0d      	ldr	r5, [pc, #52]	@ (80096f0 <__libc_init_array+0x38>)
 80096bc:	4c0d      	ldr	r4, [pc, #52]	@ (80096f4 <__libc_init_array+0x3c>)
 80096be:	1b64      	subs	r4, r4, r5
 80096c0:	10a4      	asrs	r4, r4, #2
 80096c2:	2600      	movs	r6, #0
 80096c4:	42a6      	cmp	r6, r4
 80096c6:	d109      	bne.n	80096dc <__libc_init_array+0x24>
 80096c8:	4d0b      	ldr	r5, [pc, #44]	@ (80096f8 <__libc_init_array+0x40>)
 80096ca:	4c0c      	ldr	r4, [pc, #48]	@ (80096fc <__libc_init_array+0x44>)
 80096cc:	f001 fe80 	bl	800b3d0 <_init>
 80096d0:	1b64      	subs	r4, r4, r5
 80096d2:	10a4      	asrs	r4, r4, #2
 80096d4:	2600      	movs	r6, #0
 80096d6:	42a6      	cmp	r6, r4
 80096d8:	d105      	bne.n	80096e6 <__libc_init_array+0x2e>
 80096da:	bd70      	pop	{r4, r5, r6, pc}
 80096dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80096e0:	4798      	blx	r3
 80096e2:	3601      	adds	r6, #1
 80096e4:	e7ee      	b.n	80096c4 <__libc_init_array+0xc>
 80096e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80096ea:	4798      	blx	r3
 80096ec:	3601      	adds	r6, #1
 80096ee:	e7f2      	b.n	80096d6 <__libc_init_array+0x1e>
 80096f0:	08028b30 	.word	0x08028b30
 80096f4:	08028b30 	.word	0x08028b30
 80096f8:	08028b30 	.word	0x08028b30
 80096fc:	08028b34 	.word	0x08028b34

08009700 <__retarget_lock_init_recursive>:
 8009700:	4770      	bx	lr

08009702 <__retarget_lock_acquire_recursive>:
 8009702:	4770      	bx	lr

08009704 <__retarget_lock_release_recursive>:
 8009704:	4770      	bx	lr
	...

08009708 <__assert_func>:
 8009708:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800970a:	4614      	mov	r4, r2
 800970c:	461a      	mov	r2, r3
 800970e:	4b09      	ldr	r3, [pc, #36]	@ (8009734 <__assert_func+0x2c>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	4605      	mov	r5, r0
 8009714:	68d8      	ldr	r0, [r3, #12]
 8009716:	b14c      	cbz	r4, 800972c <__assert_func+0x24>
 8009718:	4b07      	ldr	r3, [pc, #28]	@ (8009738 <__assert_func+0x30>)
 800971a:	9100      	str	r1, [sp, #0]
 800971c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009720:	4906      	ldr	r1, [pc, #24]	@ (800973c <__assert_func+0x34>)
 8009722:	462b      	mov	r3, r5
 8009724:	f000 f9ba 	bl	8009a9c <fiprintf>
 8009728:	f000 f9da 	bl	8009ae0 <abort>
 800972c:	4b04      	ldr	r3, [pc, #16]	@ (8009740 <__assert_func+0x38>)
 800972e:	461c      	mov	r4, r3
 8009730:	e7f3      	b.n	800971a <__assert_func+0x12>
 8009732:	bf00      	nop
 8009734:	20000038 	.word	0x20000038
 8009738:	080288df 	.word	0x080288df
 800973c:	080288ec 	.word	0x080288ec
 8009740:	0802891a 	.word	0x0802891a

08009744 <_free_r>:
 8009744:	b538      	push	{r3, r4, r5, lr}
 8009746:	4605      	mov	r5, r0
 8009748:	2900      	cmp	r1, #0
 800974a:	d041      	beq.n	80097d0 <_free_r+0x8c>
 800974c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009750:	1f0c      	subs	r4, r1, #4
 8009752:	2b00      	cmp	r3, #0
 8009754:	bfb8      	it	lt
 8009756:	18e4      	addlt	r4, r4, r3
 8009758:	f000 f8e8 	bl	800992c <__malloc_lock>
 800975c:	4a1d      	ldr	r2, [pc, #116]	@ (80097d4 <_free_r+0x90>)
 800975e:	6813      	ldr	r3, [r2, #0]
 8009760:	b933      	cbnz	r3, 8009770 <_free_r+0x2c>
 8009762:	6063      	str	r3, [r4, #4]
 8009764:	6014      	str	r4, [r2, #0]
 8009766:	4628      	mov	r0, r5
 8009768:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800976c:	f000 b8e4 	b.w	8009938 <__malloc_unlock>
 8009770:	42a3      	cmp	r3, r4
 8009772:	d908      	bls.n	8009786 <_free_r+0x42>
 8009774:	6820      	ldr	r0, [r4, #0]
 8009776:	1821      	adds	r1, r4, r0
 8009778:	428b      	cmp	r3, r1
 800977a:	bf01      	itttt	eq
 800977c:	6819      	ldreq	r1, [r3, #0]
 800977e:	685b      	ldreq	r3, [r3, #4]
 8009780:	1809      	addeq	r1, r1, r0
 8009782:	6021      	streq	r1, [r4, #0]
 8009784:	e7ed      	b.n	8009762 <_free_r+0x1e>
 8009786:	461a      	mov	r2, r3
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	b10b      	cbz	r3, 8009790 <_free_r+0x4c>
 800978c:	42a3      	cmp	r3, r4
 800978e:	d9fa      	bls.n	8009786 <_free_r+0x42>
 8009790:	6811      	ldr	r1, [r2, #0]
 8009792:	1850      	adds	r0, r2, r1
 8009794:	42a0      	cmp	r0, r4
 8009796:	d10b      	bne.n	80097b0 <_free_r+0x6c>
 8009798:	6820      	ldr	r0, [r4, #0]
 800979a:	4401      	add	r1, r0
 800979c:	1850      	adds	r0, r2, r1
 800979e:	4283      	cmp	r3, r0
 80097a0:	6011      	str	r1, [r2, #0]
 80097a2:	d1e0      	bne.n	8009766 <_free_r+0x22>
 80097a4:	6818      	ldr	r0, [r3, #0]
 80097a6:	685b      	ldr	r3, [r3, #4]
 80097a8:	6053      	str	r3, [r2, #4]
 80097aa:	4408      	add	r0, r1
 80097ac:	6010      	str	r0, [r2, #0]
 80097ae:	e7da      	b.n	8009766 <_free_r+0x22>
 80097b0:	d902      	bls.n	80097b8 <_free_r+0x74>
 80097b2:	230c      	movs	r3, #12
 80097b4:	602b      	str	r3, [r5, #0]
 80097b6:	e7d6      	b.n	8009766 <_free_r+0x22>
 80097b8:	6820      	ldr	r0, [r4, #0]
 80097ba:	1821      	adds	r1, r4, r0
 80097bc:	428b      	cmp	r3, r1
 80097be:	bf04      	itt	eq
 80097c0:	6819      	ldreq	r1, [r3, #0]
 80097c2:	685b      	ldreq	r3, [r3, #4]
 80097c4:	6063      	str	r3, [r4, #4]
 80097c6:	bf04      	itt	eq
 80097c8:	1809      	addeq	r1, r1, r0
 80097ca:	6021      	streq	r1, [r4, #0]
 80097cc:	6054      	str	r4, [r2, #4]
 80097ce:	e7ca      	b.n	8009766 <_free_r+0x22>
 80097d0:	bd38      	pop	{r3, r4, r5, pc}
 80097d2:	bf00      	nop
 80097d4:	20001f34 	.word	0x20001f34

080097d8 <malloc>:
 80097d8:	4b02      	ldr	r3, [pc, #8]	@ (80097e4 <malloc+0xc>)
 80097da:	4601      	mov	r1, r0
 80097dc:	6818      	ldr	r0, [r3, #0]
 80097de:	f000 b825 	b.w	800982c <_malloc_r>
 80097e2:	bf00      	nop
 80097e4:	20000038 	.word	0x20000038

080097e8 <sbrk_aligned>:
 80097e8:	b570      	push	{r4, r5, r6, lr}
 80097ea:	4e0f      	ldr	r6, [pc, #60]	@ (8009828 <sbrk_aligned+0x40>)
 80097ec:	460c      	mov	r4, r1
 80097ee:	6831      	ldr	r1, [r6, #0]
 80097f0:	4605      	mov	r5, r0
 80097f2:	b911      	cbnz	r1, 80097fa <sbrk_aligned+0x12>
 80097f4:	f000 f964 	bl	8009ac0 <_sbrk_r>
 80097f8:	6030      	str	r0, [r6, #0]
 80097fa:	4621      	mov	r1, r4
 80097fc:	4628      	mov	r0, r5
 80097fe:	f000 f95f 	bl	8009ac0 <_sbrk_r>
 8009802:	1c43      	adds	r3, r0, #1
 8009804:	d103      	bne.n	800980e <sbrk_aligned+0x26>
 8009806:	f04f 34ff 	mov.w	r4, #4294967295
 800980a:	4620      	mov	r0, r4
 800980c:	bd70      	pop	{r4, r5, r6, pc}
 800980e:	1cc4      	adds	r4, r0, #3
 8009810:	f024 0403 	bic.w	r4, r4, #3
 8009814:	42a0      	cmp	r0, r4
 8009816:	d0f8      	beq.n	800980a <sbrk_aligned+0x22>
 8009818:	1a21      	subs	r1, r4, r0
 800981a:	4628      	mov	r0, r5
 800981c:	f000 f950 	bl	8009ac0 <_sbrk_r>
 8009820:	3001      	adds	r0, #1
 8009822:	d1f2      	bne.n	800980a <sbrk_aligned+0x22>
 8009824:	e7ef      	b.n	8009806 <sbrk_aligned+0x1e>
 8009826:	bf00      	nop
 8009828:	20001f30 	.word	0x20001f30

0800982c <_malloc_r>:
 800982c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009830:	1ccd      	adds	r5, r1, #3
 8009832:	f025 0503 	bic.w	r5, r5, #3
 8009836:	3508      	adds	r5, #8
 8009838:	2d0c      	cmp	r5, #12
 800983a:	bf38      	it	cc
 800983c:	250c      	movcc	r5, #12
 800983e:	2d00      	cmp	r5, #0
 8009840:	4606      	mov	r6, r0
 8009842:	db01      	blt.n	8009848 <_malloc_r+0x1c>
 8009844:	42a9      	cmp	r1, r5
 8009846:	d904      	bls.n	8009852 <_malloc_r+0x26>
 8009848:	230c      	movs	r3, #12
 800984a:	6033      	str	r3, [r6, #0]
 800984c:	2000      	movs	r0, #0
 800984e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009852:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009928 <_malloc_r+0xfc>
 8009856:	f000 f869 	bl	800992c <__malloc_lock>
 800985a:	f8d8 3000 	ldr.w	r3, [r8]
 800985e:	461c      	mov	r4, r3
 8009860:	bb44      	cbnz	r4, 80098b4 <_malloc_r+0x88>
 8009862:	4629      	mov	r1, r5
 8009864:	4630      	mov	r0, r6
 8009866:	f7ff ffbf 	bl	80097e8 <sbrk_aligned>
 800986a:	1c43      	adds	r3, r0, #1
 800986c:	4604      	mov	r4, r0
 800986e:	d158      	bne.n	8009922 <_malloc_r+0xf6>
 8009870:	f8d8 4000 	ldr.w	r4, [r8]
 8009874:	4627      	mov	r7, r4
 8009876:	2f00      	cmp	r7, #0
 8009878:	d143      	bne.n	8009902 <_malloc_r+0xd6>
 800987a:	2c00      	cmp	r4, #0
 800987c:	d04b      	beq.n	8009916 <_malloc_r+0xea>
 800987e:	6823      	ldr	r3, [r4, #0]
 8009880:	4639      	mov	r1, r7
 8009882:	4630      	mov	r0, r6
 8009884:	eb04 0903 	add.w	r9, r4, r3
 8009888:	f000 f91a 	bl	8009ac0 <_sbrk_r>
 800988c:	4581      	cmp	r9, r0
 800988e:	d142      	bne.n	8009916 <_malloc_r+0xea>
 8009890:	6821      	ldr	r1, [r4, #0]
 8009892:	1a6d      	subs	r5, r5, r1
 8009894:	4629      	mov	r1, r5
 8009896:	4630      	mov	r0, r6
 8009898:	f7ff ffa6 	bl	80097e8 <sbrk_aligned>
 800989c:	3001      	adds	r0, #1
 800989e:	d03a      	beq.n	8009916 <_malloc_r+0xea>
 80098a0:	6823      	ldr	r3, [r4, #0]
 80098a2:	442b      	add	r3, r5
 80098a4:	6023      	str	r3, [r4, #0]
 80098a6:	f8d8 3000 	ldr.w	r3, [r8]
 80098aa:	685a      	ldr	r2, [r3, #4]
 80098ac:	bb62      	cbnz	r2, 8009908 <_malloc_r+0xdc>
 80098ae:	f8c8 7000 	str.w	r7, [r8]
 80098b2:	e00f      	b.n	80098d4 <_malloc_r+0xa8>
 80098b4:	6822      	ldr	r2, [r4, #0]
 80098b6:	1b52      	subs	r2, r2, r5
 80098b8:	d420      	bmi.n	80098fc <_malloc_r+0xd0>
 80098ba:	2a0b      	cmp	r2, #11
 80098bc:	d917      	bls.n	80098ee <_malloc_r+0xc2>
 80098be:	1961      	adds	r1, r4, r5
 80098c0:	42a3      	cmp	r3, r4
 80098c2:	6025      	str	r5, [r4, #0]
 80098c4:	bf18      	it	ne
 80098c6:	6059      	strne	r1, [r3, #4]
 80098c8:	6863      	ldr	r3, [r4, #4]
 80098ca:	bf08      	it	eq
 80098cc:	f8c8 1000 	streq.w	r1, [r8]
 80098d0:	5162      	str	r2, [r4, r5]
 80098d2:	604b      	str	r3, [r1, #4]
 80098d4:	4630      	mov	r0, r6
 80098d6:	f000 f82f 	bl	8009938 <__malloc_unlock>
 80098da:	f104 000b 	add.w	r0, r4, #11
 80098de:	1d23      	adds	r3, r4, #4
 80098e0:	f020 0007 	bic.w	r0, r0, #7
 80098e4:	1ac2      	subs	r2, r0, r3
 80098e6:	bf1c      	itt	ne
 80098e8:	1a1b      	subne	r3, r3, r0
 80098ea:	50a3      	strne	r3, [r4, r2]
 80098ec:	e7af      	b.n	800984e <_malloc_r+0x22>
 80098ee:	6862      	ldr	r2, [r4, #4]
 80098f0:	42a3      	cmp	r3, r4
 80098f2:	bf0c      	ite	eq
 80098f4:	f8c8 2000 	streq.w	r2, [r8]
 80098f8:	605a      	strne	r2, [r3, #4]
 80098fa:	e7eb      	b.n	80098d4 <_malloc_r+0xa8>
 80098fc:	4623      	mov	r3, r4
 80098fe:	6864      	ldr	r4, [r4, #4]
 8009900:	e7ae      	b.n	8009860 <_malloc_r+0x34>
 8009902:	463c      	mov	r4, r7
 8009904:	687f      	ldr	r7, [r7, #4]
 8009906:	e7b6      	b.n	8009876 <_malloc_r+0x4a>
 8009908:	461a      	mov	r2, r3
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	42a3      	cmp	r3, r4
 800990e:	d1fb      	bne.n	8009908 <_malloc_r+0xdc>
 8009910:	2300      	movs	r3, #0
 8009912:	6053      	str	r3, [r2, #4]
 8009914:	e7de      	b.n	80098d4 <_malloc_r+0xa8>
 8009916:	230c      	movs	r3, #12
 8009918:	6033      	str	r3, [r6, #0]
 800991a:	4630      	mov	r0, r6
 800991c:	f000 f80c 	bl	8009938 <__malloc_unlock>
 8009920:	e794      	b.n	800984c <_malloc_r+0x20>
 8009922:	6005      	str	r5, [r0, #0]
 8009924:	e7d6      	b.n	80098d4 <_malloc_r+0xa8>
 8009926:	bf00      	nop
 8009928:	20001f34 	.word	0x20001f34

0800992c <__malloc_lock>:
 800992c:	4801      	ldr	r0, [pc, #4]	@ (8009934 <__malloc_lock+0x8>)
 800992e:	f7ff bee8 	b.w	8009702 <__retarget_lock_acquire_recursive>
 8009932:	bf00      	nop
 8009934:	20001f2c 	.word	0x20001f2c

08009938 <__malloc_unlock>:
 8009938:	4801      	ldr	r0, [pc, #4]	@ (8009940 <__malloc_unlock+0x8>)
 800993a:	f7ff bee3 	b.w	8009704 <__retarget_lock_release_recursive>
 800993e:	bf00      	nop
 8009940:	20001f2c 	.word	0x20001f2c

08009944 <__sflush_r>:
 8009944:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800994c:	0716      	lsls	r6, r2, #28
 800994e:	4605      	mov	r5, r0
 8009950:	460c      	mov	r4, r1
 8009952:	d454      	bmi.n	80099fe <__sflush_r+0xba>
 8009954:	684b      	ldr	r3, [r1, #4]
 8009956:	2b00      	cmp	r3, #0
 8009958:	dc02      	bgt.n	8009960 <__sflush_r+0x1c>
 800995a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800995c:	2b00      	cmp	r3, #0
 800995e:	dd48      	ble.n	80099f2 <__sflush_r+0xae>
 8009960:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009962:	2e00      	cmp	r6, #0
 8009964:	d045      	beq.n	80099f2 <__sflush_r+0xae>
 8009966:	2300      	movs	r3, #0
 8009968:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800996c:	682f      	ldr	r7, [r5, #0]
 800996e:	6a21      	ldr	r1, [r4, #32]
 8009970:	602b      	str	r3, [r5, #0]
 8009972:	d030      	beq.n	80099d6 <__sflush_r+0x92>
 8009974:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009976:	89a3      	ldrh	r3, [r4, #12]
 8009978:	0759      	lsls	r1, r3, #29
 800997a:	d505      	bpl.n	8009988 <__sflush_r+0x44>
 800997c:	6863      	ldr	r3, [r4, #4]
 800997e:	1ad2      	subs	r2, r2, r3
 8009980:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009982:	b10b      	cbz	r3, 8009988 <__sflush_r+0x44>
 8009984:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009986:	1ad2      	subs	r2, r2, r3
 8009988:	2300      	movs	r3, #0
 800998a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800998c:	6a21      	ldr	r1, [r4, #32]
 800998e:	4628      	mov	r0, r5
 8009990:	47b0      	blx	r6
 8009992:	1c43      	adds	r3, r0, #1
 8009994:	89a3      	ldrh	r3, [r4, #12]
 8009996:	d106      	bne.n	80099a6 <__sflush_r+0x62>
 8009998:	6829      	ldr	r1, [r5, #0]
 800999a:	291d      	cmp	r1, #29
 800999c:	d82b      	bhi.n	80099f6 <__sflush_r+0xb2>
 800999e:	4a2a      	ldr	r2, [pc, #168]	@ (8009a48 <__sflush_r+0x104>)
 80099a0:	40ca      	lsrs	r2, r1
 80099a2:	07d6      	lsls	r6, r2, #31
 80099a4:	d527      	bpl.n	80099f6 <__sflush_r+0xb2>
 80099a6:	2200      	movs	r2, #0
 80099a8:	6062      	str	r2, [r4, #4]
 80099aa:	04d9      	lsls	r1, r3, #19
 80099ac:	6922      	ldr	r2, [r4, #16]
 80099ae:	6022      	str	r2, [r4, #0]
 80099b0:	d504      	bpl.n	80099bc <__sflush_r+0x78>
 80099b2:	1c42      	adds	r2, r0, #1
 80099b4:	d101      	bne.n	80099ba <__sflush_r+0x76>
 80099b6:	682b      	ldr	r3, [r5, #0]
 80099b8:	b903      	cbnz	r3, 80099bc <__sflush_r+0x78>
 80099ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80099bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099be:	602f      	str	r7, [r5, #0]
 80099c0:	b1b9      	cbz	r1, 80099f2 <__sflush_r+0xae>
 80099c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099c6:	4299      	cmp	r1, r3
 80099c8:	d002      	beq.n	80099d0 <__sflush_r+0x8c>
 80099ca:	4628      	mov	r0, r5
 80099cc:	f7ff feba 	bl	8009744 <_free_r>
 80099d0:	2300      	movs	r3, #0
 80099d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80099d4:	e00d      	b.n	80099f2 <__sflush_r+0xae>
 80099d6:	2301      	movs	r3, #1
 80099d8:	4628      	mov	r0, r5
 80099da:	47b0      	blx	r6
 80099dc:	4602      	mov	r2, r0
 80099de:	1c50      	adds	r0, r2, #1
 80099e0:	d1c9      	bne.n	8009976 <__sflush_r+0x32>
 80099e2:	682b      	ldr	r3, [r5, #0]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d0c6      	beq.n	8009976 <__sflush_r+0x32>
 80099e8:	2b1d      	cmp	r3, #29
 80099ea:	d001      	beq.n	80099f0 <__sflush_r+0xac>
 80099ec:	2b16      	cmp	r3, #22
 80099ee:	d11e      	bne.n	8009a2e <__sflush_r+0xea>
 80099f0:	602f      	str	r7, [r5, #0]
 80099f2:	2000      	movs	r0, #0
 80099f4:	e022      	b.n	8009a3c <__sflush_r+0xf8>
 80099f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099fa:	b21b      	sxth	r3, r3
 80099fc:	e01b      	b.n	8009a36 <__sflush_r+0xf2>
 80099fe:	690f      	ldr	r7, [r1, #16]
 8009a00:	2f00      	cmp	r7, #0
 8009a02:	d0f6      	beq.n	80099f2 <__sflush_r+0xae>
 8009a04:	0793      	lsls	r3, r2, #30
 8009a06:	680e      	ldr	r6, [r1, #0]
 8009a08:	bf08      	it	eq
 8009a0a:	694b      	ldreq	r3, [r1, #20]
 8009a0c:	600f      	str	r7, [r1, #0]
 8009a0e:	bf18      	it	ne
 8009a10:	2300      	movne	r3, #0
 8009a12:	eba6 0807 	sub.w	r8, r6, r7
 8009a16:	608b      	str	r3, [r1, #8]
 8009a18:	f1b8 0f00 	cmp.w	r8, #0
 8009a1c:	dde9      	ble.n	80099f2 <__sflush_r+0xae>
 8009a1e:	6a21      	ldr	r1, [r4, #32]
 8009a20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009a22:	4643      	mov	r3, r8
 8009a24:	463a      	mov	r2, r7
 8009a26:	4628      	mov	r0, r5
 8009a28:	47b0      	blx	r6
 8009a2a:	2800      	cmp	r0, #0
 8009a2c:	dc08      	bgt.n	8009a40 <__sflush_r+0xfc>
 8009a2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a36:	81a3      	strh	r3, [r4, #12]
 8009a38:	f04f 30ff 	mov.w	r0, #4294967295
 8009a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a40:	4407      	add	r7, r0
 8009a42:	eba8 0800 	sub.w	r8, r8, r0
 8009a46:	e7e7      	b.n	8009a18 <__sflush_r+0xd4>
 8009a48:	20400001 	.word	0x20400001

08009a4c <_fflush_r>:
 8009a4c:	b538      	push	{r3, r4, r5, lr}
 8009a4e:	690b      	ldr	r3, [r1, #16]
 8009a50:	4605      	mov	r5, r0
 8009a52:	460c      	mov	r4, r1
 8009a54:	b913      	cbnz	r3, 8009a5c <_fflush_r+0x10>
 8009a56:	2500      	movs	r5, #0
 8009a58:	4628      	mov	r0, r5
 8009a5a:	bd38      	pop	{r3, r4, r5, pc}
 8009a5c:	b118      	cbz	r0, 8009a66 <_fflush_r+0x1a>
 8009a5e:	6a03      	ldr	r3, [r0, #32]
 8009a60:	b90b      	cbnz	r3, 8009a66 <_fflush_r+0x1a>
 8009a62:	f7ff fd5b 	bl	800951c <__sinit>
 8009a66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d0f3      	beq.n	8009a56 <_fflush_r+0xa>
 8009a6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009a70:	07d0      	lsls	r0, r2, #31
 8009a72:	d404      	bmi.n	8009a7e <_fflush_r+0x32>
 8009a74:	0599      	lsls	r1, r3, #22
 8009a76:	d402      	bmi.n	8009a7e <_fflush_r+0x32>
 8009a78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a7a:	f7ff fe42 	bl	8009702 <__retarget_lock_acquire_recursive>
 8009a7e:	4628      	mov	r0, r5
 8009a80:	4621      	mov	r1, r4
 8009a82:	f7ff ff5f 	bl	8009944 <__sflush_r>
 8009a86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a88:	07da      	lsls	r2, r3, #31
 8009a8a:	4605      	mov	r5, r0
 8009a8c:	d4e4      	bmi.n	8009a58 <_fflush_r+0xc>
 8009a8e:	89a3      	ldrh	r3, [r4, #12]
 8009a90:	059b      	lsls	r3, r3, #22
 8009a92:	d4e1      	bmi.n	8009a58 <_fflush_r+0xc>
 8009a94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a96:	f7ff fe35 	bl	8009704 <__retarget_lock_release_recursive>
 8009a9a:	e7dd      	b.n	8009a58 <_fflush_r+0xc>

08009a9c <fiprintf>:
 8009a9c:	b40e      	push	{r1, r2, r3}
 8009a9e:	b503      	push	{r0, r1, lr}
 8009aa0:	4601      	mov	r1, r0
 8009aa2:	ab03      	add	r3, sp, #12
 8009aa4:	4805      	ldr	r0, [pc, #20]	@ (8009abc <fiprintf+0x20>)
 8009aa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009aaa:	6800      	ldr	r0, [r0, #0]
 8009aac:	9301      	str	r3, [sp, #4]
 8009aae:	f000 f847 	bl	8009b40 <_vfiprintf_r>
 8009ab2:	b002      	add	sp, #8
 8009ab4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ab8:	b003      	add	sp, #12
 8009aba:	4770      	bx	lr
 8009abc:	20000038 	.word	0x20000038

08009ac0 <_sbrk_r>:
 8009ac0:	b538      	push	{r3, r4, r5, lr}
 8009ac2:	4d06      	ldr	r5, [pc, #24]	@ (8009adc <_sbrk_r+0x1c>)
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	4604      	mov	r4, r0
 8009ac8:	4608      	mov	r0, r1
 8009aca:	602b      	str	r3, [r5, #0]
 8009acc:	f7f9 fb56 	bl	800317c <_sbrk>
 8009ad0:	1c43      	adds	r3, r0, #1
 8009ad2:	d102      	bne.n	8009ada <_sbrk_r+0x1a>
 8009ad4:	682b      	ldr	r3, [r5, #0]
 8009ad6:	b103      	cbz	r3, 8009ada <_sbrk_r+0x1a>
 8009ad8:	6023      	str	r3, [r4, #0]
 8009ada:	bd38      	pop	{r3, r4, r5, pc}
 8009adc:	20001f28 	.word	0x20001f28

08009ae0 <abort>:
 8009ae0:	b508      	push	{r3, lr}
 8009ae2:	2006      	movs	r0, #6
 8009ae4:	f000 fb8c 	bl	800a200 <raise>
 8009ae8:	2001      	movs	r0, #1
 8009aea:	f7f9 facf 	bl	800308c <_exit>

08009aee <__sfputc_r>:
 8009aee:	6893      	ldr	r3, [r2, #8]
 8009af0:	3b01      	subs	r3, #1
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	b410      	push	{r4}
 8009af6:	6093      	str	r3, [r2, #8]
 8009af8:	da08      	bge.n	8009b0c <__sfputc_r+0x1e>
 8009afa:	6994      	ldr	r4, [r2, #24]
 8009afc:	42a3      	cmp	r3, r4
 8009afe:	db01      	blt.n	8009b04 <__sfputc_r+0x16>
 8009b00:	290a      	cmp	r1, #10
 8009b02:	d103      	bne.n	8009b0c <__sfputc_r+0x1e>
 8009b04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b08:	f000 babe 	b.w	800a088 <__swbuf_r>
 8009b0c:	6813      	ldr	r3, [r2, #0]
 8009b0e:	1c58      	adds	r0, r3, #1
 8009b10:	6010      	str	r0, [r2, #0]
 8009b12:	7019      	strb	r1, [r3, #0]
 8009b14:	4608      	mov	r0, r1
 8009b16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b1a:	4770      	bx	lr

08009b1c <__sfputs_r>:
 8009b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b1e:	4606      	mov	r6, r0
 8009b20:	460f      	mov	r7, r1
 8009b22:	4614      	mov	r4, r2
 8009b24:	18d5      	adds	r5, r2, r3
 8009b26:	42ac      	cmp	r4, r5
 8009b28:	d101      	bne.n	8009b2e <__sfputs_r+0x12>
 8009b2a:	2000      	movs	r0, #0
 8009b2c:	e007      	b.n	8009b3e <__sfputs_r+0x22>
 8009b2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b32:	463a      	mov	r2, r7
 8009b34:	4630      	mov	r0, r6
 8009b36:	f7ff ffda 	bl	8009aee <__sfputc_r>
 8009b3a:	1c43      	adds	r3, r0, #1
 8009b3c:	d1f3      	bne.n	8009b26 <__sfputs_r+0xa>
 8009b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009b40 <_vfiprintf_r>:
 8009b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b44:	460d      	mov	r5, r1
 8009b46:	b09d      	sub	sp, #116	@ 0x74
 8009b48:	4614      	mov	r4, r2
 8009b4a:	4698      	mov	r8, r3
 8009b4c:	4606      	mov	r6, r0
 8009b4e:	b118      	cbz	r0, 8009b58 <_vfiprintf_r+0x18>
 8009b50:	6a03      	ldr	r3, [r0, #32]
 8009b52:	b90b      	cbnz	r3, 8009b58 <_vfiprintf_r+0x18>
 8009b54:	f7ff fce2 	bl	800951c <__sinit>
 8009b58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b5a:	07d9      	lsls	r1, r3, #31
 8009b5c:	d405      	bmi.n	8009b6a <_vfiprintf_r+0x2a>
 8009b5e:	89ab      	ldrh	r3, [r5, #12]
 8009b60:	059a      	lsls	r2, r3, #22
 8009b62:	d402      	bmi.n	8009b6a <_vfiprintf_r+0x2a>
 8009b64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b66:	f7ff fdcc 	bl	8009702 <__retarget_lock_acquire_recursive>
 8009b6a:	89ab      	ldrh	r3, [r5, #12]
 8009b6c:	071b      	lsls	r3, r3, #28
 8009b6e:	d501      	bpl.n	8009b74 <_vfiprintf_r+0x34>
 8009b70:	692b      	ldr	r3, [r5, #16]
 8009b72:	b99b      	cbnz	r3, 8009b9c <_vfiprintf_r+0x5c>
 8009b74:	4629      	mov	r1, r5
 8009b76:	4630      	mov	r0, r6
 8009b78:	f000 fac4 	bl	800a104 <__swsetup_r>
 8009b7c:	b170      	cbz	r0, 8009b9c <_vfiprintf_r+0x5c>
 8009b7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b80:	07dc      	lsls	r4, r3, #31
 8009b82:	d504      	bpl.n	8009b8e <_vfiprintf_r+0x4e>
 8009b84:	f04f 30ff 	mov.w	r0, #4294967295
 8009b88:	b01d      	add	sp, #116	@ 0x74
 8009b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b8e:	89ab      	ldrh	r3, [r5, #12]
 8009b90:	0598      	lsls	r0, r3, #22
 8009b92:	d4f7      	bmi.n	8009b84 <_vfiprintf_r+0x44>
 8009b94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b96:	f7ff fdb5 	bl	8009704 <__retarget_lock_release_recursive>
 8009b9a:	e7f3      	b.n	8009b84 <_vfiprintf_r+0x44>
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ba0:	2320      	movs	r3, #32
 8009ba2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ba6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009baa:	2330      	movs	r3, #48	@ 0x30
 8009bac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009d5c <_vfiprintf_r+0x21c>
 8009bb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009bb4:	f04f 0901 	mov.w	r9, #1
 8009bb8:	4623      	mov	r3, r4
 8009bba:	469a      	mov	sl, r3
 8009bbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bc0:	b10a      	cbz	r2, 8009bc6 <_vfiprintf_r+0x86>
 8009bc2:	2a25      	cmp	r2, #37	@ 0x25
 8009bc4:	d1f9      	bne.n	8009bba <_vfiprintf_r+0x7a>
 8009bc6:	ebba 0b04 	subs.w	fp, sl, r4
 8009bca:	d00b      	beq.n	8009be4 <_vfiprintf_r+0xa4>
 8009bcc:	465b      	mov	r3, fp
 8009bce:	4622      	mov	r2, r4
 8009bd0:	4629      	mov	r1, r5
 8009bd2:	4630      	mov	r0, r6
 8009bd4:	f7ff ffa2 	bl	8009b1c <__sfputs_r>
 8009bd8:	3001      	adds	r0, #1
 8009bda:	f000 80a7 	beq.w	8009d2c <_vfiprintf_r+0x1ec>
 8009bde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009be0:	445a      	add	r2, fp
 8009be2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009be4:	f89a 3000 	ldrb.w	r3, [sl]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	f000 809f 	beq.w	8009d2c <_vfiprintf_r+0x1ec>
 8009bee:	2300      	movs	r3, #0
 8009bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8009bf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bf8:	f10a 0a01 	add.w	sl, sl, #1
 8009bfc:	9304      	str	r3, [sp, #16]
 8009bfe:	9307      	str	r3, [sp, #28]
 8009c00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c04:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c06:	4654      	mov	r4, sl
 8009c08:	2205      	movs	r2, #5
 8009c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c0e:	4853      	ldr	r0, [pc, #332]	@ (8009d5c <_vfiprintf_r+0x21c>)
 8009c10:	f7f6 fade 	bl	80001d0 <memchr>
 8009c14:	9a04      	ldr	r2, [sp, #16]
 8009c16:	b9d8      	cbnz	r0, 8009c50 <_vfiprintf_r+0x110>
 8009c18:	06d1      	lsls	r1, r2, #27
 8009c1a:	bf44      	itt	mi
 8009c1c:	2320      	movmi	r3, #32
 8009c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c22:	0713      	lsls	r3, r2, #28
 8009c24:	bf44      	itt	mi
 8009c26:	232b      	movmi	r3, #43	@ 0x2b
 8009c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8009c30:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c32:	d015      	beq.n	8009c60 <_vfiprintf_r+0x120>
 8009c34:	9a07      	ldr	r2, [sp, #28]
 8009c36:	4654      	mov	r4, sl
 8009c38:	2000      	movs	r0, #0
 8009c3a:	f04f 0c0a 	mov.w	ip, #10
 8009c3e:	4621      	mov	r1, r4
 8009c40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c44:	3b30      	subs	r3, #48	@ 0x30
 8009c46:	2b09      	cmp	r3, #9
 8009c48:	d94b      	bls.n	8009ce2 <_vfiprintf_r+0x1a2>
 8009c4a:	b1b0      	cbz	r0, 8009c7a <_vfiprintf_r+0x13a>
 8009c4c:	9207      	str	r2, [sp, #28]
 8009c4e:	e014      	b.n	8009c7a <_vfiprintf_r+0x13a>
 8009c50:	eba0 0308 	sub.w	r3, r0, r8
 8009c54:	fa09 f303 	lsl.w	r3, r9, r3
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	9304      	str	r3, [sp, #16]
 8009c5c:	46a2      	mov	sl, r4
 8009c5e:	e7d2      	b.n	8009c06 <_vfiprintf_r+0xc6>
 8009c60:	9b03      	ldr	r3, [sp, #12]
 8009c62:	1d19      	adds	r1, r3, #4
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	9103      	str	r1, [sp, #12]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	bfbb      	ittet	lt
 8009c6c:	425b      	neglt	r3, r3
 8009c6e:	f042 0202 	orrlt.w	r2, r2, #2
 8009c72:	9307      	strge	r3, [sp, #28]
 8009c74:	9307      	strlt	r3, [sp, #28]
 8009c76:	bfb8      	it	lt
 8009c78:	9204      	strlt	r2, [sp, #16]
 8009c7a:	7823      	ldrb	r3, [r4, #0]
 8009c7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c7e:	d10a      	bne.n	8009c96 <_vfiprintf_r+0x156>
 8009c80:	7863      	ldrb	r3, [r4, #1]
 8009c82:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c84:	d132      	bne.n	8009cec <_vfiprintf_r+0x1ac>
 8009c86:	9b03      	ldr	r3, [sp, #12]
 8009c88:	1d1a      	adds	r2, r3, #4
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	9203      	str	r2, [sp, #12]
 8009c8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c92:	3402      	adds	r4, #2
 8009c94:	9305      	str	r3, [sp, #20]
 8009c96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009d6c <_vfiprintf_r+0x22c>
 8009c9a:	7821      	ldrb	r1, [r4, #0]
 8009c9c:	2203      	movs	r2, #3
 8009c9e:	4650      	mov	r0, sl
 8009ca0:	f7f6 fa96 	bl	80001d0 <memchr>
 8009ca4:	b138      	cbz	r0, 8009cb6 <_vfiprintf_r+0x176>
 8009ca6:	9b04      	ldr	r3, [sp, #16]
 8009ca8:	eba0 000a 	sub.w	r0, r0, sl
 8009cac:	2240      	movs	r2, #64	@ 0x40
 8009cae:	4082      	lsls	r2, r0
 8009cb0:	4313      	orrs	r3, r2
 8009cb2:	3401      	adds	r4, #1
 8009cb4:	9304      	str	r3, [sp, #16]
 8009cb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cba:	4829      	ldr	r0, [pc, #164]	@ (8009d60 <_vfiprintf_r+0x220>)
 8009cbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009cc0:	2206      	movs	r2, #6
 8009cc2:	f7f6 fa85 	bl	80001d0 <memchr>
 8009cc6:	2800      	cmp	r0, #0
 8009cc8:	d03f      	beq.n	8009d4a <_vfiprintf_r+0x20a>
 8009cca:	4b26      	ldr	r3, [pc, #152]	@ (8009d64 <_vfiprintf_r+0x224>)
 8009ccc:	bb1b      	cbnz	r3, 8009d16 <_vfiprintf_r+0x1d6>
 8009cce:	9b03      	ldr	r3, [sp, #12]
 8009cd0:	3307      	adds	r3, #7
 8009cd2:	f023 0307 	bic.w	r3, r3, #7
 8009cd6:	3308      	adds	r3, #8
 8009cd8:	9303      	str	r3, [sp, #12]
 8009cda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cdc:	443b      	add	r3, r7
 8009cde:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ce0:	e76a      	b.n	8009bb8 <_vfiprintf_r+0x78>
 8009ce2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ce6:	460c      	mov	r4, r1
 8009ce8:	2001      	movs	r0, #1
 8009cea:	e7a8      	b.n	8009c3e <_vfiprintf_r+0xfe>
 8009cec:	2300      	movs	r3, #0
 8009cee:	3401      	adds	r4, #1
 8009cf0:	9305      	str	r3, [sp, #20]
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	f04f 0c0a 	mov.w	ip, #10
 8009cf8:	4620      	mov	r0, r4
 8009cfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cfe:	3a30      	subs	r2, #48	@ 0x30
 8009d00:	2a09      	cmp	r2, #9
 8009d02:	d903      	bls.n	8009d0c <_vfiprintf_r+0x1cc>
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d0c6      	beq.n	8009c96 <_vfiprintf_r+0x156>
 8009d08:	9105      	str	r1, [sp, #20]
 8009d0a:	e7c4      	b.n	8009c96 <_vfiprintf_r+0x156>
 8009d0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d10:	4604      	mov	r4, r0
 8009d12:	2301      	movs	r3, #1
 8009d14:	e7f0      	b.n	8009cf8 <_vfiprintf_r+0x1b8>
 8009d16:	ab03      	add	r3, sp, #12
 8009d18:	9300      	str	r3, [sp, #0]
 8009d1a:	462a      	mov	r2, r5
 8009d1c:	4b12      	ldr	r3, [pc, #72]	@ (8009d68 <_vfiprintf_r+0x228>)
 8009d1e:	a904      	add	r1, sp, #16
 8009d20:	4630      	mov	r0, r6
 8009d22:	f3af 8000 	nop.w
 8009d26:	4607      	mov	r7, r0
 8009d28:	1c78      	adds	r0, r7, #1
 8009d2a:	d1d6      	bne.n	8009cda <_vfiprintf_r+0x19a>
 8009d2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d2e:	07d9      	lsls	r1, r3, #31
 8009d30:	d405      	bmi.n	8009d3e <_vfiprintf_r+0x1fe>
 8009d32:	89ab      	ldrh	r3, [r5, #12]
 8009d34:	059a      	lsls	r2, r3, #22
 8009d36:	d402      	bmi.n	8009d3e <_vfiprintf_r+0x1fe>
 8009d38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d3a:	f7ff fce3 	bl	8009704 <__retarget_lock_release_recursive>
 8009d3e:	89ab      	ldrh	r3, [r5, #12]
 8009d40:	065b      	lsls	r3, r3, #25
 8009d42:	f53f af1f 	bmi.w	8009b84 <_vfiprintf_r+0x44>
 8009d46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d48:	e71e      	b.n	8009b88 <_vfiprintf_r+0x48>
 8009d4a:	ab03      	add	r3, sp, #12
 8009d4c:	9300      	str	r3, [sp, #0]
 8009d4e:	462a      	mov	r2, r5
 8009d50:	4b05      	ldr	r3, [pc, #20]	@ (8009d68 <_vfiprintf_r+0x228>)
 8009d52:	a904      	add	r1, sp, #16
 8009d54:	4630      	mov	r0, r6
 8009d56:	f000 f879 	bl	8009e4c <_printf_i>
 8009d5a:	e7e4      	b.n	8009d26 <_vfiprintf_r+0x1e6>
 8009d5c:	0802891b 	.word	0x0802891b
 8009d60:	08028925 	.word	0x08028925
 8009d64:	00000000 	.word	0x00000000
 8009d68:	08009b1d 	.word	0x08009b1d
 8009d6c:	08028921 	.word	0x08028921

08009d70 <_printf_common>:
 8009d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d74:	4616      	mov	r6, r2
 8009d76:	4698      	mov	r8, r3
 8009d78:	688a      	ldr	r2, [r1, #8]
 8009d7a:	690b      	ldr	r3, [r1, #16]
 8009d7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d80:	4293      	cmp	r3, r2
 8009d82:	bfb8      	it	lt
 8009d84:	4613      	movlt	r3, r2
 8009d86:	6033      	str	r3, [r6, #0]
 8009d88:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d8c:	4607      	mov	r7, r0
 8009d8e:	460c      	mov	r4, r1
 8009d90:	b10a      	cbz	r2, 8009d96 <_printf_common+0x26>
 8009d92:	3301      	adds	r3, #1
 8009d94:	6033      	str	r3, [r6, #0]
 8009d96:	6823      	ldr	r3, [r4, #0]
 8009d98:	0699      	lsls	r1, r3, #26
 8009d9a:	bf42      	ittt	mi
 8009d9c:	6833      	ldrmi	r3, [r6, #0]
 8009d9e:	3302      	addmi	r3, #2
 8009da0:	6033      	strmi	r3, [r6, #0]
 8009da2:	6825      	ldr	r5, [r4, #0]
 8009da4:	f015 0506 	ands.w	r5, r5, #6
 8009da8:	d106      	bne.n	8009db8 <_printf_common+0x48>
 8009daa:	f104 0a19 	add.w	sl, r4, #25
 8009dae:	68e3      	ldr	r3, [r4, #12]
 8009db0:	6832      	ldr	r2, [r6, #0]
 8009db2:	1a9b      	subs	r3, r3, r2
 8009db4:	42ab      	cmp	r3, r5
 8009db6:	dc26      	bgt.n	8009e06 <_printf_common+0x96>
 8009db8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009dbc:	6822      	ldr	r2, [r4, #0]
 8009dbe:	3b00      	subs	r3, #0
 8009dc0:	bf18      	it	ne
 8009dc2:	2301      	movne	r3, #1
 8009dc4:	0692      	lsls	r2, r2, #26
 8009dc6:	d42b      	bmi.n	8009e20 <_printf_common+0xb0>
 8009dc8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009dcc:	4641      	mov	r1, r8
 8009dce:	4638      	mov	r0, r7
 8009dd0:	47c8      	blx	r9
 8009dd2:	3001      	adds	r0, #1
 8009dd4:	d01e      	beq.n	8009e14 <_printf_common+0xa4>
 8009dd6:	6823      	ldr	r3, [r4, #0]
 8009dd8:	6922      	ldr	r2, [r4, #16]
 8009dda:	f003 0306 	and.w	r3, r3, #6
 8009dde:	2b04      	cmp	r3, #4
 8009de0:	bf02      	ittt	eq
 8009de2:	68e5      	ldreq	r5, [r4, #12]
 8009de4:	6833      	ldreq	r3, [r6, #0]
 8009de6:	1aed      	subeq	r5, r5, r3
 8009de8:	68a3      	ldr	r3, [r4, #8]
 8009dea:	bf0c      	ite	eq
 8009dec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009df0:	2500      	movne	r5, #0
 8009df2:	4293      	cmp	r3, r2
 8009df4:	bfc4      	itt	gt
 8009df6:	1a9b      	subgt	r3, r3, r2
 8009df8:	18ed      	addgt	r5, r5, r3
 8009dfa:	2600      	movs	r6, #0
 8009dfc:	341a      	adds	r4, #26
 8009dfe:	42b5      	cmp	r5, r6
 8009e00:	d11a      	bne.n	8009e38 <_printf_common+0xc8>
 8009e02:	2000      	movs	r0, #0
 8009e04:	e008      	b.n	8009e18 <_printf_common+0xa8>
 8009e06:	2301      	movs	r3, #1
 8009e08:	4652      	mov	r2, sl
 8009e0a:	4641      	mov	r1, r8
 8009e0c:	4638      	mov	r0, r7
 8009e0e:	47c8      	blx	r9
 8009e10:	3001      	adds	r0, #1
 8009e12:	d103      	bne.n	8009e1c <_printf_common+0xac>
 8009e14:	f04f 30ff 	mov.w	r0, #4294967295
 8009e18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e1c:	3501      	adds	r5, #1
 8009e1e:	e7c6      	b.n	8009dae <_printf_common+0x3e>
 8009e20:	18e1      	adds	r1, r4, r3
 8009e22:	1c5a      	adds	r2, r3, #1
 8009e24:	2030      	movs	r0, #48	@ 0x30
 8009e26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009e2a:	4422      	add	r2, r4
 8009e2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009e30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009e34:	3302      	adds	r3, #2
 8009e36:	e7c7      	b.n	8009dc8 <_printf_common+0x58>
 8009e38:	2301      	movs	r3, #1
 8009e3a:	4622      	mov	r2, r4
 8009e3c:	4641      	mov	r1, r8
 8009e3e:	4638      	mov	r0, r7
 8009e40:	47c8      	blx	r9
 8009e42:	3001      	adds	r0, #1
 8009e44:	d0e6      	beq.n	8009e14 <_printf_common+0xa4>
 8009e46:	3601      	adds	r6, #1
 8009e48:	e7d9      	b.n	8009dfe <_printf_common+0x8e>
	...

08009e4c <_printf_i>:
 8009e4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e50:	7e0f      	ldrb	r7, [r1, #24]
 8009e52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e54:	2f78      	cmp	r7, #120	@ 0x78
 8009e56:	4691      	mov	r9, r2
 8009e58:	4680      	mov	r8, r0
 8009e5a:	460c      	mov	r4, r1
 8009e5c:	469a      	mov	sl, r3
 8009e5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e62:	d807      	bhi.n	8009e74 <_printf_i+0x28>
 8009e64:	2f62      	cmp	r7, #98	@ 0x62
 8009e66:	d80a      	bhi.n	8009e7e <_printf_i+0x32>
 8009e68:	2f00      	cmp	r7, #0
 8009e6a:	f000 80d1 	beq.w	800a010 <_printf_i+0x1c4>
 8009e6e:	2f58      	cmp	r7, #88	@ 0x58
 8009e70:	f000 80b8 	beq.w	8009fe4 <_printf_i+0x198>
 8009e74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e7c:	e03a      	b.n	8009ef4 <_printf_i+0xa8>
 8009e7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e82:	2b15      	cmp	r3, #21
 8009e84:	d8f6      	bhi.n	8009e74 <_printf_i+0x28>
 8009e86:	a101      	add	r1, pc, #4	@ (adr r1, 8009e8c <_printf_i+0x40>)
 8009e88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e8c:	08009ee5 	.word	0x08009ee5
 8009e90:	08009ef9 	.word	0x08009ef9
 8009e94:	08009e75 	.word	0x08009e75
 8009e98:	08009e75 	.word	0x08009e75
 8009e9c:	08009e75 	.word	0x08009e75
 8009ea0:	08009e75 	.word	0x08009e75
 8009ea4:	08009ef9 	.word	0x08009ef9
 8009ea8:	08009e75 	.word	0x08009e75
 8009eac:	08009e75 	.word	0x08009e75
 8009eb0:	08009e75 	.word	0x08009e75
 8009eb4:	08009e75 	.word	0x08009e75
 8009eb8:	08009ff7 	.word	0x08009ff7
 8009ebc:	08009f23 	.word	0x08009f23
 8009ec0:	08009fb1 	.word	0x08009fb1
 8009ec4:	08009e75 	.word	0x08009e75
 8009ec8:	08009e75 	.word	0x08009e75
 8009ecc:	0800a019 	.word	0x0800a019
 8009ed0:	08009e75 	.word	0x08009e75
 8009ed4:	08009f23 	.word	0x08009f23
 8009ed8:	08009e75 	.word	0x08009e75
 8009edc:	08009e75 	.word	0x08009e75
 8009ee0:	08009fb9 	.word	0x08009fb9
 8009ee4:	6833      	ldr	r3, [r6, #0]
 8009ee6:	1d1a      	adds	r2, r3, #4
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	6032      	str	r2, [r6, #0]
 8009eec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ef0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	e09c      	b.n	800a032 <_printf_i+0x1e6>
 8009ef8:	6833      	ldr	r3, [r6, #0]
 8009efa:	6820      	ldr	r0, [r4, #0]
 8009efc:	1d19      	adds	r1, r3, #4
 8009efe:	6031      	str	r1, [r6, #0]
 8009f00:	0606      	lsls	r6, r0, #24
 8009f02:	d501      	bpl.n	8009f08 <_printf_i+0xbc>
 8009f04:	681d      	ldr	r5, [r3, #0]
 8009f06:	e003      	b.n	8009f10 <_printf_i+0xc4>
 8009f08:	0645      	lsls	r5, r0, #25
 8009f0a:	d5fb      	bpl.n	8009f04 <_printf_i+0xb8>
 8009f0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009f10:	2d00      	cmp	r5, #0
 8009f12:	da03      	bge.n	8009f1c <_printf_i+0xd0>
 8009f14:	232d      	movs	r3, #45	@ 0x2d
 8009f16:	426d      	negs	r5, r5
 8009f18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f1c:	4858      	ldr	r0, [pc, #352]	@ (800a080 <_printf_i+0x234>)
 8009f1e:	230a      	movs	r3, #10
 8009f20:	e011      	b.n	8009f46 <_printf_i+0xfa>
 8009f22:	6821      	ldr	r1, [r4, #0]
 8009f24:	6833      	ldr	r3, [r6, #0]
 8009f26:	0608      	lsls	r0, r1, #24
 8009f28:	f853 5b04 	ldr.w	r5, [r3], #4
 8009f2c:	d402      	bmi.n	8009f34 <_printf_i+0xe8>
 8009f2e:	0649      	lsls	r1, r1, #25
 8009f30:	bf48      	it	mi
 8009f32:	b2ad      	uxthmi	r5, r5
 8009f34:	2f6f      	cmp	r7, #111	@ 0x6f
 8009f36:	4852      	ldr	r0, [pc, #328]	@ (800a080 <_printf_i+0x234>)
 8009f38:	6033      	str	r3, [r6, #0]
 8009f3a:	bf14      	ite	ne
 8009f3c:	230a      	movne	r3, #10
 8009f3e:	2308      	moveq	r3, #8
 8009f40:	2100      	movs	r1, #0
 8009f42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009f46:	6866      	ldr	r6, [r4, #4]
 8009f48:	60a6      	str	r6, [r4, #8]
 8009f4a:	2e00      	cmp	r6, #0
 8009f4c:	db05      	blt.n	8009f5a <_printf_i+0x10e>
 8009f4e:	6821      	ldr	r1, [r4, #0]
 8009f50:	432e      	orrs	r6, r5
 8009f52:	f021 0104 	bic.w	r1, r1, #4
 8009f56:	6021      	str	r1, [r4, #0]
 8009f58:	d04b      	beq.n	8009ff2 <_printf_i+0x1a6>
 8009f5a:	4616      	mov	r6, r2
 8009f5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f60:	fb03 5711 	mls	r7, r3, r1, r5
 8009f64:	5dc7      	ldrb	r7, [r0, r7]
 8009f66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f6a:	462f      	mov	r7, r5
 8009f6c:	42bb      	cmp	r3, r7
 8009f6e:	460d      	mov	r5, r1
 8009f70:	d9f4      	bls.n	8009f5c <_printf_i+0x110>
 8009f72:	2b08      	cmp	r3, #8
 8009f74:	d10b      	bne.n	8009f8e <_printf_i+0x142>
 8009f76:	6823      	ldr	r3, [r4, #0]
 8009f78:	07df      	lsls	r7, r3, #31
 8009f7a:	d508      	bpl.n	8009f8e <_printf_i+0x142>
 8009f7c:	6923      	ldr	r3, [r4, #16]
 8009f7e:	6861      	ldr	r1, [r4, #4]
 8009f80:	4299      	cmp	r1, r3
 8009f82:	bfde      	ittt	le
 8009f84:	2330      	movle	r3, #48	@ 0x30
 8009f86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f8a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009f8e:	1b92      	subs	r2, r2, r6
 8009f90:	6122      	str	r2, [r4, #16]
 8009f92:	f8cd a000 	str.w	sl, [sp]
 8009f96:	464b      	mov	r3, r9
 8009f98:	aa03      	add	r2, sp, #12
 8009f9a:	4621      	mov	r1, r4
 8009f9c:	4640      	mov	r0, r8
 8009f9e:	f7ff fee7 	bl	8009d70 <_printf_common>
 8009fa2:	3001      	adds	r0, #1
 8009fa4:	d14a      	bne.n	800a03c <_printf_i+0x1f0>
 8009fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8009faa:	b004      	add	sp, #16
 8009fac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fb0:	6823      	ldr	r3, [r4, #0]
 8009fb2:	f043 0320 	orr.w	r3, r3, #32
 8009fb6:	6023      	str	r3, [r4, #0]
 8009fb8:	4832      	ldr	r0, [pc, #200]	@ (800a084 <_printf_i+0x238>)
 8009fba:	2778      	movs	r7, #120	@ 0x78
 8009fbc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009fc0:	6823      	ldr	r3, [r4, #0]
 8009fc2:	6831      	ldr	r1, [r6, #0]
 8009fc4:	061f      	lsls	r7, r3, #24
 8009fc6:	f851 5b04 	ldr.w	r5, [r1], #4
 8009fca:	d402      	bmi.n	8009fd2 <_printf_i+0x186>
 8009fcc:	065f      	lsls	r7, r3, #25
 8009fce:	bf48      	it	mi
 8009fd0:	b2ad      	uxthmi	r5, r5
 8009fd2:	6031      	str	r1, [r6, #0]
 8009fd4:	07d9      	lsls	r1, r3, #31
 8009fd6:	bf44      	itt	mi
 8009fd8:	f043 0320 	orrmi.w	r3, r3, #32
 8009fdc:	6023      	strmi	r3, [r4, #0]
 8009fde:	b11d      	cbz	r5, 8009fe8 <_printf_i+0x19c>
 8009fe0:	2310      	movs	r3, #16
 8009fe2:	e7ad      	b.n	8009f40 <_printf_i+0xf4>
 8009fe4:	4826      	ldr	r0, [pc, #152]	@ (800a080 <_printf_i+0x234>)
 8009fe6:	e7e9      	b.n	8009fbc <_printf_i+0x170>
 8009fe8:	6823      	ldr	r3, [r4, #0]
 8009fea:	f023 0320 	bic.w	r3, r3, #32
 8009fee:	6023      	str	r3, [r4, #0]
 8009ff0:	e7f6      	b.n	8009fe0 <_printf_i+0x194>
 8009ff2:	4616      	mov	r6, r2
 8009ff4:	e7bd      	b.n	8009f72 <_printf_i+0x126>
 8009ff6:	6833      	ldr	r3, [r6, #0]
 8009ff8:	6825      	ldr	r5, [r4, #0]
 8009ffa:	6961      	ldr	r1, [r4, #20]
 8009ffc:	1d18      	adds	r0, r3, #4
 8009ffe:	6030      	str	r0, [r6, #0]
 800a000:	062e      	lsls	r6, r5, #24
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	d501      	bpl.n	800a00a <_printf_i+0x1be>
 800a006:	6019      	str	r1, [r3, #0]
 800a008:	e002      	b.n	800a010 <_printf_i+0x1c4>
 800a00a:	0668      	lsls	r0, r5, #25
 800a00c:	d5fb      	bpl.n	800a006 <_printf_i+0x1ba>
 800a00e:	8019      	strh	r1, [r3, #0]
 800a010:	2300      	movs	r3, #0
 800a012:	6123      	str	r3, [r4, #16]
 800a014:	4616      	mov	r6, r2
 800a016:	e7bc      	b.n	8009f92 <_printf_i+0x146>
 800a018:	6833      	ldr	r3, [r6, #0]
 800a01a:	1d1a      	adds	r2, r3, #4
 800a01c:	6032      	str	r2, [r6, #0]
 800a01e:	681e      	ldr	r6, [r3, #0]
 800a020:	6862      	ldr	r2, [r4, #4]
 800a022:	2100      	movs	r1, #0
 800a024:	4630      	mov	r0, r6
 800a026:	f7f6 f8d3 	bl	80001d0 <memchr>
 800a02a:	b108      	cbz	r0, 800a030 <_printf_i+0x1e4>
 800a02c:	1b80      	subs	r0, r0, r6
 800a02e:	6060      	str	r0, [r4, #4]
 800a030:	6863      	ldr	r3, [r4, #4]
 800a032:	6123      	str	r3, [r4, #16]
 800a034:	2300      	movs	r3, #0
 800a036:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a03a:	e7aa      	b.n	8009f92 <_printf_i+0x146>
 800a03c:	6923      	ldr	r3, [r4, #16]
 800a03e:	4632      	mov	r2, r6
 800a040:	4649      	mov	r1, r9
 800a042:	4640      	mov	r0, r8
 800a044:	47d0      	blx	sl
 800a046:	3001      	adds	r0, #1
 800a048:	d0ad      	beq.n	8009fa6 <_printf_i+0x15a>
 800a04a:	6823      	ldr	r3, [r4, #0]
 800a04c:	079b      	lsls	r3, r3, #30
 800a04e:	d413      	bmi.n	800a078 <_printf_i+0x22c>
 800a050:	68e0      	ldr	r0, [r4, #12]
 800a052:	9b03      	ldr	r3, [sp, #12]
 800a054:	4298      	cmp	r0, r3
 800a056:	bfb8      	it	lt
 800a058:	4618      	movlt	r0, r3
 800a05a:	e7a6      	b.n	8009faa <_printf_i+0x15e>
 800a05c:	2301      	movs	r3, #1
 800a05e:	4632      	mov	r2, r6
 800a060:	4649      	mov	r1, r9
 800a062:	4640      	mov	r0, r8
 800a064:	47d0      	blx	sl
 800a066:	3001      	adds	r0, #1
 800a068:	d09d      	beq.n	8009fa6 <_printf_i+0x15a>
 800a06a:	3501      	adds	r5, #1
 800a06c:	68e3      	ldr	r3, [r4, #12]
 800a06e:	9903      	ldr	r1, [sp, #12]
 800a070:	1a5b      	subs	r3, r3, r1
 800a072:	42ab      	cmp	r3, r5
 800a074:	dcf2      	bgt.n	800a05c <_printf_i+0x210>
 800a076:	e7eb      	b.n	800a050 <_printf_i+0x204>
 800a078:	2500      	movs	r5, #0
 800a07a:	f104 0619 	add.w	r6, r4, #25
 800a07e:	e7f5      	b.n	800a06c <_printf_i+0x220>
 800a080:	0802892c 	.word	0x0802892c
 800a084:	0802893d 	.word	0x0802893d

0800a088 <__swbuf_r>:
 800a088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a08a:	460e      	mov	r6, r1
 800a08c:	4614      	mov	r4, r2
 800a08e:	4605      	mov	r5, r0
 800a090:	b118      	cbz	r0, 800a09a <__swbuf_r+0x12>
 800a092:	6a03      	ldr	r3, [r0, #32]
 800a094:	b90b      	cbnz	r3, 800a09a <__swbuf_r+0x12>
 800a096:	f7ff fa41 	bl	800951c <__sinit>
 800a09a:	69a3      	ldr	r3, [r4, #24]
 800a09c:	60a3      	str	r3, [r4, #8]
 800a09e:	89a3      	ldrh	r3, [r4, #12]
 800a0a0:	071a      	lsls	r2, r3, #28
 800a0a2:	d501      	bpl.n	800a0a8 <__swbuf_r+0x20>
 800a0a4:	6923      	ldr	r3, [r4, #16]
 800a0a6:	b943      	cbnz	r3, 800a0ba <__swbuf_r+0x32>
 800a0a8:	4621      	mov	r1, r4
 800a0aa:	4628      	mov	r0, r5
 800a0ac:	f000 f82a 	bl	800a104 <__swsetup_r>
 800a0b0:	b118      	cbz	r0, 800a0ba <__swbuf_r+0x32>
 800a0b2:	f04f 37ff 	mov.w	r7, #4294967295
 800a0b6:	4638      	mov	r0, r7
 800a0b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0ba:	6823      	ldr	r3, [r4, #0]
 800a0bc:	6922      	ldr	r2, [r4, #16]
 800a0be:	1a98      	subs	r0, r3, r2
 800a0c0:	6963      	ldr	r3, [r4, #20]
 800a0c2:	b2f6      	uxtb	r6, r6
 800a0c4:	4283      	cmp	r3, r0
 800a0c6:	4637      	mov	r7, r6
 800a0c8:	dc05      	bgt.n	800a0d6 <__swbuf_r+0x4e>
 800a0ca:	4621      	mov	r1, r4
 800a0cc:	4628      	mov	r0, r5
 800a0ce:	f7ff fcbd 	bl	8009a4c <_fflush_r>
 800a0d2:	2800      	cmp	r0, #0
 800a0d4:	d1ed      	bne.n	800a0b2 <__swbuf_r+0x2a>
 800a0d6:	68a3      	ldr	r3, [r4, #8]
 800a0d8:	3b01      	subs	r3, #1
 800a0da:	60a3      	str	r3, [r4, #8]
 800a0dc:	6823      	ldr	r3, [r4, #0]
 800a0de:	1c5a      	adds	r2, r3, #1
 800a0e0:	6022      	str	r2, [r4, #0]
 800a0e2:	701e      	strb	r6, [r3, #0]
 800a0e4:	6962      	ldr	r2, [r4, #20]
 800a0e6:	1c43      	adds	r3, r0, #1
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d004      	beq.n	800a0f6 <__swbuf_r+0x6e>
 800a0ec:	89a3      	ldrh	r3, [r4, #12]
 800a0ee:	07db      	lsls	r3, r3, #31
 800a0f0:	d5e1      	bpl.n	800a0b6 <__swbuf_r+0x2e>
 800a0f2:	2e0a      	cmp	r6, #10
 800a0f4:	d1df      	bne.n	800a0b6 <__swbuf_r+0x2e>
 800a0f6:	4621      	mov	r1, r4
 800a0f8:	4628      	mov	r0, r5
 800a0fa:	f7ff fca7 	bl	8009a4c <_fflush_r>
 800a0fe:	2800      	cmp	r0, #0
 800a100:	d0d9      	beq.n	800a0b6 <__swbuf_r+0x2e>
 800a102:	e7d6      	b.n	800a0b2 <__swbuf_r+0x2a>

0800a104 <__swsetup_r>:
 800a104:	b538      	push	{r3, r4, r5, lr}
 800a106:	4b29      	ldr	r3, [pc, #164]	@ (800a1ac <__swsetup_r+0xa8>)
 800a108:	4605      	mov	r5, r0
 800a10a:	6818      	ldr	r0, [r3, #0]
 800a10c:	460c      	mov	r4, r1
 800a10e:	b118      	cbz	r0, 800a118 <__swsetup_r+0x14>
 800a110:	6a03      	ldr	r3, [r0, #32]
 800a112:	b90b      	cbnz	r3, 800a118 <__swsetup_r+0x14>
 800a114:	f7ff fa02 	bl	800951c <__sinit>
 800a118:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a11c:	0719      	lsls	r1, r3, #28
 800a11e:	d422      	bmi.n	800a166 <__swsetup_r+0x62>
 800a120:	06da      	lsls	r2, r3, #27
 800a122:	d407      	bmi.n	800a134 <__swsetup_r+0x30>
 800a124:	2209      	movs	r2, #9
 800a126:	602a      	str	r2, [r5, #0]
 800a128:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a12c:	81a3      	strh	r3, [r4, #12]
 800a12e:	f04f 30ff 	mov.w	r0, #4294967295
 800a132:	e033      	b.n	800a19c <__swsetup_r+0x98>
 800a134:	0758      	lsls	r0, r3, #29
 800a136:	d512      	bpl.n	800a15e <__swsetup_r+0x5a>
 800a138:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a13a:	b141      	cbz	r1, 800a14e <__swsetup_r+0x4a>
 800a13c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a140:	4299      	cmp	r1, r3
 800a142:	d002      	beq.n	800a14a <__swsetup_r+0x46>
 800a144:	4628      	mov	r0, r5
 800a146:	f7ff fafd 	bl	8009744 <_free_r>
 800a14a:	2300      	movs	r3, #0
 800a14c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a14e:	89a3      	ldrh	r3, [r4, #12]
 800a150:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a154:	81a3      	strh	r3, [r4, #12]
 800a156:	2300      	movs	r3, #0
 800a158:	6063      	str	r3, [r4, #4]
 800a15a:	6923      	ldr	r3, [r4, #16]
 800a15c:	6023      	str	r3, [r4, #0]
 800a15e:	89a3      	ldrh	r3, [r4, #12]
 800a160:	f043 0308 	orr.w	r3, r3, #8
 800a164:	81a3      	strh	r3, [r4, #12]
 800a166:	6923      	ldr	r3, [r4, #16]
 800a168:	b94b      	cbnz	r3, 800a17e <__swsetup_r+0x7a>
 800a16a:	89a3      	ldrh	r3, [r4, #12]
 800a16c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a170:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a174:	d003      	beq.n	800a17e <__swsetup_r+0x7a>
 800a176:	4621      	mov	r1, r4
 800a178:	4628      	mov	r0, r5
 800a17a:	f000 f883 	bl	800a284 <__smakebuf_r>
 800a17e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a182:	f013 0201 	ands.w	r2, r3, #1
 800a186:	d00a      	beq.n	800a19e <__swsetup_r+0x9a>
 800a188:	2200      	movs	r2, #0
 800a18a:	60a2      	str	r2, [r4, #8]
 800a18c:	6962      	ldr	r2, [r4, #20]
 800a18e:	4252      	negs	r2, r2
 800a190:	61a2      	str	r2, [r4, #24]
 800a192:	6922      	ldr	r2, [r4, #16]
 800a194:	b942      	cbnz	r2, 800a1a8 <__swsetup_r+0xa4>
 800a196:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a19a:	d1c5      	bne.n	800a128 <__swsetup_r+0x24>
 800a19c:	bd38      	pop	{r3, r4, r5, pc}
 800a19e:	0799      	lsls	r1, r3, #30
 800a1a0:	bf58      	it	pl
 800a1a2:	6962      	ldrpl	r2, [r4, #20]
 800a1a4:	60a2      	str	r2, [r4, #8]
 800a1a6:	e7f4      	b.n	800a192 <__swsetup_r+0x8e>
 800a1a8:	2000      	movs	r0, #0
 800a1aa:	e7f7      	b.n	800a19c <__swsetup_r+0x98>
 800a1ac:	20000038 	.word	0x20000038

0800a1b0 <_raise_r>:
 800a1b0:	291f      	cmp	r1, #31
 800a1b2:	b538      	push	{r3, r4, r5, lr}
 800a1b4:	4605      	mov	r5, r0
 800a1b6:	460c      	mov	r4, r1
 800a1b8:	d904      	bls.n	800a1c4 <_raise_r+0x14>
 800a1ba:	2316      	movs	r3, #22
 800a1bc:	6003      	str	r3, [r0, #0]
 800a1be:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c2:	bd38      	pop	{r3, r4, r5, pc}
 800a1c4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a1c6:	b112      	cbz	r2, 800a1ce <_raise_r+0x1e>
 800a1c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a1cc:	b94b      	cbnz	r3, 800a1e2 <_raise_r+0x32>
 800a1ce:	4628      	mov	r0, r5
 800a1d0:	f000 f830 	bl	800a234 <_getpid_r>
 800a1d4:	4622      	mov	r2, r4
 800a1d6:	4601      	mov	r1, r0
 800a1d8:	4628      	mov	r0, r5
 800a1da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1de:	f000 b817 	b.w	800a210 <_kill_r>
 800a1e2:	2b01      	cmp	r3, #1
 800a1e4:	d00a      	beq.n	800a1fc <_raise_r+0x4c>
 800a1e6:	1c59      	adds	r1, r3, #1
 800a1e8:	d103      	bne.n	800a1f2 <_raise_r+0x42>
 800a1ea:	2316      	movs	r3, #22
 800a1ec:	6003      	str	r3, [r0, #0]
 800a1ee:	2001      	movs	r0, #1
 800a1f0:	e7e7      	b.n	800a1c2 <_raise_r+0x12>
 800a1f2:	2100      	movs	r1, #0
 800a1f4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a1f8:	4620      	mov	r0, r4
 800a1fa:	4798      	blx	r3
 800a1fc:	2000      	movs	r0, #0
 800a1fe:	e7e0      	b.n	800a1c2 <_raise_r+0x12>

0800a200 <raise>:
 800a200:	4b02      	ldr	r3, [pc, #8]	@ (800a20c <raise+0xc>)
 800a202:	4601      	mov	r1, r0
 800a204:	6818      	ldr	r0, [r3, #0]
 800a206:	f7ff bfd3 	b.w	800a1b0 <_raise_r>
 800a20a:	bf00      	nop
 800a20c:	20000038 	.word	0x20000038

0800a210 <_kill_r>:
 800a210:	b538      	push	{r3, r4, r5, lr}
 800a212:	4d07      	ldr	r5, [pc, #28]	@ (800a230 <_kill_r+0x20>)
 800a214:	2300      	movs	r3, #0
 800a216:	4604      	mov	r4, r0
 800a218:	4608      	mov	r0, r1
 800a21a:	4611      	mov	r1, r2
 800a21c:	602b      	str	r3, [r5, #0]
 800a21e:	f7f8 ff25 	bl	800306c <_kill>
 800a222:	1c43      	adds	r3, r0, #1
 800a224:	d102      	bne.n	800a22c <_kill_r+0x1c>
 800a226:	682b      	ldr	r3, [r5, #0]
 800a228:	b103      	cbz	r3, 800a22c <_kill_r+0x1c>
 800a22a:	6023      	str	r3, [r4, #0]
 800a22c:	bd38      	pop	{r3, r4, r5, pc}
 800a22e:	bf00      	nop
 800a230:	20001f28 	.word	0x20001f28

0800a234 <_getpid_r>:
 800a234:	f7f8 bf12 	b.w	800305c <_getpid>

0800a238 <__swhatbuf_r>:
 800a238:	b570      	push	{r4, r5, r6, lr}
 800a23a:	460c      	mov	r4, r1
 800a23c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a240:	2900      	cmp	r1, #0
 800a242:	b096      	sub	sp, #88	@ 0x58
 800a244:	4615      	mov	r5, r2
 800a246:	461e      	mov	r6, r3
 800a248:	da0d      	bge.n	800a266 <__swhatbuf_r+0x2e>
 800a24a:	89a3      	ldrh	r3, [r4, #12]
 800a24c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a250:	f04f 0100 	mov.w	r1, #0
 800a254:	bf14      	ite	ne
 800a256:	2340      	movne	r3, #64	@ 0x40
 800a258:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a25c:	2000      	movs	r0, #0
 800a25e:	6031      	str	r1, [r6, #0]
 800a260:	602b      	str	r3, [r5, #0]
 800a262:	b016      	add	sp, #88	@ 0x58
 800a264:	bd70      	pop	{r4, r5, r6, pc}
 800a266:	466a      	mov	r2, sp
 800a268:	f000 f848 	bl	800a2fc <_fstat_r>
 800a26c:	2800      	cmp	r0, #0
 800a26e:	dbec      	blt.n	800a24a <__swhatbuf_r+0x12>
 800a270:	9901      	ldr	r1, [sp, #4]
 800a272:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a276:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a27a:	4259      	negs	r1, r3
 800a27c:	4159      	adcs	r1, r3
 800a27e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a282:	e7eb      	b.n	800a25c <__swhatbuf_r+0x24>

0800a284 <__smakebuf_r>:
 800a284:	898b      	ldrh	r3, [r1, #12]
 800a286:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a288:	079d      	lsls	r5, r3, #30
 800a28a:	4606      	mov	r6, r0
 800a28c:	460c      	mov	r4, r1
 800a28e:	d507      	bpl.n	800a2a0 <__smakebuf_r+0x1c>
 800a290:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a294:	6023      	str	r3, [r4, #0]
 800a296:	6123      	str	r3, [r4, #16]
 800a298:	2301      	movs	r3, #1
 800a29a:	6163      	str	r3, [r4, #20]
 800a29c:	b003      	add	sp, #12
 800a29e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2a0:	ab01      	add	r3, sp, #4
 800a2a2:	466a      	mov	r2, sp
 800a2a4:	f7ff ffc8 	bl	800a238 <__swhatbuf_r>
 800a2a8:	9f00      	ldr	r7, [sp, #0]
 800a2aa:	4605      	mov	r5, r0
 800a2ac:	4639      	mov	r1, r7
 800a2ae:	4630      	mov	r0, r6
 800a2b0:	f7ff fabc 	bl	800982c <_malloc_r>
 800a2b4:	b948      	cbnz	r0, 800a2ca <__smakebuf_r+0x46>
 800a2b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2ba:	059a      	lsls	r2, r3, #22
 800a2bc:	d4ee      	bmi.n	800a29c <__smakebuf_r+0x18>
 800a2be:	f023 0303 	bic.w	r3, r3, #3
 800a2c2:	f043 0302 	orr.w	r3, r3, #2
 800a2c6:	81a3      	strh	r3, [r4, #12]
 800a2c8:	e7e2      	b.n	800a290 <__smakebuf_r+0xc>
 800a2ca:	89a3      	ldrh	r3, [r4, #12]
 800a2cc:	6020      	str	r0, [r4, #0]
 800a2ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2d2:	81a3      	strh	r3, [r4, #12]
 800a2d4:	9b01      	ldr	r3, [sp, #4]
 800a2d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a2da:	b15b      	cbz	r3, 800a2f4 <__smakebuf_r+0x70>
 800a2dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2e0:	4630      	mov	r0, r6
 800a2e2:	f000 f81d 	bl	800a320 <_isatty_r>
 800a2e6:	b128      	cbz	r0, 800a2f4 <__smakebuf_r+0x70>
 800a2e8:	89a3      	ldrh	r3, [r4, #12]
 800a2ea:	f023 0303 	bic.w	r3, r3, #3
 800a2ee:	f043 0301 	orr.w	r3, r3, #1
 800a2f2:	81a3      	strh	r3, [r4, #12]
 800a2f4:	89a3      	ldrh	r3, [r4, #12]
 800a2f6:	431d      	orrs	r5, r3
 800a2f8:	81a5      	strh	r5, [r4, #12]
 800a2fa:	e7cf      	b.n	800a29c <__smakebuf_r+0x18>

0800a2fc <_fstat_r>:
 800a2fc:	b538      	push	{r3, r4, r5, lr}
 800a2fe:	4d07      	ldr	r5, [pc, #28]	@ (800a31c <_fstat_r+0x20>)
 800a300:	2300      	movs	r3, #0
 800a302:	4604      	mov	r4, r0
 800a304:	4608      	mov	r0, r1
 800a306:	4611      	mov	r1, r2
 800a308:	602b      	str	r3, [r5, #0]
 800a30a:	f7f8 ff0f 	bl	800312c <_fstat>
 800a30e:	1c43      	adds	r3, r0, #1
 800a310:	d102      	bne.n	800a318 <_fstat_r+0x1c>
 800a312:	682b      	ldr	r3, [r5, #0]
 800a314:	b103      	cbz	r3, 800a318 <_fstat_r+0x1c>
 800a316:	6023      	str	r3, [r4, #0]
 800a318:	bd38      	pop	{r3, r4, r5, pc}
 800a31a:	bf00      	nop
 800a31c:	20001f28 	.word	0x20001f28

0800a320 <_isatty_r>:
 800a320:	b538      	push	{r3, r4, r5, lr}
 800a322:	4d06      	ldr	r5, [pc, #24]	@ (800a33c <_isatty_r+0x1c>)
 800a324:	2300      	movs	r3, #0
 800a326:	4604      	mov	r4, r0
 800a328:	4608      	mov	r0, r1
 800a32a:	602b      	str	r3, [r5, #0]
 800a32c:	f7f8 ff0e 	bl	800314c <_isatty>
 800a330:	1c43      	adds	r3, r0, #1
 800a332:	d102      	bne.n	800a33a <_isatty_r+0x1a>
 800a334:	682b      	ldr	r3, [r5, #0]
 800a336:	b103      	cbz	r3, 800a33a <_isatty_r+0x1a>
 800a338:	6023      	str	r3, [r4, #0]
 800a33a:	bd38      	pop	{r3, r4, r5, pc}
 800a33c:	20001f28 	.word	0x20001f28

0800a340 <sin>:
 800a340:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a342:	ec53 2b10 	vmov	r2, r3, d0
 800a346:	4826      	ldr	r0, [pc, #152]	@ (800a3e0 <sin+0xa0>)
 800a348:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a34c:	4281      	cmp	r1, r0
 800a34e:	d807      	bhi.n	800a360 <sin+0x20>
 800a350:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800a3d8 <sin+0x98>
 800a354:	2000      	movs	r0, #0
 800a356:	b005      	add	sp, #20
 800a358:	f85d eb04 	ldr.w	lr, [sp], #4
 800a35c:	f000 b930 	b.w	800a5c0 <__kernel_sin>
 800a360:	4820      	ldr	r0, [pc, #128]	@ (800a3e4 <sin+0xa4>)
 800a362:	4281      	cmp	r1, r0
 800a364:	d908      	bls.n	800a378 <sin+0x38>
 800a366:	4610      	mov	r0, r2
 800a368:	4619      	mov	r1, r3
 800a36a:	f7f5 ff85 	bl	8000278 <__aeabi_dsub>
 800a36e:	ec41 0b10 	vmov	d0, r0, r1
 800a372:	b005      	add	sp, #20
 800a374:	f85d fb04 	ldr.w	pc, [sp], #4
 800a378:	4668      	mov	r0, sp
 800a37a:	f000 f9dd 	bl	800a738 <__ieee754_rem_pio2>
 800a37e:	f000 0003 	and.w	r0, r0, #3
 800a382:	2801      	cmp	r0, #1
 800a384:	d00c      	beq.n	800a3a0 <sin+0x60>
 800a386:	2802      	cmp	r0, #2
 800a388:	d011      	beq.n	800a3ae <sin+0x6e>
 800a38a:	b9e8      	cbnz	r0, 800a3c8 <sin+0x88>
 800a38c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a390:	ed9d 0b00 	vldr	d0, [sp]
 800a394:	2001      	movs	r0, #1
 800a396:	f000 f913 	bl	800a5c0 <__kernel_sin>
 800a39a:	ec51 0b10 	vmov	r0, r1, d0
 800a39e:	e7e6      	b.n	800a36e <sin+0x2e>
 800a3a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a3a4:	ed9d 0b00 	vldr	d0, [sp]
 800a3a8:	f000 f842 	bl	800a430 <__kernel_cos>
 800a3ac:	e7f5      	b.n	800a39a <sin+0x5a>
 800a3ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a3b2:	ed9d 0b00 	vldr	d0, [sp]
 800a3b6:	2001      	movs	r0, #1
 800a3b8:	f000 f902 	bl	800a5c0 <__kernel_sin>
 800a3bc:	ec53 2b10 	vmov	r2, r3, d0
 800a3c0:	4610      	mov	r0, r2
 800a3c2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800a3c6:	e7d2      	b.n	800a36e <sin+0x2e>
 800a3c8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a3cc:	ed9d 0b00 	vldr	d0, [sp]
 800a3d0:	f000 f82e 	bl	800a430 <__kernel_cos>
 800a3d4:	e7f2      	b.n	800a3bc <sin+0x7c>
 800a3d6:	bf00      	nop
	...
 800a3e0:	3fe921fb 	.word	0x3fe921fb
 800a3e4:	7fefffff 	.word	0x7fefffff

0800a3e8 <sqrtf>:
 800a3e8:	b508      	push	{r3, lr}
 800a3ea:	ed2d 8b02 	vpush	{d8}
 800a3ee:	eeb0 8a40 	vmov.f32	s16, s0
 800a3f2:	f000 f817 	bl	800a424 <__ieee754_sqrtf>
 800a3f6:	eeb4 8a48 	vcmp.f32	s16, s16
 800a3fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3fe:	d60c      	bvs.n	800a41a <sqrtf+0x32>
 800a400:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a420 <sqrtf+0x38>
 800a404:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a40c:	d505      	bpl.n	800a41a <sqrtf+0x32>
 800a40e:	f7ff f94d 	bl	80096ac <__errno>
 800a412:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a416:	2321      	movs	r3, #33	@ 0x21
 800a418:	6003      	str	r3, [r0, #0]
 800a41a:	ecbd 8b02 	vpop	{d8}
 800a41e:	bd08      	pop	{r3, pc}
 800a420:	00000000 	.word	0x00000000

0800a424 <__ieee754_sqrtf>:
 800a424:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a428:	4770      	bx	lr
 800a42a:	0000      	movs	r0, r0
 800a42c:	0000      	movs	r0, r0
	...

0800a430 <__kernel_cos>:
 800a430:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a434:	ec57 6b10 	vmov	r6, r7, d0
 800a438:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800a43c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800a440:	ed8d 1b00 	vstr	d1, [sp]
 800a444:	d206      	bcs.n	800a454 <__kernel_cos+0x24>
 800a446:	4630      	mov	r0, r6
 800a448:	4639      	mov	r1, r7
 800a44a:	f7f6 fb67 	bl	8000b1c <__aeabi_d2iz>
 800a44e:	2800      	cmp	r0, #0
 800a450:	f000 8088 	beq.w	800a564 <__kernel_cos+0x134>
 800a454:	4632      	mov	r2, r6
 800a456:	463b      	mov	r3, r7
 800a458:	4630      	mov	r0, r6
 800a45a:	4639      	mov	r1, r7
 800a45c:	f7f6 f8c4 	bl	80005e8 <__aeabi_dmul>
 800a460:	4b51      	ldr	r3, [pc, #324]	@ (800a5a8 <__kernel_cos+0x178>)
 800a462:	2200      	movs	r2, #0
 800a464:	4604      	mov	r4, r0
 800a466:	460d      	mov	r5, r1
 800a468:	f7f6 f8be 	bl	80005e8 <__aeabi_dmul>
 800a46c:	a340      	add	r3, pc, #256	@ (adr r3, 800a570 <__kernel_cos+0x140>)
 800a46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a472:	4682      	mov	sl, r0
 800a474:	468b      	mov	fp, r1
 800a476:	4620      	mov	r0, r4
 800a478:	4629      	mov	r1, r5
 800a47a:	f7f6 f8b5 	bl	80005e8 <__aeabi_dmul>
 800a47e:	a33e      	add	r3, pc, #248	@ (adr r3, 800a578 <__kernel_cos+0x148>)
 800a480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a484:	f7f5 fefa 	bl	800027c <__adddf3>
 800a488:	4622      	mov	r2, r4
 800a48a:	462b      	mov	r3, r5
 800a48c:	f7f6 f8ac 	bl	80005e8 <__aeabi_dmul>
 800a490:	a33b      	add	r3, pc, #236	@ (adr r3, 800a580 <__kernel_cos+0x150>)
 800a492:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a496:	f7f5 feef 	bl	8000278 <__aeabi_dsub>
 800a49a:	4622      	mov	r2, r4
 800a49c:	462b      	mov	r3, r5
 800a49e:	f7f6 f8a3 	bl	80005e8 <__aeabi_dmul>
 800a4a2:	a339      	add	r3, pc, #228	@ (adr r3, 800a588 <__kernel_cos+0x158>)
 800a4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4a8:	f7f5 fee8 	bl	800027c <__adddf3>
 800a4ac:	4622      	mov	r2, r4
 800a4ae:	462b      	mov	r3, r5
 800a4b0:	f7f6 f89a 	bl	80005e8 <__aeabi_dmul>
 800a4b4:	a336      	add	r3, pc, #216	@ (adr r3, 800a590 <__kernel_cos+0x160>)
 800a4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ba:	f7f5 fedd 	bl	8000278 <__aeabi_dsub>
 800a4be:	4622      	mov	r2, r4
 800a4c0:	462b      	mov	r3, r5
 800a4c2:	f7f6 f891 	bl	80005e8 <__aeabi_dmul>
 800a4c6:	a334      	add	r3, pc, #208	@ (adr r3, 800a598 <__kernel_cos+0x168>)
 800a4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4cc:	f7f5 fed6 	bl	800027c <__adddf3>
 800a4d0:	4622      	mov	r2, r4
 800a4d2:	462b      	mov	r3, r5
 800a4d4:	f7f6 f888 	bl	80005e8 <__aeabi_dmul>
 800a4d8:	4622      	mov	r2, r4
 800a4da:	462b      	mov	r3, r5
 800a4dc:	f7f6 f884 	bl	80005e8 <__aeabi_dmul>
 800a4e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4e4:	4604      	mov	r4, r0
 800a4e6:	460d      	mov	r5, r1
 800a4e8:	4630      	mov	r0, r6
 800a4ea:	4639      	mov	r1, r7
 800a4ec:	f7f6 f87c 	bl	80005e8 <__aeabi_dmul>
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	4629      	mov	r1, r5
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	f7f5 febe 	bl	8000278 <__aeabi_dsub>
 800a4fc:	4b2b      	ldr	r3, [pc, #172]	@ (800a5ac <__kernel_cos+0x17c>)
 800a4fe:	4598      	cmp	r8, r3
 800a500:	4606      	mov	r6, r0
 800a502:	460f      	mov	r7, r1
 800a504:	d810      	bhi.n	800a528 <__kernel_cos+0xf8>
 800a506:	4602      	mov	r2, r0
 800a508:	460b      	mov	r3, r1
 800a50a:	4650      	mov	r0, sl
 800a50c:	4659      	mov	r1, fp
 800a50e:	f7f5 feb3 	bl	8000278 <__aeabi_dsub>
 800a512:	460b      	mov	r3, r1
 800a514:	4926      	ldr	r1, [pc, #152]	@ (800a5b0 <__kernel_cos+0x180>)
 800a516:	4602      	mov	r2, r0
 800a518:	2000      	movs	r0, #0
 800a51a:	f7f5 fead 	bl	8000278 <__aeabi_dsub>
 800a51e:	ec41 0b10 	vmov	d0, r0, r1
 800a522:	b003      	add	sp, #12
 800a524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a528:	4b22      	ldr	r3, [pc, #136]	@ (800a5b4 <__kernel_cos+0x184>)
 800a52a:	4921      	ldr	r1, [pc, #132]	@ (800a5b0 <__kernel_cos+0x180>)
 800a52c:	4598      	cmp	r8, r3
 800a52e:	bf8c      	ite	hi
 800a530:	4d21      	ldrhi	r5, [pc, #132]	@ (800a5b8 <__kernel_cos+0x188>)
 800a532:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800a536:	2400      	movs	r4, #0
 800a538:	4622      	mov	r2, r4
 800a53a:	462b      	mov	r3, r5
 800a53c:	2000      	movs	r0, #0
 800a53e:	f7f5 fe9b 	bl	8000278 <__aeabi_dsub>
 800a542:	4622      	mov	r2, r4
 800a544:	4680      	mov	r8, r0
 800a546:	4689      	mov	r9, r1
 800a548:	462b      	mov	r3, r5
 800a54a:	4650      	mov	r0, sl
 800a54c:	4659      	mov	r1, fp
 800a54e:	f7f5 fe93 	bl	8000278 <__aeabi_dsub>
 800a552:	4632      	mov	r2, r6
 800a554:	463b      	mov	r3, r7
 800a556:	f7f5 fe8f 	bl	8000278 <__aeabi_dsub>
 800a55a:	4602      	mov	r2, r0
 800a55c:	460b      	mov	r3, r1
 800a55e:	4640      	mov	r0, r8
 800a560:	4649      	mov	r1, r9
 800a562:	e7da      	b.n	800a51a <__kernel_cos+0xea>
 800a564:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800a5a0 <__kernel_cos+0x170>
 800a568:	e7db      	b.n	800a522 <__kernel_cos+0xf2>
 800a56a:	bf00      	nop
 800a56c:	f3af 8000 	nop.w
 800a570:	be8838d4 	.word	0xbe8838d4
 800a574:	bda8fae9 	.word	0xbda8fae9
 800a578:	bdb4b1c4 	.word	0xbdb4b1c4
 800a57c:	3e21ee9e 	.word	0x3e21ee9e
 800a580:	809c52ad 	.word	0x809c52ad
 800a584:	3e927e4f 	.word	0x3e927e4f
 800a588:	19cb1590 	.word	0x19cb1590
 800a58c:	3efa01a0 	.word	0x3efa01a0
 800a590:	16c15177 	.word	0x16c15177
 800a594:	3f56c16c 	.word	0x3f56c16c
 800a598:	5555554c 	.word	0x5555554c
 800a59c:	3fa55555 	.word	0x3fa55555
 800a5a0:	00000000 	.word	0x00000000
 800a5a4:	3ff00000 	.word	0x3ff00000
 800a5a8:	3fe00000 	.word	0x3fe00000
 800a5ac:	3fd33332 	.word	0x3fd33332
 800a5b0:	3ff00000 	.word	0x3ff00000
 800a5b4:	3fe90000 	.word	0x3fe90000
 800a5b8:	3fd20000 	.word	0x3fd20000
 800a5bc:	00000000 	.word	0x00000000

0800a5c0 <__kernel_sin>:
 800a5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c4:	ec55 4b10 	vmov	r4, r5, d0
 800a5c8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800a5cc:	b085      	sub	sp, #20
 800a5ce:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800a5d2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800a5d6:	4680      	mov	r8, r0
 800a5d8:	d205      	bcs.n	800a5e6 <__kernel_sin+0x26>
 800a5da:	4620      	mov	r0, r4
 800a5dc:	4629      	mov	r1, r5
 800a5de:	f7f6 fa9d 	bl	8000b1c <__aeabi_d2iz>
 800a5e2:	2800      	cmp	r0, #0
 800a5e4:	d052      	beq.n	800a68c <__kernel_sin+0xcc>
 800a5e6:	4622      	mov	r2, r4
 800a5e8:	462b      	mov	r3, r5
 800a5ea:	4620      	mov	r0, r4
 800a5ec:	4629      	mov	r1, r5
 800a5ee:	f7f5 fffb 	bl	80005e8 <__aeabi_dmul>
 800a5f2:	4682      	mov	sl, r0
 800a5f4:	468b      	mov	fp, r1
 800a5f6:	4602      	mov	r2, r0
 800a5f8:	460b      	mov	r3, r1
 800a5fa:	4620      	mov	r0, r4
 800a5fc:	4629      	mov	r1, r5
 800a5fe:	f7f5 fff3 	bl	80005e8 <__aeabi_dmul>
 800a602:	a342      	add	r3, pc, #264	@ (adr r3, 800a70c <__kernel_sin+0x14c>)
 800a604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a608:	e9cd 0100 	strd	r0, r1, [sp]
 800a60c:	4650      	mov	r0, sl
 800a60e:	4659      	mov	r1, fp
 800a610:	f7f5 ffea 	bl	80005e8 <__aeabi_dmul>
 800a614:	a33f      	add	r3, pc, #252	@ (adr r3, 800a714 <__kernel_sin+0x154>)
 800a616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a61a:	f7f5 fe2d 	bl	8000278 <__aeabi_dsub>
 800a61e:	4652      	mov	r2, sl
 800a620:	465b      	mov	r3, fp
 800a622:	f7f5 ffe1 	bl	80005e8 <__aeabi_dmul>
 800a626:	a33d      	add	r3, pc, #244	@ (adr r3, 800a71c <__kernel_sin+0x15c>)
 800a628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a62c:	f7f5 fe26 	bl	800027c <__adddf3>
 800a630:	4652      	mov	r2, sl
 800a632:	465b      	mov	r3, fp
 800a634:	f7f5 ffd8 	bl	80005e8 <__aeabi_dmul>
 800a638:	a33a      	add	r3, pc, #232	@ (adr r3, 800a724 <__kernel_sin+0x164>)
 800a63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a63e:	f7f5 fe1b 	bl	8000278 <__aeabi_dsub>
 800a642:	4652      	mov	r2, sl
 800a644:	465b      	mov	r3, fp
 800a646:	f7f5 ffcf 	bl	80005e8 <__aeabi_dmul>
 800a64a:	a338      	add	r3, pc, #224	@ (adr r3, 800a72c <__kernel_sin+0x16c>)
 800a64c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a650:	f7f5 fe14 	bl	800027c <__adddf3>
 800a654:	4606      	mov	r6, r0
 800a656:	460f      	mov	r7, r1
 800a658:	f1b8 0f00 	cmp.w	r8, #0
 800a65c:	d11b      	bne.n	800a696 <__kernel_sin+0xd6>
 800a65e:	4602      	mov	r2, r0
 800a660:	460b      	mov	r3, r1
 800a662:	4650      	mov	r0, sl
 800a664:	4659      	mov	r1, fp
 800a666:	f7f5 ffbf 	bl	80005e8 <__aeabi_dmul>
 800a66a:	a325      	add	r3, pc, #148	@ (adr r3, 800a700 <__kernel_sin+0x140>)
 800a66c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a670:	f7f5 fe02 	bl	8000278 <__aeabi_dsub>
 800a674:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a678:	f7f5 ffb6 	bl	80005e8 <__aeabi_dmul>
 800a67c:	4602      	mov	r2, r0
 800a67e:	460b      	mov	r3, r1
 800a680:	4620      	mov	r0, r4
 800a682:	4629      	mov	r1, r5
 800a684:	f7f5 fdfa 	bl	800027c <__adddf3>
 800a688:	4604      	mov	r4, r0
 800a68a:	460d      	mov	r5, r1
 800a68c:	ec45 4b10 	vmov	d0, r4, r5
 800a690:	b005      	add	sp, #20
 800a692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a696:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a69a:	4b1b      	ldr	r3, [pc, #108]	@ (800a708 <__kernel_sin+0x148>)
 800a69c:	2200      	movs	r2, #0
 800a69e:	f7f5 ffa3 	bl	80005e8 <__aeabi_dmul>
 800a6a2:	4632      	mov	r2, r6
 800a6a4:	4680      	mov	r8, r0
 800a6a6:	4689      	mov	r9, r1
 800a6a8:	463b      	mov	r3, r7
 800a6aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6ae:	f7f5 ff9b 	bl	80005e8 <__aeabi_dmul>
 800a6b2:	4602      	mov	r2, r0
 800a6b4:	460b      	mov	r3, r1
 800a6b6:	4640      	mov	r0, r8
 800a6b8:	4649      	mov	r1, r9
 800a6ba:	f7f5 fddd 	bl	8000278 <__aeabi_dsub>
 800a6be:	4652      	mov	r2, sl
 800a6c0:	465b      	mov	r3, fp
 800a6c2:	f7f5 ff91 	bl	80005e8 <__aeabi_dmul>
 800a6c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6ca:	f7f5 fdd5 	bl	8000278 <__aeabi_dsub>
 800a6ce:	a30c      	add	r3, pc, #48	@ (adr r3, 800a700 <__kernel_sin+0x140>)
 800a6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d4:	4606      	mov	r6, r0
 800a6d6:	460f      	mov	r7, r1
 800a6d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6dc:	f7f5 ff84 	bl	80005e8 <__aeabi_dmul>
 800a6e0:	4602      	mov	r2, r0
 800a6e2:	460b      	mov	r3, r1
 800a6e4:	4630      	mov	r0, r6
 800a6e6:	4639      	mov	r1, r7
 800a6e8:	f7f5 fdc8 	bl	800027c <__adddf3>
 800a6ec:	4602      	mov	r2, r0
 800a6ee:	460b      	mov	r3, r1
 800a6f0:	4620      	mov	r0, r4
 800a6f2:	4629      	mov	r1, r5
 800a6f4:	f7f5 fdc0 	bl	8000278 <__aeabi_dsub>
 800a6f8:	e7c6      	b.n	800a688 <__kernel_sin+0xc8>
 800a6fa:	bf00      	nop
 800a6fc:	f3af 8000 	nop.w
 800a700:	55555549 	.word	0x55555549
 800a704:	3fc55555 	.word	0x3fc55555
 800a708:	3fe00000 	.word	0x3fe00000
 800a70c:	5acfd57c 	.word	0x5acfd57c
 800a710:	3de5d93a 	.word	0x3de5d93a
 800a714:	8a2b9ceb 	.word	0x8a2b9ceb
 800a718:	3e5ae5e6 	.word	0x3e5ae5e6
 800a71c:	57b1fe7d 	.word	0x57b1fe7d
 800a720:	3ec71de3 	.word	0x3ec71de3
 800a724:	19c161d5 	.word	0x19c161d5
 800a728:	3f2a01a0 	.word	0x3f2a01a0
 800a72c:	1110f8a6 	.word	0x1110f8a6
 800a730:	3f811111 	.word	0x3f811111
 800a734:	00000000 	.word	0x00000000

0800a738 <__ieee754_rem_pio2>:
 800a738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a73c:	ec57 6b10 	vmov	r6, r7, d0
 800a740:	4bc5      	ldr	r3, [pc, #788]	@ (800aa58 <__ieee754_rem_pio2+0x320>)
 800a742:	b08d      	sub	sp, #52	@ 0x34
 800a744:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800a748:	4598      	cmp	r8, r3
 800a74a:	4604      	mov	r4, r0
 800a74c:	9704      	str	r7, [sp, #16]
 800a74e:	d807      	bhi.n	800a760 <__ieee754_rem_pio2+0x28>
 800a750:	2200      	movs	r2, #0
 800a752:	2300      	movs	r3, #0
 800a754:	ed80 0b00 	vstr	d0, [r0]
 800a758:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a75c:	2500      	movs	r5, #0
 800a75e:	e028      	b.n	800a7b2 <__ieee754_rem_pio2+0x7a>
 800a760:	4bbe      	ldr	r3, [pc, #760]	@ (800aa5c <__ieee754_rem_pio2+0x324>)
 800a762:	4598      	cmp	r8, r3
 800a764:	d878      	bhi.n	800a858 <__ieee754_rem_pio2+0x120>
 800a766:	9b04      	ldr	r3, [sp, #16]
 800a768:	4dbd      	ldr	r5, [pc, #756]	@ (800aa60 <__ieee754_rem_pio2+0x328>)
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	4630      	mov	r0, r6
 800a76e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800aa20 <__ieee754_rem_pio2+0x2e8>)
 800a770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a774:	4639      	mov	r1, r7
 800a776:	dd38      	ble.n	800a7ea <__ieee754_rem_pio2+0xb2>
 800a778:	f7f5 fd7e 	bl	8000278 <__aeabi_dsub>
 800a77c:	45a8      	cmp	r8, r5
 800a77e:	4606      	mov	r6, r0
 800a780:	460f      	mov	r7, r1
 800a782:	d01a      	beq.n	800a7ba <__ieee754_rem_pio2+0x82>
 800a784:	a3a8      	add	r3, pc, #672	@ (adr r3, 800aa28 <__ieee754_rem_pio2+0x2f0>)
 800a786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78a:	f7f5 fd75 	bl	8000278 <__aeabi_dsub>
 800a78e:	4602      	mov	r2, r0
 800a790:	460b      	mov	r3, r1
 800a792:	4680      	mov	r8, r0
 800a794:	4689      	mov	r9, r1
 800a796:	4630      	mov	r0, r6
 800a798:	4639      	mov	r1, r7
 800a79a:	f7f5 fd6d 	bl	8000278 <__aeabi_dsub>
 800a79e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800aa28 <__ieee754_rem_pio2+0x2f0>)
 800a7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a4:	f7f5 fd68 	bl	8000278 <__aeabi_dsub>
 800a7a8:	e9c4 8900 	strd	r8, r9, [r4]
 800a7ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a7b0:	2501      	movs	r5, #1
 800a7b2:	4628      	mov	r0, r5
 800a7b4:	b00d      	add	sp, #52	@ 0x34
 800a7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7ba:	a39d      	add	r3, pc, #628	@ (adr r3, 800aa30 <__ieee754_rem_pio2+0x2f8>)
 800a7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c0:	f7f5 fd5a 	bl	8000278 <__aeabi_dsub>
 800a7c4:	a39c      	add	r3, pc, #624	@ (adr r3, 800aa38 <__ieee754_rem_pio2+0x300>)
 800a7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ca:	4606      	mov	r6, r0
 800a7cc:	460f      	mov	r7, r1
 800a7ce:	f7f5 fd53 	bl	8000278 <__aeabi_dsub>
 800a7d2:	4602      	mov	r2, r0
 800a7d4:	460b      	mov	r3, r1
 800a7d6:	4680      	mov	r8, r0
 800a7d8:	4689      	mov	r9, r1
 800a7da:	4630      	mov	r0, r6
 800a7dc:	4639      	mov	r1, r7
 800a7de:	f7f5 fd4b 	bl	8000278 <__aeabi_dsub>
 800a7e2:	a395      	add	r3, pc, #596	@ (adr r3, 800aa38 <__ieee754_rem_pio2+0x300>)
 800a7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e8:	e7dc      	b.n	800a7a4 <__ieee754_rem_pio2+0x6c>
 800a7ea:	f7f5 fd47 	bl	800027c <__adddf3>
 800a7ee:	45a8      	cmp	r8, r5
 800a7f0:	4606      	mov	r6, r0
 800a7f2:	460f      	mov	r7, r1
 800a7f4:	d018      	beq.n	800a828 <__ieee754_rem_pio2+0xf0>
 800a7f6:	a38c      	add	r3, pc, #560	@ (adr r3, 800aa28 <__ieee754_rem_pio2+0x2f0>)
 800a7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7fc:	f7f5 fd3e 	bl	800027c <__adddf3>
 800a800:	4602      	mov	r2, r0
 800a802:	460b      	mov	r3, r1
 800a804:	4680      	mov	r8, r0
 800a806:	4689      	mov	r9, r1
 800a808:	4630      	mov	r0, r6
 800a80a:	4639      	mov	r1, r7
 800a80c:	f7f5 fd34 	bl	8000278 <__aeabi_dsub>
 800a810:	a385      	add	r3, pc, #532	@ (adr r3, 800aa28 <__ieee754_rem_pio2+0x2f0>)
 800a812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a816:	f7f5 fd31 	bl	800027c <__adddf3>
 800a81a:	f04f 35ff 	mov.w	r5, #4294967295
 800a81e:	e9c4 8900 	strd	r8, r9, [r4]
 800a822:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a826:	e7c4      	b.n	800a7b2 <__ieee754_rem_pio2+0x7a>
 800a828:	a381      	add	r3, pc, #516	@ (adr r3, 800aa30 <__ieee754_rem_pio2+0x2f8>)
 800a82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a82e:	f7f5 fd25 	bl	800027c <__adddf3>
 800a832:	a381      	add	r3, pc, #516	@ (adr r3, 800aa38 <__ieee754_rem_pio2+0x300>)
 800a834:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a838:	4606      	mov	r6, r0
 800a83a:	460f      	mov	r7, r1
 800a83c:	f7f5 fd1e 	bl	800027c <__adddf3>
 800a840:	4602      	mov	r2, r0
 800a842:	460b      	mov	r3, r1
 800a844:	4680      	mov	r8, r0
 800a846:	4689      	mov	r9, r1
 800a848:	4630      	mov	r0, r6
 800a84a:	4639      	mov	r1, r7
 800a84c:	f7f5 fd14 	bl	8000278 <__aeabi_dsub>
 800a850:	a379      	add	r3, pc, #484	@ (adr r3, 800aa38 <__ieee754_rem_pio2+0x300>)
 800a852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a856:	e7de      	b.n	800a816 <__ieee754_rem_pio2+0xde>
 800a858:	4b82      	ldr	r3, [pc, #520]	@ (800aa64 <__ieee754_rem_pio2+0x32c>)
 800a85a:	4598      	cmp	r8, r3
 800a85c:	f200 80d1 	bhi.w	800aa02 <__ieee754_rem_pio2+0x2ca>
 800a860:	f000 f966 	bl	800ab30 <fabs>
 800a864:	ec57 6b10 	vmov	r6, r7, d0
 800a868:	a375      	add	r3, pc, #468	@ (adr r3, 800aa40 <__ieee754_rem_pio2+0x308>)
 800a86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a86e:	4630      	mov	r0, r6
 800a870:	4639      	mov	r1, r7
 800a872:	f7f5 feb9 	bl	80005e8 <__aeabi_dmul>
 800a876:	4b7c      	ldr	r3, [pc, #496]	@ (800aa68 <__ieee754_rem_pio2+0x330>)
 800a878:	2200      	movs	r2, #0
 800a87a:	f7f5 fcff 	bl	800027c <__adddf3>
 800a87e:	f7f6 f94d 	bl	8000b1c <__aeabi_d2iz>
 800a882:	4605      	mov	r5, r0
 800a884:	f7f5 fe46 	bl	8000514 <__aeabi_i2d>
 800a888:	4602      	mov	r2, r0
 800a88a:	460b      	mov	r3, r1
 800a88c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a890:	a363      	add	r3, pc, #396	@ (adr r3, 800aa20 <__ieee754_rem_pio2+0x2e8>)
 800a892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a896:	f7f5 fea7 	bl	80005e8 <__aeabi_dmul>
 800a89a:	4602      	mov	r2, r0
 800a89c:	460b      	mov	r3, r1
 800a89e:	4630      	mov	r0, r6
 800a8a0:	4639      	mov	r1, r7
 800a8a2:	f7f5 fce9 	bl	8000278 <__aeabi_dsub>
 800a8a6:	a360      	add	r3, pc, #384	@ (adr r3, 800aa28 <__ieee754_rem_pio2+0x2f0>)
 800a8a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ac:	4682      	mov	sl, r0
 800a8ae:	468b      	mov	fp, r1
 800a8b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8b4:	f7f5 fe98 	bl	80005e8 <__aeabi_dmul>
 800a8b8:	2d1f      	cmp	r5, #31
 800a8ba:	4606      	mov	r6, r0
 800a8bc:	460f      	mov	r7, r1
 800a8be:	dc0c      	bgt.n	800a8da <__ieee754_rem_pio2+0x1a2>
 800a8c0:	4b6a      	ldr	r3, [pc, #424]	@ (800aa6c <__ieee754_rem_pio2+0x334>)
 800a8c2:	1e6a      	subs	r2, r5, #1
 800a8c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8c8:	4543      	cmp	r3, r8
 800a8ca:	d006      	beq.n	800a8da <__ieee754_rem_pio2+0x1a2>
 800a8cc:	4632      	mov	r2, r6
 800a8ce:	463b      	mov	r3, r7
 800a8d0:	4650      	mov	r0, sl
 800a8d2:	4659      	mov	r1, fp
 800a8d4:	f7f5 fcd0 	bl	8000278 <__aeabi_dsub>
 800a8d8:	e00e      	b.n	800a8f8 <__ieee754_rem_pio2+0x1c0>
 800a8da:	463b      	mov	r3, r7
 800a8dc:	4632      	mov	r2, r6
 800a8de:	4650      	mov	r0, sl
 800a8e0:	4659      	mov	r1, fp
 800a8e2:	f7f5 fcc9 	bl	8000278 <__aeabi_dsub>
 800a8e6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a8ea:	9305      	str	r3, [sp, #20]
 800a8ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a8f0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800a8f4:	2b10      	cmp	r3, #16
 800a8f6:	dc02      	bgt.n	800a8fe <__ieee754_rem_pio2+0x1c6>
 800a8f8:	e9c4 0100 	strd	r0, r1, [r4]
 800a8fc:	e039      	b.n	800a972 <__ieee754_rem_pio2+0x23a>
 800a8fe:	a34c      	add	r3, pc, #304	@ (adr r3, 800aa30 <__ieee754_rem_pio2+0x2f8>)
 800a900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a904:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a908:	f7f5 fe6e 	bl	80005e8 <__aeabi_dmul>
 800a90c:	4606      	mov	r6, r0
 800a90e:	460f      	mov	r7, r1
 800a910:	4602      	mov	r2, r0
 800a912:	460b      	mov	r3, r1
 800a914:	4650      	mov	r0, sl
 800a916:	4659      	mov	r1, fp
 800a918:	f7f5 fcae 	bl	8000278 <__aeabi_dsub>
 800a91c:	4602      	mov	r2, r0
 800a91e:	460b      	mov	r3, r1
 800a920:	4680      	mov	r8, r0
 800a922:	4689      	mov	r9, r1
 800a924:	4650      	mov	r0, sl
 800a926:	4659      	mov	r1, fp
 800a928:	f7f5 fca6 	bl	8000278 <__aeabi_dsub>
 800a92c:	4632      	mov	r2, r6
 800a92e:	463b      	mov	r3, r7
 800a930:	f7f5 fca2 	bl	8000278 <__aeabi_dsub>
 800a934:	a340      	add	r3, pc, #256	@ (adr r3, 800aa38 <__ieee754_rem_pio2+0x300>)
 800a936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a93a:	4606      	mov	r6, r0
 800a93c:	460f      	mov	r7, r1
 800a93e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a942:	f7f5 fe51 	bl	80005e8 <__aeabi_dmul>
 800a946:	4632      	mov	r2, r6
 800a948:	463b      	mov	r3, r7
 800a94a:	f7f5 fc95 	bl	8000278 <__aeabi_dsub>
 800a94e:	4602      	mov	r2, r0
 800a950:	460b      	mov	r3, r1
 800a952:	4606      	mov	r6, r0
 800a954:	460f      	mov	r7, r1
 800a956:	4640      	mov	r0, r8
 800a958:	4649      	mov	r1, r9
 800a95a:	f7f5 fc8d 	bl	8000278 <__aeabi_dsub>
 800a95e:	9a05      	ldr	r2, [sp, #20]
 800a960:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a964:	1ad3      	subs	r3, r2, r3
 800a966:	2b31      	cmp	r3, #49	@ 0x31
 800a968:	dc20      	bgt.n	800a9ac <__ieee754_rem_pio2+0x274>
 800a96a:	e9c4 0100 	strd	r0, r1, [r4]
 800a96e:	46c2      	mov	sl, r8
 800a970:	46cb      	mov	fp, r9
 800a972:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a976:	4650      	mov	r0, sl
 800a978:	4642      	mov	r2, r8
 800a97a:	464b      	mov	r3, r9
 800a97c:	4659      	mov	r1, fp
 800a97e:	f7f5 fc7b 	bl	8000278 <__aeabi_dsub>
 800a982:	463b      	mov	r3, r7
 800a984:	4632      	mov	r2, r6
 800a986:	f7f5 fc77 	bl	8000278 <__aeabi_dsub>
 800a98a:	9b04      	ldr	r3, [sp, #16]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a992:	f6bf af0e 	bge.w	800a7b2 <__ieee754_rem_pio2+0x7a>
 800a996:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800a99a:	6063      	str	r3, [r4, #4]
 800a99c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a9a0:	f8c4 8000 	str.w	r8, [r4]
 800a9a4:	60a0      	str	r0, [r4, #8]
 800a9a6:	60e3      	str	r3, [r4, #12]
 800a9a8:	426d      	negs	r5, r5
 800a9aa:	e702      	b.n	800a7b2 <__ieee754_rem_pio2+0x7a>
 800a9ac:	a326      	add	r3, pc, #152	@ (adr r3, 800aa48 <__ieee754_rem_pio2+0x310>)
 800a9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9b6:	f7f5 fe17 	bl	80005e8 <__aeabi_dmul>
 800a9ba:	4606      	mov	r6, r0
 800a9bc:	460f      	mov	r7, r1
 800a9be:	4602      	mov	r2, r0
 800a9c0:	460b      	mov	r3, r1
 800a9c2:	4640      	mov	r0, r8
 800a9c4:	4649      	mov	r1, r9
 800a9c6:	f7f5 fc57 	bl	8000278 <__aeabi_dsub>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	4682      	mov	sl, r0
 800a9d0:	468b      	mov	fp, r1
 800a9d2:	4640      	mov	r0, r8
 800a9d4:	4649      	mov	r1, r9
 800a9d6:	f7f5 fc4f 	bl	8000278 <__aeabi_dsub>
 800a9da:	4632      	mov	r2, r6
 800a9dc:	463b      	mov	r3, r7
 800a9de:	f7f5 fc4b 	bl	8000278 <__aeabi_dsub>
 800a9e2:	a31b      	add	r3, pc, #108	@ (adr r3, 800aa50 <__ieee754_rem_pio2+0x318>)
 800a9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e8:	4606      	mov	r6, r0
 800a9ea:	460f      	mov	r7, r1
 800a9ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9f0:	f7f5 fdfa 	bl	80005e8 <__aeabi_dmul>
 800a9f4:	4632      	mov	r2, r6
 800a9f6:	463b      	mov	r3, r7
 800a9f8:	f7f5 fc3e 	bl	8000278 <__aeabi_dsub>
 800a9fc:	4606      	mov	r6, r0
 800a9fe:	460f      	mov	r7, r1
 800aa00:	e764      	b.n	800a8cc <__ieee754_rem_pio2+0x194>
 800aa02:	4b1b      	ldr	r3, [pc, #108]	@ (800aa70 <__ieee754_rem_pio2+0x338>)
 800aa04:	4598      	cmp	r8, r3
 800aa06:	d935      	bls.n	800aa74 <__ieee754_rem_pio2+0x33c>
 800aa08:	4632      	mov	r2, r6
 800aa0a:	463b      	mov	r3, r7
 800aa0c:	4630      	mov	r0, r6
 800aa0e:	4639      	mov	r1, r7
 800aa10:	f7f5 fc32 	bl	8000278 <__aeabi_dsub>
 800aa14:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800aa18:	e9c4 0100 	strd	r0, r1, [r4]
 800aa1c:	e69e      	b.n	800a75c <__ieee754_rem_pio2+0x24>
 800aa1e:	bf00      	nop
 800aa20:	54400000 	.word	0x54400000
 800aa24:	3ff921fb 	.word	0x3ff921fb
 800aa28:	1a626331 	.word	0x1a626331
 800aa2c:	3dd0b461 	.word	0x3dd0b461
 800aa30:	1a600000 	.word	0x1a600000
 800aa34:	3dd0b461 	.word	0x3dd0b461
 800aa38:	2e037073 	.word	0x2e037073
 800aa3c:	3ba3198a 	.word	0x3ba3198a
 800aa40:	6dc9c883 	.word	0x6dc9c883
 800aa44:	3fe45f30 	.word	0x3fe45f30
 800aa48:	2e000000 	.word	0x2e000000
 800aa4c:	3ba3198a 	.word	0x3ba3198a
 800aa50:	252049c1 	.word	0x252049c1
 800aa54:	397b839a 	.word	0x397b839a
 800aa58:	3fe921fb 	.word	0x3fe921fb
 800aa5c:	4002d97b 	.word	0x4002d97b
 800aa60:	3ff921fb 	.word	0x3ff921fb
 800aa64:	413921fb 	.word	0x413921fb
 800aa68:	3fe00000 	.word	0x3fe00000
 800aa6c:	08028950 	.word	0x08028950
 800aa70:	7fefffff 	.word	0x7fefffff
 800aa74:	ea4f 5528 	mov.w	r5, r8, asr #20
 800aa78:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800aa7c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800aa80:	4630      	mov	r0, r6
 800aa82:	460f      	mov	r7, r1
 800aa84:	f7f6 f84a 	bl	8000b1c <__aeabi_d2iz>
 800aa88:	f7f5 fd44 	bl	8000514 <__aeabi_i2d>
 800aa8c:	4602      	mov	r2, r0
 800aa8e:	460b      	mov	r3, r1
 800aa90:	4630      	mov	r0, r6
 800aa92:	4639      	mov	r1, r7
 800aa94:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800aa98:	f7f5 fbee 	bl	8000278 <__aeabi_dsub>
 800aa9c:	4b22      	ldr	r3, [pc, #136]	@ (800ab28 <__ieee754_rem_pio2+0x3f0>)
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	f7f5 fda2 	bl	80005e8 <__aeabi_dmul>
 800aaa4:	460f      	mov	r7, r1
 800aaa6:	4606      	mov	r6, r0
 800aaa8:	f7f6 f838 	bl	8000b1c <__aeabi_d2iz>
 800aaac:	f7f5 fd32 	bl	8000514 <__aeabi_i2d>
 800aab0:	4602      	mov	r2, r0
 800aab2:	460b      	mov	r3, r1
 800aab4:	4630      	mov	r0, r6
 800aab6:	4639      	mov	r1, r7
 800aab8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800aabc:	f7f5 fbdc 	bl	8000278 <__aeabi_dsub>
 800aac0:	4b19      	ldr	r3, [pc, #100]	@ (800ab28 <__ieee754_rem_pio2+0x3f0>)
 800aac2:	2200      	movs	r2, #0
 800aac4:	f7f5 fd90 	bl	80005e8 <__aeabi_dmul>
 800aac8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800aacc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800aad0:	f04f 0803 	mov.w	r8, #3
 800aad4:	2600      	movs	r6, #0
 800aad6:	2700      	movs	r7, #0
 800aad8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800aadc:	4632      	mov	r2, r6
 800aade:	463b      	mov	r3, r7
 800aae0:	46c2      	mov	sl, r8
 800aae2:	f108 38ff 	add.w	r8, r8, #4294967295
 800aae6:	f7f5 ffe7 	bl	8000ab8 <__aeabi_dcmpeq>
 800aaea:	2800      	cmp	r0, #0
 800aaec:	d1f4      	bne.n	800aad8 <__ieee754_rem_pio2+0x3a0>
 800aaee:	4b0f      	ldr	r3, [pc, #60]	@ (800ab2c <__ieee754_rem_pio2+0x3f4>)
 800aaf0:	9301      	str	r3, [sp, #4]
 800aaf2:	2302      	movs	r3, #2
 800aaf4:	9300      	str	r3, [sp, #0]
 800aaf6:	462a      	mov	r2, r5
 800aaf8:	4653      	mov	r3, sl
 800aafa:	4621      	mov	r1, r4
 800aafc:	a806      	add	r0, sp, #24
 800aafe:	f000 f81f 	bl	800ab40 <__kernel_rem_pio2>
 800ab02:	9b04      	ldr	r3, [sp, #16]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	4605      	mov	r5, r0
 800ab08:	f6bf ae53 	bge.w	800a7b2 <__ieee754_rem_pio2+0x7a>
 800ab0c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800ab10:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ab14:	e9c4 2300 	strd	r2, r3, [r4]
 800ab18:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800ab1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ab20:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800ab24:	e740      	b.n	800a9a8 <__ieee754_rem_pio2+0x270>
 800ab26:	bf00      	nop
 800ab28:	41700000 	.word	0x41700000
 800ab2c:	080289d0 	.word	0x080289d0

0800ab30 <fabs>:
 800ab30:	ec51 0b10 	vmov	r0, r1, d0
 800ab34:	4602      	mov	r2, r0
 800ab36:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ab3a:	ec43 2b10 	vmov	d0, r2, r3
 800ab3e:	4770      	bx	lr

0800ab40 <__kernel_rem_pio2>:
 800ab40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab44:	ed2d 8b02 	vpush	{d8}
 800ab48:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800ab4c:	f112 0f14 	cmn.w	r2, #20
 800ab50:	9306      	str	r3, [sp, #24]
 800ab52:	9104      	str	r1, [sp, #16]
 800ab54:	4bc2      	ldr	r3, [pc, #776]	@ (800ae60 <__kernel_rem_pio2+0x320>)
 800ab56:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800ab58:	9008      	str	r0, [sp, #32]
 800ab5a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ab5e:	9300      	str	r3, [sp, #0]
 800ab60:	9b06      	ldr	r3, [sp, #24]
 800ab62:	f103 33ff 	add.w	r3, r3, #4294967295
 800ab66:	bfa8      	it	ge
 800ab68:	1ed4      	subge	r4, r2, #3
 800ab6a:	9305      	str	r3, [sp, #20]
 800ab6c:	bfb2      	itee	lt
 800ab6e:	2400      	movlt	r4, #0
 800ab70:	2318      	movge	r3, #24
 800ab72:	fb94 f4f3 	sdivge	r4, r4, r3
 800ab76:	f06f 0317 	mvn.w	r3, #23
 800ab7a:	fb04 3303 	mla	r3, r4, r3, r3
 800ab7e:	eb03 0b02 	add.w	fp, r3, r2
 800ab82:	9b00      	ldr	r3, [sp, #0]
 800ab84:	9a05      	ldr	r2, [sp, #20]
 800ab86:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800ae50 <__kernel_rem_pio2+0x310>
 800ab8a:	eb03 0802 	add.w	r8, r3, r2
 800ab8e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800ab90:	1aa7      	subs	r7, r4, r2
 800ab92:	ae20      	add	r6, sp, #128	@ 0x80
 800ab94:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ab98:	2500      	movs	r5, #0
 800ab9a:	4545      	cmp	r5, r8
 800ab9c:	dd12      	ble.n	800abc4 <__kernel_rem_pio2+0x84>
 800ab9e:	9b06      	ldr	r3, [sp, #24]
 800aba0:	aa20      	add	r2, sp, #128	@ 0x80
 800aba2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800aba6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800abaa:	2700      	movs	r7, #0
 800abac:	9b00      	ldr	r3, [sp, #0]
 800abae:	429f      	cmp	r7, r3
 800abb0:	dc2e      	bgt.n	800ac10 <__kernel_rem_pio2+0xd0>
 800abb2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800ae50 <__kernel_rem_pio2+0x310>
 800abb6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800abba:	ed8d 7b02 	vstr	d7, [sp, #8]
 800abbe:	46a8      	mov	r8, r5
 800abc0:	2600      	movs	r6, #0
 800abc2:	e01b      	b.n	800abfc <__kernel_rem_pio2+0xbc>
 800abc4:	42ef      	cmn	r7, r5
 800abc6:	d407      	bmi.n	800abd8 <__kernel_rem_pio2+0x98>
 800abc8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800abcc:	f7f5 fca2 	bl	8000514 <__aeabi_i2d>
 800abd0:	e8e6 0102 	strd	r0, r1, [r6], #8
 800abd4:	3501      	adds	r5, #1
 800abd6:	e7e0      	b.n	800ab9a <__kernel_rem_pio2+0x5a>
 800abd8:	ec51 0b18 	vmov	r0, r1, d8
 800abdc:	e7f8      	b.n	800abd0 <__kernel_rem_pio2+0x90>
 800abde:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800abe2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800abe6:	f7f5 fcff 	bl	80005e8 <__aeabi_dmul>
 800abea:	4602      	mov	r2, r0
 800abec:	460b      	mov	r3, r1
 800abee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abf2:	f7f5 fb43 	bl	800027c <__adddf3>
 800abf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abfa:	3601      	adds	r6, #1
 800abfc:	9b05      	ldr	r3, [sp, #20]
 800abfe:	429e      	cmp	r6, r3
 800ac00:	dded      	ble.n	800abde <__kernel_rem_pio2+0x9e>
 800ac02:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ac06:	3701      	adds	r7, #1
 800ac08:	ecaa 7b02 	vstmia	sl!, {d7}
 800ac0c:	3508      	adds	r5, #8
 800ac0e:	e7cd      	b.n	800abac <__kernel_rem_pio2+0x6c>
 800ac10:	9b00      	ldr	r3, [sp, #0]
 800ac12:	f8dd 8000 	ldr.w	r8, [sp]
 800ac16:	aa0c      	add	r2, sp, #48	@ 0x30
 800ac18:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ac1c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac1e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800ac20:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ac24:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac26:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800ac2a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac2c:	ab98      	add	r3, sp, #608	@ 0x260
 800ac2e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ac32:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800ac36:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ac3a:	ac0c      	add	r4, sp, #48	@ 0x30
 800ac3c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800ac3e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800ac42:	46a1      	mov	r9, r4
 800ac44:	46c2      	mov	sl, r8
 800ac46:	f1ba 0f00 	cmp.w	sl, #0
 800ac4a:	dc77      	bgt.n	800ad3c <__kernel_rem_pio2+0x1fc>
 800ac4c:	4658      	mov	r0, fp
 800ac4e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800ac52:	f000 fac5 	bl	800b1e0 <scalbn>
 800ac56:	ec57 6b10 	vmov	r6, r7, d0
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800ac60:	4630      	mov	r0, r6
 800ac62:	4639      	mov	r1, r7
 800ac64:	f7f5 fcc0 	bl	80005e8 <__aeabi_dmul>
 800ac68:	ec41 0b10 	vmov	d0, r0, r1
 800ac6c:	f000 fb34 	bl	800b2d8 <floor>
 800ac70:	4b7c      	ldr	r3, [pc, #496]	@ (800ae64 <__kernel_rem_pio2+0x324>)
 800ac72:	ec51 0b10 	vmov	r0, r1, d0
 800ac76:	2200      	movs	r2, #0
 800ac78:	f7f5 fcb6 	bl	80005e8 <__aeabi_dmul>
 800ac7c:	4602      	mov	r2, r0
 800ac7e:	460b      	mov	r3, r1
 800ac80:	4630      	mov	r0, r6
 800ac82:	4639      	mov	r1, r7
 800ac84:	f7f5 faf8 	bl	8000278 <__aeabi_dsub>
 800ac88:	460f      	mov	r7, r1
 800ac8a:	4606      	mov	r6, r0
 800ac8c:	f7f5 ff46 	bl	8000b1c <__aeabi_d2iz>
 800ac90:	9002      	str	r0, [sp, #8]
 800ac92:	f7f5 fc3f 	bl	8000514 <__aeabi_i2d>
 800ac96:	4602      	mov	r2, r0
 800ac98:	460b      	mov	r3, r1
 800ac9a:	4630      	mov	r0, r6
 800ac9c:	4639      	mov	r1, r7
 800ac9e:	f7f5 faeb 	bl	8000278 <__aeabi_dsub>
 800aca2:	f1bb 0f00 	cmp.w	fp, #0
 800aca6:	4606      	mov	r6, r0
 800aca8:	460f      	mov	r7, r1
 800acaa:	dd6c      	ble.n	800ad86 <__kernel_rem_pio2+0x246>
 800acac:	f108 31ff 	add.w	r1, r8, #4294967295
 800acb0:	ab0c      	add	r3, sp, #48	@ 0x30
 800acb2:	9d02      	ldr	r5, [sp, #8]
 800acb4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800acb8:	f1cb 0018 	rsb	r0, fp, #24
 800acbc:	fa43 f200 	asr.w	r2, r3, r0
 800acc0:	4415      	add	r5, r2
 800acc2:	4082      	lsls	r2, r0
 800acc4:	1a9b      	subs	r3, r3, r2
 800acc6:	aa0c      	add	r2, sp, #48	@ 0x30
 800acc8:	9502      	str	r5, [sp, #8]
 800acca:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800acce:	f1cb 0217 	rsb	r2, fp, #23
 800acd2:	fa43 f902 	asr.w	r9, r3, r2
 800acd6:	f1b9 0f00 	cmp.w	r9, #0
 800acda:	dd64      	ble.n	800ada6 <__kernel_rem_pio2+0x266>
 800acdc:	9b02      	ldr	r3, [sp, #8]
 800acde:	2200      	movs	r2, #0
 800ace0:	3301      	adds	r3, #1
 800ace2:	9302      	str	r3, [sp, #8]
 800ace4:	4615      	mov	r5, r2
 800ace6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800acea:	4590      	cmp	r8, r2
 800acec:	f300 80a1 	bgt.w	800ae32 <__kernel_rem_pio2+0x2f2>
 800acf0:	f1bb 0f00 	cmp.w	fp, #0
 800acf4:	dd07      	ble.n	800ad06 <__kernel_rem_pio2+0x1c6>
 800acf6:	f1bb 0f01 	cmp.w	fp, #1
 800acfa:	f000 80c1 	beq.w	800ae80 <__kernel_rem_pio2+0x340>
 800acfe:	f1bb 0f02 	cmp.w	fp, #2
 800ad02:	f000 80c8 	beq.w	800ae96 <__kernel_rem_pio2+0x356>
 800ad06:	f1b9 0f02 	cmp.w	r9, #2
 800ad0a:	d14c      	bne.n	800ada6 <__kernel_rem_pio2+0x266>
 800ad0c:	4632      	mov	r2, r6
 800ad0e:	463b      	mov	r3, r7
 800ad10:	4955      	ldr	r1, [pc, #340]	@ (800ae68 <__kernel_rem_pio2+0x328>)
 800ad12:	2000      	movs	r0, #0
 800ad14:	f7f5 fab0 	bl	8000278 <__aeabi_dsub>
 800ad18:	4606      	mov	r6, r0
 800ad1a:	460f      	mov	r7, r1
 800ad1c:	2d00      	cmp	r5, #0
 800ad1e:	d042      	beq.n	800ada6 <__kernel_rem_pio2+0x266>
 800ad20:	4658      	mov	r0, fp
 800ad22:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800ae58 <__kernel_rem_pio2+0x318>
 800ad26:	f000 fa5b 	bl	800b1e0 <scalbn>
 800ad2a:	4630      	mov	r0, r6
 800ad2c:	4639      	mov	r1, r7
 800ad2e:	ec53 2b10 	vmov	r2, r3, d0
 800ad32:	f7f5 faa1 	bl	8000278 <__aeabi_dsub>
 800ad36:	4606      	mov	r6, r0
 800ad38:	460f      	mov	r7, r1
 800ad3a:	e034      	b.n	800ada6 <__kernel_rem_pio2+0x266>
 800ad3c:	4b4b      	ldr	r3, [pc, #300]	@ (800ae6c <__kernel_rem_pio2+0x32c>)
 800ad3e:	2200      	movs	r2, #0
 800ad40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad44:	f7f5 fc50 	bl	80005e8 <__aeabi_dmul>
 800ad48:	f7f5 fee8 	bl	8000b1c <__aeabi_d2iz>
 800ad4c:	f7f5 fbe2 	bl	8000514 <__aeabi_i2d>
 800ad50:	4b47      	ldr	r3, [pc, #284]	@ (800ae70 <__kernel_rem_pio2+0x330>)
 800ad52:	2200      	movs	r2, #0
 800ad54:	4606      	mov	r6, r0
 800ad56:	460f      	mov	r7, r1
 800ad58:	f7f5 fc46 	bl	80005e8 <__aeabi_dmul>
 800ad5c:	4602      	mov	r2, r0
 800ad5e:	460b      	mov	r3, r1
 800ad60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad64:	f7f5 fa88 	bl	8000278 <__aeabi_dsub>
 800ad68:	f7f5 fed8 	bl	8000b1c <__aeabi_d2iz>
 800ad6c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ad70:	f849 0b04 	str.w	r0, [r9], #4
 800ad74:	4639      	mov	r1, r7
 800ad76:	4630      	mov	r0, r6
 800ad78:	f7f5 fa80 	bl	800027c <__adddf3>
 800ad7c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad84:	e75f      	b.n	800ac46 <__kernel_rem_pio2+0x106>
 800ad86:	d107      	bne.n	800ad98 <__kernel_rem_pio2+0x258>
 800ad88:	f108 33ff 	add.w	r3, r8, #4294967295
 800ad8c:	aa0c      	add	r2, sp, #48	@ 0x30
 800ad8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad92:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800ad96:	e79e      	b.n	800acd6 <__kernel_rem_pio2+0x196>
 800ad98:	4b36      	ldr	r3, [pc, #216]	@ (800ae74 <__kernel_rem_pio2+0x334>)
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	f7f5 feaa 	bl	8000af4 <__aeabi_dcmpge>
 800ada0:	2800      	cmp	r0, #0
 800ada2:	d143      	bne.n	800ae2c <__kernel_rem_pio2+0x2ec>
 800ada4:	4681      	mov	r9, r0
 800ada6:	2200      	movs	r2, #0
 800ada8:	2300      	movs	r3, #0
 800adaa:	4630      	mov	r0, r6
 800adac:	4639      	mov	r1, r7
 800adae:	f7f5 fe83 	bl	8000ab8 <__aeabi_dcmpeq>
 800adb2:	2800      	cmp	r0, #0
 800adb4:	f000 80c1 	beq.w	800af3a <__kernel_rem_pio2+0x3fa>
 800adb8:	f108 33ff 	add.w	r3, r8, #4294967295
 800adbc:	2200      	movs	r2, #0
 800adbe:	9900      	ldr	r1, [sp, #0]
 800adc0:	428b      	cmp	r3, r1
 800adc2:	da70      	bge.n	800aea6 <__kernel_rem_pio2+0x366>
 800adc4:	2a00      	cmp	r2, #0
 800adc6:	f000 808b 	beq.w	800aee0 <__kernel_rem_pio2+0x3a0>
 800adca:	f108 38ff 	add.w	r8, r8, #4294967295
 800adce:	ab0c      	add	r3, sp, #48	@ 0x30
 800add0:	f1ab 0b18 	sub.w	fp, fp, #24
 800add4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d0f6      	beq.n	800adca <__kernel_rem_pio2+0x28a>
 800addc:	4658      	mov	r0, fp
 800adde:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800ae58 <__kernel_rem_pio2+0x318>
 800ade2:	f000 f9fd 	bl	800b1e0 <scalbn>
 800ade6:	f108 0301 	add.w	r3, r8, #1
 800adea:	00da      	lsls	r2, r3, #3
 800adec:	9205      	str	r2, [sp, #20]
 800adee:	ec55 4b10 	vmov	r4, r5, d0
 800adf2:	aa70      	add	r2, sp, #448	@ 0x1c0
 800adf4:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800ae6c <__kernel_rem_pio2+0x32c>
 800adf8:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800adfc:	4646      	mov	r6, r8
 800adfe:	f04f 0a00 	mov.w	sl, #0
 800ae02:	2e00      	cmp	r6, #0
 800ae04:	f280 80d1 	bge.w	800afaa <__kernel_rem_pio2+0x46a>
 800ae08:	4644      	mov	r4, r8
 800ae0a:	2c00      	cmp	r4, #0
 800ae0c:	f2c0 80ff 	blt.w	800b00e <__kernel_rem_pio2+0x4ce>
 800ae10:	4b19      	ldr	r3, [pc, #100]	@ (800ae78 <__kernel_rem_pio2+0x338>)
 800ae12:	461f      	mov	r7, r3
 800ae14:	ab70      	add	r3, sp, #448	@ 0x1c0
 800ae16:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ae1a:	9306      	str	r3, [sp, #24]
 800ae1c:	f04f 0a00 	mov.w	sl, #0
 800ae20:	f04f 0b00 	mov.w	fp, #0
 800ae24:	2600      	movs	r6, #0
 800ae26:	eba8 0504 	sub.w	r5, r8, r4
 800ae2a:	e0e4      	b.n	800aff6 <__kernel_rem_pio2+0x4b6>
 800ae2c:	f04f 0902 	mov.w	r9, #2
 800ae30:	e754      	b.n	800acdc <__kernel_rem_pio2+0x19c>
 800ae32:	f854 3b04 	ldr.w	r3, [r4], #4
 800ae36:	bb0d      	cbnz	r5, 800ae7c <__kernel_rem_pio2+0x33c>
 800ae38:	b123      	cbz	r3, 800ae44 <__kernel_rem_pio2+0x304>
 800ae3a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800ae3e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ae42:	2301      	movs	r3, #1
 800ae44:	3201      	adds	r2, #1
 800ae46:	461d      	mov	r5, r3
 800ae48:	e74f      	b.n	800acea <__kernel_rem_pio2+0x1aa>
 800ae4a:	bf00      	nop
 800ae4c:	f3af 8000 	nop.w
	...
 800ae5c:	3ff00000 	.word	0x3ff00000
 800ae60:	08028b18 	.word	0x08028b18
 800ae64:	40200000 	.word	0x40200000
 800ae68:	3ff00000 	.word	0x3ff00000
 800ae6c:	3e700000 	.word	0x3e700000
 800ae70:	41700000 	.word	0x41700000
 800ae74:	3fe00000 	.word	0x3fe00000
 800ae78:	08028ad8 	.word	0x08028ad8
 800ae7c:	1acb      	subs	r3, r1, r3
 800ae7e:	e7de      	b.n	800ae3e <__kernel_rem_pio2+0x2fe>
 800ae80:	f108 32ff 	add.w	r2, r8, #4294967295
 800ae84:	ab0c      	add	r3, sp, #48	@ 0x30
 800ae86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae8a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ae8e:	a90c      	add	r1, sp, #48	@ 0x30
 800ae90:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ae94:	e737      	b.n	800ad06 <__kernel_rem_pio2+0x1c6>
 800ae96:	f108 32ff 	add.w	r2, r8, #4294967295
 800ae9a:	ab0c      	add	r3, sp, #48	@ 0x30
 800ae9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aea0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800aea4:	e7f3      	b.n	800ae8e <__kernel_rem_pio2+0x34e>
 800aea6:	a90c      	add	r1, sp, #48	@ 0x30
 800aea8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800aeac:	3b01      	subs	r3, #1
 800aeae:	430a      	orrs	r2, r1
 800aeb0:	e785      	b.n	800adbe <__kernel_rem_pio2+0x27e>
 800aeb2:	3401      	adds	r4, #1
 800aeb4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800aeb8:	2a00      	cmp	r2, #0
 800aeba:	d0fa      	beq.n	800aeb2 <__kernel_rem_pio2+0x372>
 800aebc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aebe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800aec2:	eb0d 0503 	add.w	r5, sp, r3
 800aec6:	9b06      	ldr	r3, [sp, #24]
 800aec8:	aa20      	add	r2, sp, #128	@ 0x80
 800aeca:	4443      	add	r3, r8
 800aecc:	f108 0701 	add.w	r7, r8, #1
 800aed0:	3d98      	subs	r5, #152	@ 0x98
 800aed2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800aed6:	4444      	add	r4, r8
 800aed8:	42bc      	cmp	r4, r7
 800aeda:	da04      	bge.n	800aee6 <__kernel_rem_pio2+0x3a6>
 800aedc:	46a0      	mov	r8, r4
 800aede:	e6a2      	b.n	800ac26 <__kernel_rem_pio2+0xe6>
 800aee0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aee2:	2401      	movs	r4, #1
 800aee4:	e7e6      	b.n	800aeb4 <__kernel_rem_pio2+0x374>
 800aee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aee8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800aeec:	f7f5 fb12 	bl	8000514 <__aeabi_i2d>
 800aef0:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800b1b0 <__kernel_rem_pio2+0x670>
 800aef4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800aef8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aefc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800af00:	46b2      	mov	sl, r6
 800af02:	f04f 0800 	mov.w	r8, #0
 800af06:	9b05      	ldr	r3, [sp, #20]
 800af08:	4598      	cmp	r8, r3
 800af0a:	dd05      	ble.n	800af18 <__kernel_rem_pio2+0x3d8>
 800af0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af10:	3701      	adds	r7, #1
 800af12:	eca5 7b02 	vstmia	r5!, {d7}
 800af16:	e7df      	b.n	800aed8 <__kernel_rem_pio2+0x398>
 800af18:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800af1c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800af20:	f7f5 fb62 	bl	80005e8 <__aeabi_dmul>
 800af24:	4602      	mov	r2, r0
 800af26:	460b      	mov	r3, r1
 800af28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af2c:	f7f5 f9a6 	bl	800027c <__adddf3>
 800af30:	f108 0801 	add.w	r8, r8, #1
 800af34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af38:	e7e5      	b.n	800af06 <__kernel_rem_pio2+0x3c6>
 800af3a:	f1cb 0000 	rsb	r0, fp, #0
 800af3e:	ec47 6b10 	vmov	d0, r6, r7
 800af42:	f000 f94d 	bl	800b1e0 <scalbn>
 800af46:	ec55 4b10 	vmov	r4, r5, d0
 800af4a:	4b9b      	ldr	r3, [pc, #620]	@ (800b1b8 <__kernel_rem_pio2+0x678>)
 800af4c:	2200      	movs	r2, #0
 800af4e:	4620      	mov	r0, r4
 800af50:	4629      	mov	r1, r5
 800af52:	f7f5 fdcf 	bl	8000af4 <__aeabi_dcmpge>
 800af56:	b300      	cbz	r0, 800af9a <__kernel_rem_pio2+0x45a>
 800af58:	4b98      	ldr	r3, [pc, #608]	@ (800b1bc <__kernel_rem_pio2+0x67c>)
 800af5a:	2200      	movs	r2, #0
 800af5c:	4620      	mov	r0, r4
 800af5e:	4629      	mov	r1, r5
 800af60:	f7f5 fb42 	bl	80005e8 <__aeabi_dmul>
 800af64:	f7f5 fdda 	bl	8000b1c <__aeabi_d2iz>
 800af68:	4606      	mov	r6, r0
 800af6a:	f7f5 fad3 	bl	8000514 <__aeabi_i2d>
 800af6e:	4b92      	ldr	r3, [pc, #584]	@ (800b1b8 <__kernel_rem_pio2+0x678>)
 800af70:	2200      	movs	r2, #0
 800af72:	f7f5 fb39 	bl	80005e8 <__aeabi_dmul>
 800af76:	460b      	mov	r3, r1
 800af78:	4602      	mov	r2, r0
 800af7a:	4629      	mov	r1, r5
 800af7c:	4620      	mov	r0, r4
 800af7e:	f7f5 f97b 	bl	8000278 <__aeabi_dsub>
 800af82:	f7f5 fdcb 	bl	8000b1c <__aeabi_d2iz>
 800af86:	ab0c      	add	r3, sp, #48	@ 0x30
 800af88:	f10b 0b18 	add.w	fp, fp, #24
 800af8c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800af90:	f108 0801 	add.w	r8, r8, #1
 800af94:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800af98:	e720      	b.n	800addc <__kernel_rem_pio2+0x29c>
 800af9a:	4620      	mov	r0, r4
 800af9c:	4629      	mov	r1, r5
 800af9e:	f7f5 fdbd 	bl	8000b1c <__aeabi_d2iz>
 800afa2:	ab0c      	add	r3, sp, #48	@ 0x30
 800afa4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800afa8:	e718      	b.n	800addc <__kernel_rem_pio2+0x29c>
 800afaa:	ab0c      	add	r3, sp, #48	@ 0x30
 800afac:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800afb0:	f7f5 fab0 	bl	8000514 <__aeabi_i2d>
 800afb4:	4622      	mov	r2, r4
 800afb6:	462b      	mov	r3, r5
 800afb8:	f7f5 fb16 	bl	80005e8 <__aeabi_dmul>
 800afbc:	4652      	mov	r2, sl
 800afbe:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800afc2:	465b      	mov	r3, fp
 800afc4:	4620      	mov	r0, r4
 800afc6:	4629      	mov	r1, r5
 800afc8:	f7f5 fb0e 	bl	80005e8 <__aeabi_dmul>
 800afcc:	3e01      	subs	r6, #1
 800afce:	4604      	mov	r4, r0
 800afd0:	460d      	mov	r5, r1
 800afd2:	e716      	b.n	800ae02 <__kernel_rem_pio2+0x2c2>
 800afd4:	9906      	ldr	r1, [sp, #24]
 800afd6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800afda:	9106      	str	r1, [sp, #24]
 800afdc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800afe0:	f7f5 fb02 	bl	80005e8 <__aeabi_dmul>
 800afe4:	4602      	mov	r2, r0
 800afe6:	460b      	mov	r3, r1
 800afe8:	4650      	mov	r0, sl
 800afea:	4659      	mov	r1, fp
 800afec:	f7f5 f946 	bl	800027c <__adddf3>
 800aff0:	3601      	adds	r6, #1
 800aff2:	4682      	mov	sl, r0
 800aff4:	468b      	mov	fp, r1
 800aff6:	9b00      	ldr	r3, [sp, #0]
 800aff8:	429e      	cmp	r6, r3
 800affa:	dc01      	bgt.n	800b000 <__kernel_rem_pio2+0x4c0>
 800affc:	42ae      	cmp	r6, r5
 800affe:	dde9      	ble.n	800afd4 <__kernel_rem_pio2+0x494>
 800b000:	ab48      	add	r3, sp, #288	@ 0x120
 800b002:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b006:	e9c5 ab00 	strd	sl, fp, [r5]
 800b00a:	3c01      	subs	r4, #1
 800b00c:	e6fd      	b.n	800ae0a <__kernel_rem_pio2+0x2ca>
 800b00e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800b010:	2b02      	cmp	r3, #2
 800b012:	dc0b      	bgt.n	800b02c <__kernel_rem_pio2+0x4ec>
 800b014:	2b00      	cmp	r3, #0
 800b016:	dc35      	bgt.n	800b084 <__kernel_rem_pio2+0x544>
 800b018:	d059      	beq.n	800b0ce <__kernel_rem_pio2+0x58e>
 800b01a:	9b02      	ldr	r3, [sp, #8]
 800b01c:	f003 0007 	and.w	r0, r3, #7
 800b020:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800b024:	ecbd 8b02 	vpop	{d8}
 800b028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b02c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800b02e:	2b03      	cmp	r3, #3
 800b030:	d1f3      	bne.n	800b01a <__kernel_rem_pio2+0x4da>
 800b032:	9b05      	ldr	r3, [sp, #20]
 800b034:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b038:	eb0d 0403 	add.w	r4, sp, r3
 800b03c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800b040:	4625      	mov	r5, r4
 800b042:	46c2      	mov	sl, r8
 800b044:	f1ba 0f00 	cmp.w	sl, #0
 800b048:	dc69      	bgt.n	800b11e <__kernel_rem_pio2+0x5de>
 800b04a:	4645      	mov	r5, r8
 800b04c:	2d01      	cmp	r5, #1
 800b04e:	f300 8087 	bgt.w	800b160 <__kernel_rem_pio2+0x620>
 800b052:	9c05      	ldr	r4, [sp, #20]
 800b054:	ab48      	add	r3, sp, #288	@ 0x120
 800b056:	441c      	add	r4, r3
 800b058:	2000      	movs	r0, #0
 800b05a:	2100      	movs	r1, #0
 800b05c:	f1b8 0f01 	cmp.w	r8, #1
 800b060:	f300 809c 	bgt.w	800b19c <__kernel_rem_pio2+0x65c>
 800b064:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800b068:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800b06c:	f1b9 0f00 	cmp.w	r9, #0
 800b070:	f040 80a6 	bne.w	800b1c0 <__kernel_rem_pio2+0x680>
 800b074:	9b04      	ldr	r3, [sp, #16]
 800b076:	e9c3 5600 	strd	r5, r6, [r3]
 800b07a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800b07e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b082:	e7ca      	b.n	800b01a <__kernel_rem_pio2+0x4da>
 800b084:	9d05      	ldr	r5, [sp, #20]
 800b086:	ab48      	add	r3, sp, #288	@ 0x120
 800b088:	441d      	add	r5, r3
 800b08a:	4644      	mov	r4, r8
 800b08c:	2000      	movs	r0, #0
 800b08e:	2100      	movs	r1, #0
 800b090:	2c00      	cmp	r4, #0
 800b092:	da35      	bge.n	800b100 <__kernel_rem_pio2+0x5c0>
 800b094:	f1b9 0f00 	cmp.w	r9, #0
 800b098:	d038      	beq.n	800b10c <__kernel_rem_pio2+0x5cc>
 800b09a:	4602      	mov	r2, r0
 800b09c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b0a0:	9c04      	ldr	r4, [sp, #16]
 800b0a2:	e9c4 2300 	strd	r2, r3, [r4]
 800b0a6:	4602      	mov	r2, r0
 800b0a8:	460b      	mov	r3, r1
 800b0aa:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800b0ae:	f7f5 f8e3 	bl	8000278 <__aeabi_dsub>
 800b0b2:	ad4a      	add	r5, sp, #296	@ 0x128
 800b0b4:	2401      	movs	r4, #1
 800b0b6:	45a0      	cmp	r8, r4
 800b0b8:	da2b      	bge.n	800b112 <__kernel_rem_pio2+0x5d2>
 800b0ba:	f1b9 0f00 	cmp.w	r9, #0
 800b0be:	d002      	beq.n	800b0c6 <__kernel_rem_pio2+0x586>
 800b0c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b0c4:	4619      	mov	r1, r3
 800b0c6:	9b04      	ldr	r3, [sp, #16]
 800b0c8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b0cc:	e7a5      	b.n	800b01a <__kernel_rem_pio2+0x4da>
 800b0ce:	9c05      	ldr	r4, [sp, #20]
 800b0d0:	ab48      	add	r3, sp, #288	@ 0x120
 800b0d2:	441c      	add	r4, r3
 800b0d4:	2000      	movs	r0, #0
 800b0d6:	2100      	movs	r1, #0
 800b0d8:	f1b8 0f00 	cmp.w	r8, #0
 800b0dc:	da09      	bge.n	800b0f2 <__kernel_rem_pio2+0x5b2>
 800b0de:	f1b9 0f00 	cmp.w	r9, #0
 800b0e2:	d002      	beq.n	800b0ea <__kernel_rem_pio2+0x5aa>
 800b0e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b0e8:	4619      	mov	r1, r3
 800b0ea:	9b04      	ldr	r3, [sp, #16]
 800b0ec:	e9c3 0100 	strd	r0, r1, [r3]
 800b0f0:	e793      	b.n	800b01a <__kernel_rem_pio2+0x4da>
 800b0f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b0f6:	f7f5 f8c1 	bl	800027c <__adddf3>
 800b0fa:	f108 38ff 	add.w	r8, r8, #4294967295
 800b0fe:	e7eb      	b.n	800b0d8 <__kernel_rem_pio2+0x598>
 800b100:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800b104:	f7f5 f8ba 	bl	800027c <__adddf3>
 800b108:	3c01      	subs	r4, #1
 800b10a:	e7c1      	b.n	800b090 <__kernel_rem_pio2+0x550>
 800b10c:	4602      	mov	r2, r0
 800b10e:	460b      	mov	r3, r1
 800b110:	e7c6      	b.n	800b0a0 <__kernel_rem_pio2+0x560>
 800b112:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800b116:	f7f5 f8b1 	bl	800027c <__adddf3>
 800b11a:	3401      	adds	r4, #1
 800b11c:	e7cb      	b.n	800b0b6 <__kernel_rem_pio2+0x576>
 800b11e:	ed35 7b02 	vldmdb	r5!, {d7}
 800b122:	ed8d 7b00 	vstr	d7, [sp]
 800b126:	ed95 7b02 	vldr	d7, [r5, #8]
 800b12a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b12e:	ec53 2b17 	vmov	r2, r3, d7
 800b132:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b136:	f7f5 f8a1 	bl	800027c <__adddf3>
 800b13a:	4602      	mov	r2, r0
 800b13c:	460b      	mov	r3, r1
 800b13e:	4606      	mov	r6, r0
 800b140:	460f      	mov	r7, r1
 800b142:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b146:	f7f5 f897 	bl	8000278 <__aeabi_dsub>
 800b14a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b14e:	f7f5 f895 	bl	800027c <__adddf3>
 800b152:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b156:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800b15a:	e9c5 6700 	strd	r6, r7, [r5]
 800b15e:	e771      	b.n	800b044 <__kernel_rem_pio2+0x504>
 800b160:	ed34 7b02 	vldmdb	r4!, {d7}
 800b164:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800b168:	ec51 0b17 	vmov	r0, r1, d7
 800b16c:	4652      	mov	r2, sl
 800b16e:	465b      	mov	r3, fp
 800b170:	ed8d 7b00 	vstr	d7, [sp]
 800b174:	f7f5 f882 	bl	800027c <__adddf3>
 800b178:	4602      	mov	r2, r0
 800b17a:	460b      	mov	r3, r1
 800b17c:	4606      	mov	r6, r0
 800b17e:	460f      	mov	r7, r1
 800b180:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b184:	f7f5 f878 	bl	8000278 <__aeabi_dsub>
 800b188:	4652      	mov	r2, sl
 800b18a:	465b      	mov	r3, fp
 800b18c:	f7f5 f876 	bl	800027c <__adddf3>
 800b190:	3d01      	subs	r5, #1
 800b192:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b196:	e9c4 6700 	strd	r6, r7, [r4]
 800b19a:	e757      	b.n	800b04c <__kernel_rem_pio2+0x50c>
 800b19c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b1a0:	f7f5 f86c 	bl	800027c <__adddf3>
 800b1a4:	f108 38ff 	add.w	r8, r8, #4294967295
 800b1a8:	e758      	b.n	800b05c <__kernel_rem_pio2+0x51c>
 800b1aa:	bf00      	nop
 800b1ac:	f3af 8000 	nop.w
	...
 800b1b8:	41700000 	.word	0x41700000
 800b1bc:	3e700000 	.word	0x3e700000
 800b1c0:	9b04      	ldr	r3, [sp, #16]
 800b1c2:	9a04      	ldr	r2, [sp, #16]
 800b1c4:	601d      	str	r5, [r3, #0]
 800b1c6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800b1ca:	605c      	str	r4, [r3, #4]
 800b1cc:	609f      	str	r7, [r3, #8]
 800b1ce:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800b1d2:	60d3      	str	r3, [r2, #12]
 800b1d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b1d8:	6110      	str	r0, [r2, #16]
 800b1da:	6153      	str	r3, [r2, #20]
 800b1dc:	e71d      	b.n	800b01a <__kernel_rem_pio2+0x4da>
 800b1de:	bf00      	nop

0800b1e0 <scalbn>:
 800b1e0:	b570      	push	{r4, r5, r6, lr}
 800b1e2:	ec55 4b10 	vmov	r4, r5, d0
 800b1e6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800b1ea:	4606      	mov	r6, r0
 800b1ec:	462b      	mov	r3, r5
 800b1ee:	b991      	cbnz	r1, 800b216 <scalbn+0x36>
 800b1f0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b1f4:	4323      	orrs	r3, r4
 800b1f6:	d03b      	beq.n	800b270 <scalbn+0x90>
 800b1f8:	4b33      	ldr	r3, [pc, #204]	@ (800b2c8 <scalbn+0xe8>)
 800b1fa:	4620      	mov	r0, r4
 800b1fc:	4629      	mov	r1, r5
 800b1fe:	2200      	movs	r2, #0
 800b200:	f7f5 f9f2 	bl	80005e8 <__aeabi_dmul>
 800b204:	4b31      	ldr	r3, [pc, #196]	@ (800b2cc <scalbn+0xec>)
 800b206:	429e      	cmp	r6, r3
 800b208:	4604      	mov	r4, r0
 800b20a:	460d      	mov	r5, r1
 800b20c:	da0f      	bge.n	800b22e <scalbn+0x4e>
 800b20e:	a326      	add	r3, pc, #152	@ (adr r3, 800b2a8 <scalbn+0xc8>)
 800b210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b214:	e01e      	b.n	800b254 <scalbn+0x74>
 800b216:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800b21a:	4291      	cmp	r1, r2
 800b21c:	d10b      	bne.n	800b236 <scalbn+0x56>
 800b21e:	4622      	mov	r2, r4
 800b220:	4620      	mov	r0, r4
 800b222:	4629      	mov	r1, r5
 800b224:	f7f5 f82a 	bl	800027c <__adddf3>
 800b228:	4604      	mov	r4, r0
 800b22a:	460d      	mov	r5, r1
 800b22c:	e020      	b.n	800b270 <scalbn+0x90>
 800b22e:	460b      	mov	r3, r1
 800b230:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800b234:	3936      	subs	r1, #54	@ 0x36
 800b236:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800b23a:	4296      	cmp	r6, r2
 800b23c:	dd0d      	ble.n	800b25a <scalbn+0x7a>
 800b23e:	2d00      	cmp	r5, #0
 800b240:	a11b      	add	r1, pc, #108	@ (adr r1, 800b2b0 <scalbn+0xd0>)
 800b242:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b246:	da02      	bge.n	800b24e <scalbn+0x6e>
 800b248:	a11b      	add	r1, pc, #108	@ (adr r1, 800b2b8 <scalbn+0xd8>)
 800b24a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b24e:	a318      	add	r3, pc, #96	@ (adr r3, 800b2b0 <scalbn+0xd0>)
 800b250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b254:	f7f5 f9c8 	bl	80005e8 <__aeabi_dmul>
 800b258:	e7e6      	b.n	800b228 <scalbn+0x48>
 800b25a:	1872      	adds	r2, r6, r1
 800b25c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800b260:	428a      	cmp	r2, r1
 800b262:	dcec      	bgt.n	800b23e <scalbn+0x5e>
 800b264:	2a00      	cmp	r2, #0
 800b266:	dd06      	ble.n	800b276 <scalbn+0x96>
 800b268:	f36f 531e 	bfc	r3, #20, #11
 800b26c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b270:	ec45 4b10 	vmov	d0, r4, r5
 800b274:	bd70      	pop	{r4, r5, r6, pc}
 800b276:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800b27a:	da08      	bge.n	800b28e <scalbn+0xae>
 800b27c:	2d00      	cmp	r5, #0
 800b27e:	a10a      	add	r1, pc, #40	@ (adr r1, 800b2a8 <scalbn+0xc8>)
 800b280:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b284:	dac3      	bge.n	800b20e <scalbn+0x2e>
 800b286:	a10e      	add	r1, pc, #56	@ (adr r1, 800b2c0 <scalbn+0xe0>)
 800b288:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b28c:	e7bf      	b.n	800b20e <scalbn+0x2e>
 800b28e:	3236      	adds	r2, #54	@ 0x36
 800b290:	f36f 531e 	bfc	r3, #20, #11
 800b294:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b298:	4620      	mov	r0, r4
 800b29a:	4b0d      	ldr	r3, [pc, #52]	@ (800b2d0 <scalbn+0xf0>)
 800b29c:	4629      	mov	r1, r5
 800b29e:	2200      	movs	r2, #0
 800b2a0:	e7d8      	b.n	800b254 <scalbn+0x74>
 800b2a2:	bf00      	nop
 800b2a4:	f3af 8000 	nop.w
 800b2a8:	c2f8f359 	.word	0xc2f8f359
 800b2ac:	01a56e1f 	.word	0x01a56e1f
 800b2b0:	8800759c 	.word	0x8800759c
 800b2b4:	7e37e43c 	.word	0x7e37e43c
 800b2b8:	8800759c 	.word	0x8800759c
 800b2bc:	fe37e43c 	.word	0xfe37e43c
 800b2c0:	c2f8f359 	.word	0xc2f8f359
 800b2c4:	81a56e1f 	.word	0x81a56e1f
 800b2c8:	43500000 	.word	0x43500000
 800b2cc:	ffff3cb0 	.word	0xffff3cb0
 800b2d0:	3c900000 	.word	0x3c900000
 800b2d4:	00000000 	.word	0x00000000

0800b2d8 <floor>:
 800b2d8:	ec51 0b10 	vmov	r0, r1, d0
 800b2dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b2e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2e4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800b2e8:	2e13      	cmp	r6, #19
 800b2ea:	460c      	mov	r4, r1
 800b2ec:	4605      	mov	r5, r0
 800b2ee:	4680      	mov	r8, r0
 800b2f0:	dc34      	bgt.n	800b35c <floor+0x84>
 800b2f2:	2e00      	cmp	r6, #0
 800b2f4:	da17      	bge.n	800b326 <floor+0x4e>
 800b2f6:	a332      	add	r3, pc, #200	@ (adr r3, 800b3c0 <floor+0xe8>)
 800b2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fc:	f7f4 ffbe 	bl	800027c <__adddf3>
 800b300:	2200      	movs	r2, #0
 800b302:	2300      	movs	r3, #0
 800b304:	f7f5 fc00 	bl	8000b08 <__aeabi_dcmpgt>
 800b308:	b150      	cbz	r0, 800b320 <floor+0x48>
 800b30a:	2c00      	cmp	r4, #0
 800b30c:	da55      	bge.n	800b3ba <floor+0xe2>
 800b30e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800b312:	432c      	orrs	r4, r5
 800b314:	2500      	movs	r5, #0
 800b316:	42ac      	cmp	r4, r5
 800b318:	4c2b      	ldr	r4, [pc, #172]	@ (800b3c8 <floor+0xf0>)
 800b31a:	bf08      	it	eq
 800b31c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800b320:	4621      	mov	r1, r4
 800b322:	4628      	mov	r0, r5
 800b324:	e023      	b.n	800b36e <floor+0x96>
 800b326:	4f29      	ldr	r7, [pc, #164]	@ (800b3cc <floor+0xf4>)
 800b328:	4137      	asrs	r7, r6
 800b32a:	ea01 0307 	and.w	r3, r1, r7
 800b32e:	4303      	orrs	r3, r0
 800b330:	d01d      	beq.n	800b36e <floor+0x96>
 800b332:	a323      	add	r3, pc, #140	@ (adr r3, 800b3c0 <floor+0xe8>)
 800b334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b338:	f7f4 ffa0 	bl	800027c <__adddf3>
 800b33c:	2200      	movs	r2, #0
 800b33e:	2300      	movs	r3, #0
 800b340:	f7f5 fbe2 	bl	8000b08 <__aeabi_dcmpgt>
 800b344:	2800      	cmp	r0, #0
 800b346:	d0eb      	beq.n	800b320 <floor+0x48>
 800b348:	2c00      	cmp	r4, #0
 800b34a:	bfbe      	ittt	lt
 800b34c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800b350:	4133      	asrlt	r3, r6
 800b352:	18e4      	addlt	r4, r4, r3
 800b354:	ea24 0407 	bic.w	r4, r4, r7
 800b358:	2500      	movs	r5, #0
 800b35a:	e7e1      	b.n	800b320 <floor+0x48>
 800b35c:	2e33      	cmp	r6, #51	@ 0x33
 800b35e:	dd0a      	ble.n	800b376 <floor+0x9e>
 800b360:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800b364:	d103      	bne.n	800b36e <floor+0x96>
 800b366:	4602      	mov	r2, r0
 800b368:	460b      	mov	r3, r1
 800b36a:	f7f4 ff87 	bl	800027c <__adddf3>
 800b36e:	ec41 0b10 	vmov	d0, r0, r1
 800b372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b376:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800b37a:	f04f 37ff 	mov.w	r7, #4294967295
 800b37e:	40df      	lsrs	r7, r3
 800b380:	4207      	tst	r7, r0
 800b382:	d0f4      	beq.n	800b36e <floor+0x96>
 800b384:	a30e      	add	r3, pc, #56	@ (adr r3, 800b3c0 <floor+0xe8>)
 800b386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b38a:	f7f4 ff77 	bl	800027c <__adddf3>
 800b38e:	2200      	movs	r2, #0
 800b390:	2300      	movs	r3, #0
 800b392:	f7f5 fbb9 	bl	8000b08 <__aeabi_dcmpgt>
 800b396:	2800      	cmp	r0, #0
 800b398:	d0c2      	beq.n	800b320 <floor+0x48>
 800b39a:	2c00      	cmp	r4, #0
 800b39c:	da0a      	bge.n	800b3b4 <floor+0xdc>
 800b39e:	2e14      	cmp	r6, #20
 800b3a0:	d101      	bne.n	800b3a6 <floor+0xce>
 800b3a2:	3401      	adds	r4, #1
 800b3a4:	e006      	b.n	800b3b4 <floor+0xdc>
 800b3a6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800b3aa:	2301      	movs	r3, #1
 800b3ac:	40b3      	lsls	r3, r6
 800b3ae:	441d      	add	r5, r3
 800b3b0:	4545      	cmp	r5, r8
 800b3b2:	d3f6      	bcc.n	800b3a2 <floor+0xca>
 800b3b4:	ea25 0507 	bic.w	r5, r5, r7
 800b3b8:	e7b2      	b.n	800b320 <floor+0x48>
 800b3ba:	2500      	movs	r5, #0
 800b3bc:	462c      	mov	r4, r5
 800b3be:	e7af      	b.n	800b320 <floor+0x48>
 800b3c0:	8800759c 	.word	0x8800759c
 800b3c4:	7e37e43c 	.word	0x7e37e43c
 800b3c8:	bff00000 	.word	0xbff00000
 800b3cc:	000fffff 	.word	0x000fffff

0800b3d0 <_init>:
 800b3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3d2:	bf00      	nop
 800b3d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3d6:	bc08      	pop	{r3}
 800b3d8:	469e      	mov	lr, r3
 800b3da:	4770      	bx	lr

0800b3dc <_fini>:
 800b3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3de:	bf00      	nop
 800b3e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3e2:	bc08      	pop	{r3}
 800b3e4:	469e      	mov	lr, r3
 800b3e6:	4770      	bx	lr
