Transfer Net,Driver,Receiver,R / F,Min Etch Delay (ns),Max Etch Delay (ns),AC-DC Slew Rate (V/ns),Corner,Edge #,Time (ns),Pulse Width (ns),Delay Variation (ns),Driver Probe Point,Receiver Node,Min Raw Etch Delay (ns),Max Raw Etch Delay (ns),Min Derate (ns),Max Derate (ns),Standard Load Delay (ns),Simulation,Ac Noise,Ac Noise Source,$T1:DELAY,PATTERN
ADR,designator1,designator2,F,0.301,1.401,1.091,SSSE,2,23.363,10.000,1.100,SL_PAD/,designator2_pad,2.820,3.920,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.233,0.948,1.680,SSSE,3,33.234,10.000,0.715,SL_PAD/,designator2_pad,2.823,3.538,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.302,1.401,1.092,SSSE,4,43.364,10.000,1.099,SL_PAD/,designator2_pad,2.821,3.920,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.234,0.947,1.683,SSSE,5,53.234,10.000,0.713,SL_PAD/,designator2_pad,2.824,3.537,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.302,1.402,1.091,SSSE,6,63.364,10.000,1.100,SL_PAD/,designator2_pad,2.821,3.921,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.233,0.947,1.681,SSSE,7,73.234,10.000,0.714,SL_PAD/,designator2_pad,2.823,3.537,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.303,1.403,1.091,SSSE,8,83.365,10.000,1.100,SL_PAD/,designator2_pad,2.822,3.922,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.234,0.948,1.682,SSSE,9,93.234,10.000,0.714,SL_PAD/,designator2_pad,2.824,3.538,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.303,1.403,1.091,SSSE,10,103.365,10.000,1.100,SL_PAD/,designator2_pad,2.822,3.922,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.234,0.948,1.681,SSSE,11,113.234,10.000,0.714,SL_PAD/,designator2_pad,2.824,3.538,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.303,1.402,1.092,SSSE,12,123.366,10.000,1.099,SL_PAD/,designator2_pad,2.822,3.921,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.234,0.948,1.680,SSSE,13,133.233,10.000,0.714,SL_PAD/,designator2_pad,2.824,3.538,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.302,1.403,1.090,SSSE,14,143.364,10.000,1.101,SL_PAD/,designator2_pad,2.821,3.922,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.233,0.949,1.675,SSSE,15,153.235,10.000,0.716,SL_PAD/,designator2_pad,2.823,3.539,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.534,1.496,1.247,SSSE,2,23.513,10.000,0.962,SL_PAD/,designator2_pad,3.053,4.015,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.405,1.135,1.645,SSSE,3,33.424,10.000,0.730,SL_PAD/,designator2_pad,2.995,3.725,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.535,1.500,1.243,SSSE,4,43.515,10.000,0.965,SL_PAD/,designator2_pad,3.054,4.019,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.405,1.135,1.645,SSSE,5,53.424,10.000,0.730,SL_PAD/,designator2_pad,2.995,3.725,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.534,1.499,1.243,SSSE,6,63.514,10.000,0.965,SL_PAD/,designator2_pad,3.053,4.018,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.404,1.135,1.643,SSSE,7,73.424,10.000,0.731,SL_PAD/,designator2_pad,2.994,3.725,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.535,1.501,1.242,SSSE,8,83.515,10.000,0.966,SL_PAD/,designator2_pad,3.054,4.020,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.406,1.135,1.645,SSSE,9,93.424,10.000,0.729,SL_PAD/,designator2_pad,2.996,3.725,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.535,1.500,1.244,SSSE,10,103.515,10.000,0.965,SL_PAD/,designator2_pad,3.054,4.019,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.405,1.135,1.643,SSSE,11,113.425,10.000,0.730,SL_PAD/,designator2_pad,2.995,3.725,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.534,1.498,1.245,SSSE,12,123.515,10.000,0.964,SL_PAD/,designator2_pad,3.053,4.017,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.404,1.136,1.641,SSSE,13,133.424,10.000,0.732,SL_PAD/,designator2_pad,2.994,3.726,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.533,1.497,1.246,SSSE,14,143.515,10.000,0.964,SL_PAD/,designator2_pad,3.052,4.016,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.405,1.134,1.645,SSSE,15,153.424,10.000,0.729,SL_PAD/,designator2_pad,2.995,3.724,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.664,1.559,1.341,SSSE,2,23.686,10.000,0.895,SL_PAD/,designator2_pad,3.183,4.078,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.532,1.275,1.614,SSSE,3,33.556,10.000,0.743,SL_PAD/,designator2_pad,3.122,3.865,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.666,1.560,1.343,SSSE,4,43.688,10.000,0.894,SL_PAD/,designator2_pad,3.185,4.079,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.531,1.275,1.613,SSSE,5,53.556,10.000,0.744,SL_PAD/,designator2_pad,3.121,3.865,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.667,1.560,1.344,SSSE,6,63.688,10.000,0.893,SL_PAD/,designator2_pad,3.186,4.079,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.533,1.275,1.618,SSSE,7,73.555,10.000,0.742,SL_PAD/,designator2_pad,3.123,3.865,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.667,1.560,1.343,SSSE,8,83.688,10.000,0.893,SL_PAD/,designator2_pad,3.186,4.079,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.532,1.275,1.613,SSSE,9,93.556,10.000,0.743,SL_PAD/,designator2_pad,3.122,3.865,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.667,1.561,1.342,SSSE,10,103.688,10.000,0.894,SL_PAD/,designator2_pad,3.186,4.080,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.532,1.275,1.614,SSSE,11,113.555,10.000,0.743,SL_PAD/,designator2_pad,3.122,3.865,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.667,1.560,1.343,SSSE,12,123.688,10.000,0.893,SL_PAD/,designator2_pad,3.186,4.079,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.531,1.275,1.615,SSSE,13,133.556,10.000,0.744,SL_PAD/,designator2_pad,3.121,3.865,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.666,1.560,1.343,SSSE,14,143.688,10.000,0.894,SL_PAD/,designator2_pad,3.185,4.079,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.531,1.276,1.612,SSSE,15,153.556,10.000,0.745,SL_PAD/,designator2_pad,3.121,3.866,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.825,1.703,1.367,SSSE,2,23.816,10.000,0.878,SL_PAD/,designator2_pad,3.344,4.222,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.727,1.456,1.646,SSSE,3,33.739,10.000,0.729,SL_PAD/,designator2_pad,3.317,4.046,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.707,1.363,SSSE,4,43.819,10.000,0.881,SL_PAD/,designator2_pad,3.345,4.226,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.728,1.455,1.651,SSSE,5,53.739,10.000,0.727,SL_PAD/,designator2_pad,3.318,4.045,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.706,1.363,SSSE,6,63.819,10.000,0.880,SL_PAD/,designator2_pad,3.345,4.225,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.728,1.455,1.649,SSSE,7,73.739,10.000,0.727,SL_PAD/,designator2_pad,3.318,4.045,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.706,1.364,SSSE,8,83.819,10.000,0.880,SL_PAD/,designator2_pad,3.345,4.225,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.727,1.455,1.649,SSSE,9,93.739,10.000,0.728,SL_PAD/,designator2_pad,3.317,4.045,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.706,1.363,SSSE,10,103.819,10.000,0.880,SL_PAD/,designator2_pad,3.345,4.225,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.729,1.455,1.653,SSSE,11,113.739,10.000,0.726,SL_PAD/,designator2_pad,3.319,4.045,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.706,1.363,SSSE,12,123.819,10.000,0.880,SL_PAD/,designator2_pad,3.345,4.225,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.728,1.456,1.648,SSSE,13,133.739,10.000,0.728,SL_PAD/,designator2_pad,3.318,4.046,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.706,1.364,SSSE,14,143.820,10.000,0.880,SL_PAD/,designator2_pad,3.345,4.225,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.728,1.455,1.650,SSSE,15,153.739,10.000,0.727,SL_PAD/,designator2_pad,3.318,4.045,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,1.070,1.890,1.463,SSSE,2,24.039,10.000,0.820,SL_PAD/,designator2_pad,3.589,4.409,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.981,1.674,1.732,SSSE,3,33.979,10.000,0.693,SL_PAD/,designator2_pad,3.571,4.264,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,1.065,1.887,1.460,SSSE,4,44.035,10.000,0.822,SL_PAD/,designator2_pad,3.584,4.406,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.981,1.675,1.729,SSSE,5,53.978,10.000,0.694,SL_PAD/,designator2_pad,3.571,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,1.065,1.887,1.460,SSSE,6,64.035,10.000,0.822,SL_PAD/,designator2_pad,3.584,4.406,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.981,1.675,1.730,SSSE,7,73.977,10.000,0.694,SL_PAD/,designator2_pad,3.571,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,1.066,1.889,1.459,SSSE,8,84.034,10.000,0.823,SL_PAD/,designator2_pad,3.585,4.408,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.981,1.675,1.727,SSSE,9,93.978,10.000,0.694,SL_PAD/,designator2_pad,3.571,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,1.065,1.888,1.458,SSSE,10,104.034,10.000,0.823,SL_PAD/,designator2_pad,3.584,4.407,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.981,1.675,1.728,SSSE,11,113.978,10.000,0.694,SL_PAD/,designator2_pad,3.571,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,1.065,1.887,1.460,SSSE,12,124.034,10.000,0.822,SL_PAD/,designator2_pad,3.584,4.406,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.981,1.675,1.729,SSSE,13,133.978,10.000,0.694,SL_PAD/,designator2_pad,3.571,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,1.065,1.888,1.459,SSSE,14,144.034,10.000,0.823,SL_PAD/,designator2_pad,3.584,4.407,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.982,1.675,1.730,SSSE,15,153.978,10.000,0.693,SL_PAD/,designator2_pad,3.572,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.200,0.490,4.140,FFFE,2,21.937,10.000,0.290,SL_PAD/,designator2_pad,1.735,2.025,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.197,0.513,3.795,FFFE,3,31.875,10.000,0.316,SL_PAD/,designator2_pad,1.660,1.976,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.200,0.492,4.122,FFFE,4,41.938,10.000,0.292,SL_PAD/,designator2_pad,1.735,2.027,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.197,0.512,3.809,FFFE,5,51.875,10.000,0.315,SL_PAD/,designator2_pad,1.660,1.975,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.200,0.491,4.120,FFFE,6,61.939,10.000,0.291,SL_PAD/,designator2_pad,1.735,2.026,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.197,0.512,3.801,FFFE,7,71.875,10.000,0.315,SL_PAD/,designator2_pad,1.660,1.975,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.201,0.490,4.145,FFFE,8,81.938,10.000,0.289,SL_PAD/,designator2_pad,1.736,2.025,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.198,0.514,3.803,FFFE,9,91.875,10.000,0.316,SL_PAD/,designator2_pad,1.661,1.977,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.201,0.492,4.125,FFFE,10,101.939,10.000,0.291,SL_PAD/,designator2_pad,1.736,2.027,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.198,0.513,3.805,FFFE,11,111.875,10.000,0.315,SL_PAD/,designator2_pad,1.661,1.976,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.200,0.490,4.142,FFFE,12,121.938,10.000,0.290,SL_PAD/,designator2_pad,1.735,2.025,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.197,0.513,3.806,FFFE,13,131.876,10.000,0.316,SL_PAD/,designator2_pad,1.660,1.976,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.199,0.491,4.112,FFFE,14,141.939,10.000,0.292,SL_PAD/,designator2_pad,1.734,2.026,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.198,0.513,3.799,FFFE,15,151.876,10.000,0.315,SL_PAD/,designator2_pad,1.661,1.976,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.331,0.648,3.778,FFFE,2,22.075,10.000,0.317,SL_PAD/,designator2_pad,1.866,2.183,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.336,0.659,3.720,FFFE,3,32.016,10.000,0.323,SL_PAD/,designator2_pad,1.799,2.122,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.332,0.649,3.787,FFFE,4,42.076,10.000,0.317,SL_PAD/,designator2_pad,1.867,2.184,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.337,0.659,3.725,FFFE,5,52.016,10.000,0.322,SL_PAD/,designator2_pad,1.800,2.122,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.332,0.649,3.788,FFFE,6,62.076,10.000,0.317,SL_PAD/,designator2_pad,1.867,2.184,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.337,0.660,3.717,FFFE,7,72.016,10.000,0.323,SL_PAD/,designator2_pad,1.800,2.123,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.332,0.649,3.788,FFFE,8,82.076,10.000,0.317,SL_PAD/,designator2_pad,1.867,2.184,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.336,0.660,3.711,FFFE,9,92.016,10.000,0.324,SL_PAD/,designator2_pad,1.799,2.123,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.332,0.649,3.783,FFFE,10,102.077,10.000,0.317,SL_PAD/,designator2_pad,1.867,2.184,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.338,0.660,3.732,FFFE,11,112.016,10.000,0.322,SL_PAD/,designator2_pad,1.801,2.123,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.332,0.648,3.794,FFFE,12,122.076,10.000,0.316,SL_PAD/,designator2_pad,1.867,2.183,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.337,0.660,3.711,FFFE,13,132.016,10.000,0.323,SL_PAD/,designator2_pad,1.800,2.123,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.332,0.649,3.791,FFFE,14,142.076,10.000,0.317,SL_PAD/,designator2_pad,1.867,2.184,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.336,0.660,3.710,FFFE,15,152.016,10.000,0.324,SL_PAD/,designator2_pad,1.799,2.123,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.532,0.838,3.922,FFFE,2,22.277,10.000,0.306,SL_PAD/,designator2_pad,2.067,2.373,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.532,0.842,3.870,FFFE,3,32.208,10.000,0.310,SL_PAD/,designator2_pad,1.995,2.305,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.532,0.839,3.910,FFFE,4,42.278,10.000,0.307,SL_PAD/,designator2_pad,2.067,2.374,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.533,0.843,3.869,FFFE,5,52.209,10.000,0.310,SL_PAD/,designator2_pad,1.996,2.306,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.531,0.840,3.890,FFFE,6,62.277,10.000,0.309,SL_PAD/,designator2_pad,2.066,2.375,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.532,0.843,3.861,FFFE,7,72.211,10.000,0.311,SL_PAD/,designator2_pad,1.995,2.306,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.532,0.839,3.905,FFFE,8,82.278,10.000,0.307,SL_PAD/,designator2_pad,2.067,2.374,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.534,0.843,3.880,FFFE,9,92.209,10.000,0.309,SL_PAD/,designator2_pad,1.997,2.306,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.532,0.839,3.904,FFFE,10,102.278,10.000,0.307,SL_PAD/,designator2_pad,2.067,2.374,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.533,0.843,3.870,FFFE,11,112.209,10.000,0.310,SL_PAD/,designator2_pad,1.996,2.306,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.533,0.840,3.902,FFFE,12,122.278,10.000,0.307,SL_PAD/,designator2_pad,2.068,2.375,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.533,0.843,3.866,FFFE,13,132.209,10.000,0.310,SL_PAD/,designator2_pad,1.996,2.306,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.532,0.839,3.908,FFFE,14,142.278,10.000,0.307,SL_PAD/,designator2_pad,2.067,2.374,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.533,0.843,3.873,FFFE,15,152.209,10.000,0.310,SL_PAD/,designator2_pad,1.996,2.306,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.704,1.012,3.887,FFFE,2,22.451,10.000,0.308,SL_PAD/,designator2_pad,2.239,2.547,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.696,1.004,3.902,FFFE,3,32.367,10.000,0.308,SL_PAD/,designator2_pad,2.159,2.467,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.705,1.013,3.888,FFFE,4,42.451,10.000,0.308,SL_PAD/,designator2_pad,2.240,2.548,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.697,1.005,3.895,FFFE,5,52.367,10.000,0.308,SL_PAD/,designator2_pad,2.160,2.468,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.706,1.012,3.916,FFFE,6,62.451,10.000,0.306,SL_PAD/,designator2_pad,2.241,2.547,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.697,1.004,3.902,FFFE,7,72.367,10.000,0.307,SL_PAD/,designator2_pad,2.160,2.467,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.706,1.013,3.912,FFFE,8,82.451,10.000,0.307,SL_PAD/,designator2_pad,2.241,2.548,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.696,1.004,3.896,FFFE,9,92.367,10.000,0.308,SL_PAD/,designator2_pad,2.159,2.467,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.705,1.013,3.903,FFFE,10,102.451,10.000,0.308,SL_PAD/,designator2_pad,2.240,2.548,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.696,1.004,3.897,FFFE,11,112.366,10.000,0.308,SL_PAD/,designator2_pad,2.159,2.467,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.706,1.012,3.915,FFFE,12,122.451,10.000,0.306,SL_PAD/,designator2_pad,2.241,2.547,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.696,1.005,3.893,FFFE,13,132.367,10.000,0.309,SL_PAD/,designator2_pad,2.159,2.468,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.705,1.013,3.901,FFFE,14,142.451,10.000,0.308,SL_PAD/,designator2_pad,2.240,2.548,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.696,1.005,3.890,FFFE,15,152.367,10.000,0.309,SL_PAD/,designator2_pad,2.159,2.468,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.126,4.000,FFFE,2,22.563,10.000,0.300,SL_PAD/,designator2_pad,2.361,2.661,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.824,1.143,3.759,FFFE,3,32.501,10.000,0.319,SL_PAD/,designator2_pad,2.287,2.606,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.826,1.127,3.987,FFFE,4,42.563,10.000,0.301,SL_PAD/,designator2_pad,2.361,2.662,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.825,1.144,3.762,FFFE,5,52.501,10.000,0.319,SL_PAD/,designator2_pad,2.288,2.607,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.826,1.127,3.990,FFFE,6,62.563,10.000,0.301,SL_PAD/,designator2_pad,2.361,2.662,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.826,1.144,3.765,FFFE,7,72.501,10.000,0.318,SL_PAD/,designator2_pad,2.289,2.607,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.826,1.127,3.984,FFFE,8,82.564,10.000,0.301,SL_PAD/,designator2_pad,2.361,2.662,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.825,1.144,3.752,FFFE,9,92.501,10.000,0.319,SL_PAD/,designator2_pad,2.288,2.607,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.826,1.128,3.973,FFFE,10,102.564,10.000,0.302,SL_PAD/,designator2_pad,2.361,2.663,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.826,1.145,3.762,FFFE,11,112.501,10.000,0.319,SL_PAD/,designator2_pad,2.289,2.608,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.825,1.127,3.977,FFFE,12,122.564,10.000,0.302,SL_PAD/,designator2_pad,2.360,2.662,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.827,1.145,3.771,FFFE,13,132.502,10.000,0.318,SL_PAD/,designator2_pad,2.290,2.608,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.826,1.126,3.994,FFFE,14,142.563,10.000,0.300,SL_PAD/,designator2_pad,2.361,2.661,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.827,1.145,3.768,FFFE,15,152.502,10.000,0.318,SL_PAD/,designator2_pad,2.290,2.608,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.303,1.390,1.105,SSSE,2,23.364,10.000,1.087,SL_PAD/,designator2_pad,2.822,3.909,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.234,0.950,1.676,SSSE,3,33.233,10.000,0.716,SL_PAD/,designator2_pad,2.824,3.540,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.306,1.390,1.107,SSSE,4,43.363,10.000,1.084,SL_PAD/,designator2_pad,2.825,3.909,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.234,0.949,1.679,SSSE,5,53.233,10.000,0.715,SL_PAD/,designator2_pad,2.824,3.539,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.306,1.389,1.108,SSSE,6,63.362,10.000,1.083,SL_PAD/,designator2_pad,2.825,3.908,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.234,0.949,1.679,SSSE,7,73.233,10.000,0.715,SL_PAD/,designator2_pad,2.824,3.539,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.305,1.389,1.106,SSSE,8,83.361,10.000,1.084,SL_PAD/,designator2_pad,2.824,3.908,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.235,0.948,1.682,SSSE,9,93.233,10.000,0.713,SL_PAD/,designator2_pad,2.825,3.538,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.304,1.389,1.106,SSSE,10,103.361,10.000,1.085,SL_PAD/,designator2_pad,2.823,3.908,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.234,0.949,1.678,SSSE,11,113.233,10.000,0.715,SL_PAD/,designator2_pad,2.824,3.539,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.305,1.391,1.105,SSSE,12,123.365,10.000,1.086,SL_PAD/,designator2_pad,2.824,3.910,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.234,0.950,1.676,SSSE,13,133.233,10.000,0.716,SL_PAD/,designator2_pad,2.824,3.540,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.306,1.389,1.107,SSSE,14,143.362,10.000,1.083,SL_PAD/,designator2_pad,2.825,3.908,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.233,0.949,1.676,SSSE,15,153.233,10.000,0.716,SL_PAD/,designator2_pad,2.823,3.539,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.535,1.544,1.189,SSSE,2,23.513,10.000,1.009,SL_PAD/,designator2_pad,3.054,4.063,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.404,1.139,1.634,SSSE,3,33.421,10.000,0.735,SL_PAD/,designator2_pad,2.994,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.535,1.546,1.187,SSSE,4,43.513,10.000,1.011,SL_PAD/,designator2_pad,3.054,4.065,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.405,1.139,1.635,SSSE,5,53.421,10.000,0.734,SL_PAD/,designator2_pad,2.995,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.536,1.553,1.180,SSSE,6,63.513,10.000,1.017,SL_PAD/,designator2_pad,3.055,4.072,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.404,1.139,1.634,SSSE,7,73.422,10.000,0.735,SL_PAD/,designator2_pad,2.994,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.535,1.553,1.179,SSSE,8,83.513,10.000,1.018,SL_PAD/,designator2_pad,3.054,4.072,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.404,1.139,1.632,SSSE,9,93.422,10.000,0.735,SL_PAD/,designator2_pad,2.994,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.536,1.551,1.182,SSSE,10,103.513,10.000,1.015,SL_PAD/,designator2_pad,3.055,4.070,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.404,1.139,1.634,SSSE,11,113.422,10.000,0.735,SL_PAD/,designator2_pad,2.994,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.535,1.554,1.177,SSSE,12,123.513,10.000,1.019,SL_PAD/,designator2_pad,3.054,4.073,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.405,1.139,1.634,SSSE,13,133.421,10.000,0.734,SL_PAD/,designator2_pad,2.995,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.536,1.551,1.182,SSSE,14,143.513,10.000,1.015,SL_PAD/,designator2_pad,3.055,4.070,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.404,1.139,1.633,SSSE,15,153.422,10.000,0.735,SL_PAD/,designator2_pad,2.994,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.667,1.567,1.334,SSSE,2,23.687,10.000,0.900,SL_PAD/,designator2_pad,3.186,4.086,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.533,1.277,1.614,SSSE,3,33.552,10.000,0.744,SL_PAD/,designator2_pad,3.123,3.867,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.669,1.568,1.334,SSSE,4,43.689,10.000,0.899,SL_PAD/,designator2_pad,3.188,4.087,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.533,1.277,1.614,SSSE,5,53.552,10.000,0.744,SL_PAD/,designator2_pad,3.123,3.867,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.669,1.567,1.336,SSSE,6,63.689,10.000,0.898,SL_PAD/,designator2_pad,3.188,4.086,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.533,1.277,1.613,SSSE,7,73.552,10.000,0.744,SL_PAD/,designator2_pad,3.123,3.867,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.669,1.569,1.334,SSSE,8,83.689,10.000,0.900,SL_PAD/,designator2_pad,3.188,4.088,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.533,1.277,1.614,SSSE,9,93.552,10.000,0.744,SL_PAD/,designator2_pad,3.123,3.867,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.669,1.568,1.336,SSSE,10,103.689,10.000,0.899,SL_PAD/,designator2_pad,3.188,4.087,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.534,1.277,1.615,SSSE,11,113.552,10.000,0.743,SL_PAD/,designator2_pad,3.124,3.867,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.669,1.569,1.332,SSSE,12,123.689,10.000,0.900,SL_PAD/,designator2_pad,3.188,4.088,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.534,1.277,1.615,SSSE,13,133.553,10.000,0.743,SL_PAD/,designator2_pad,3.124,3.867,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.669,1.569,1.334,SSSE,14,143.688,10.000,0.900,SL_PAD/,designator2_pad,3.188,4.088,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.533,1.276,1.615,SSSE,15,153.553,10.000,0.743,SL_PAD/,designator2_pad,3.123,3.866,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.824,1.710,1.355,SSSE,2,23.820,10.000,0.886,SL_PAD/,designator2_pad,3.343,4.229,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.723,1.459,1.630,SSSE,3,33.739,10.000,0.736,SL_PAD/,designator2_pad,3.313,4.049,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.825,1.715,1.349,SSSE,4,43.823,10.000,0.890,SL_PAD/,designator2_pad,3.344,4.234,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.722,1.457,1.632,SSSE,5,53.738,10.000,0.735,SL_PAD/,designator2_pad,3.312,4.047,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.825,1.715,1.347,SSSE,6,63.823,10.000,0.890,SL_PAD/,designator2_pad,3.344,4.234,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.721,1.458,1.628,SSSE,7,73.737,10.000,0.737,SL_PAD/,designator2_pad,3.311,4.048,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.824,1.714,1.349,SSSE,8,83.822,10.000,0.890,SL_PAD/,designator2_pad,3.343,4.233,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.722,1.458,1.630,SSSE,9,93.739,10.000,0.736,SL_PAD/,designator2_pad,3.312,4.048,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.825,1.715,1.348,SSSE,10,103.823,10.000,0.890,SL_PAD/,designator2_pad,3.344,4.234,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.722,1.459,1.627,SSSE,11,113.738,10.000,0.737,SL_PAD/,designator2_pad,3.312,4.049,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.824,1.715,1.348,SSSE,12,123.822,10.000,0.891,SL_PAD/,designator2_pad,3.343,4.234,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.722,1.458,1.631,SSSE,13,133.738,10.000,0.736,SL_PAD/,designator2_pad,3.312,4.048,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.825,1.715,1.348,SSSE,14,143.823,10.000,0.890,SL_PAD/,designator2_pad,3.344,4.234,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.721,1.459,1.627,SSSE,15,153.737,10.000,0.738,SL_PAD/,designator2_pad,3.311,4.049,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,1.071,1.894,1.457,SSSE,2,24.042,10.000,0.823,SL_PAD/,designator2_pad,3.590,4.413,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.988,1.675,1.746,SSSE,3,33.979,10.000,0.687,SL_PAD/,designator2_pad,3.578,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,1.067,1.894,1.452,SSSE,4,44.040,10.000,0.827,SL_PAD/,designator2_pad,3.586,4.413,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.989,1.677,1.746,SSSE,5,53.978,10.000,0.688,SL_PAD/,designator2_pad,3.579,4.267,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,1.067,1.894,1.451,SSSE,6,64.040,10.000,0.827,SL_PAD/,designator2_pad,3.586,4.413,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.988,1.676,1.744,SSSE,7,73.978,10.000,0.688,SL_PAD/,designator2_pad,3.578,4.266,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,1.068,1.894,1.452,SSSE,8,84.041,10.000,0.826,SL_PAD/,designator2_pad,3.587,4.413,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.987,1.676,1.742,SSSE,9,93.978,10.000,0.689,SL_PAD/,designator2_pad,3.577,4.266,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,1.067,1.894,1.452,SSSE,10,104.041,10.000,0.827,SL_PAD/,designator2_pad,3.586,4.413,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.989,1.676,1.747,SSSE,11,113.978,10.000,0.687,SL_PAD/,designator2_pad,3.579,4.266,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,1.068,1.894,1.452,SSSE,12,124.040,10.000,0.826,SL_PAD/,designator2_pad,3.587,4.413,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.989,1.676,1.748,SSSE,13,133.978,10.000,0.687,SL_PAD/,designator2_pad,3.579,4.266,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,1.068,1.895,1.451,SSSE,14,144.041,10.000,0.827,SL_PAD/,designator2_pad,3.587,4.414,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.990,1.676,1.748,SSSE,15,153.978,10.000,0.686,SL_PAD/,designator2_pad,3.580,4.266,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.196,0.484,4.163,FFFE,2,21.930,10.000,0.288,SL_PAD/,designator2_pad,1.731,2.019,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.187,0.509,3.727,FFFE,3,31.867,10.000,0.322,SL_PAD/,designator2_pad,1.650,1.972,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.196,0.484,4.162,FFFE,4,41.932,10.000,0.288,SL_PAD/,designator2_pad,1.731,2.019,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.187,0.508,3.730,FFFE,5,51.867,10.000,0.321,SL_PAD/,designator2_pad,1.650,1.971,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.195,0.485,4.130,FFFE,6,61.931,10.000,0.290,SL_PAD/,designator2_pad,1.730,2.020,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.187,0.509,3.732,FFFE,7,71.868,10.000,0.322,SL_PAD/,designator2_pad,1.650,1.972,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.197,0.485,4.160,FFFE,8,81.932,10.000,0.288,SL_PAD/,designator2_pad,1.732,2.020,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.188,0.509,3.731,FFFE,9,91.868,10.000,0.321,SL_PAD/,designator2_pad,1.651,1.972,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.196,0.485,4.155,FFFE,10,101.932,10.000,0.289,SL_PAD/,designator2_pad,1.731,2.020,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.188,0.509,3.741,FFFE,11,111.868,10.000,0.321,SL_PAD/,designator2_pad,1.651,1.972,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.196,0.484,4.170,FFFE,12,121.931,10.000,0.288,SL_PAD/,designator2_pad,1.731,2.019,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.188,0.509,3.745,FFFE,13,131.868,10.000,0.321,SL_PAD/,designator2_pad,1.651,1.972,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.197,0.484,4.179,FFFE,14,141.931,10.000,0.287,SL_PAD/,designator2_pad,1.732,2.019,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.188,0.510,3.729,FFFE,15,151.867,10.000,0.322,SL_PAD/,designator2_pad,1.651,1.973,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.330,0.641,3.858,FFFE,2,22.069,10.000,0.311,SL_PAD/,designator2_pad,1.865,2.176,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.329,0.666,3.561,FFFE,3,32.015,10.000,0.337,SL_PAD/,designator2_pad,1.792,2.129,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.331,0.642,3.859,FFFE,4,42.070,10.000,0.311,SL_PAD/,designator2_pad,1.866,2.177,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.329,0.666,3.565,FFFE,5,52.015,10.000,0.337,SL_PAD/,designator2_pad,1.792,2.129,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.331,0.641,3.864,FFFE,6,62.070,10.000,0.310,SL_PAD/,designator2_pad,1.866,2.176,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.330,0.667,3.562,FFFE,7,72.016,10.000,0.337,SL_PAD/,designator2_pad,1.793,2.130,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.330,0.642,3.853,FFFE,8,82.070,10.000,0.312,SL_PAD/,designator2_pad,1.865,2.177,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.329,0.666,3.559,FFFE,9,92.017,10.000,0.337,SL_PAD/,designator2_pad,1.792,2.129,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.331,0.642,3.853,FFFE,10,102.071,10.000,0.311,SL_PAD/,designator2_pad,1.866,2.177,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.329,0.666,3.562,FFFE,11,112.017,10.000,0.337,SL_PAD/,designator2_pad,1.792,2.129,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.331,0.641,3.863,FFFE,12,122.070,10.000,0.310,SL_PAD/,designator2_pad,1.866,2.176,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.331,0.667,3.576,FFFE,13,132.016,10.000,0.336,SL_PAD/,designator2_pad,1.794,2.130,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.331,0.642,3.859,FFFE,14,142.071,10.000,0.311,SL_PAD/,designator2_pad,1.866,2.177,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.329,0.666,3.560,FFFE,15,152.017,10.000,0.337,SL_PAD/,designator2_pad,1.792,2.129,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.529,0.828,4.016,FFFE,2,22.268,10.000,0.299,SL_PAD/,designator2_pad,2.064,2.363,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.525,0.835,3.867,FFFE,3,32.200,10.000,0.310,SL_PAD/,designator2_pad,1.988,2.298,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.529,0.829,3.999,FFFE,4,42.269,10.000,0.300,SL_PAD/,designator2_pad,2.064,2.364,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.524,0.836,3.841,FFFE,5,52.201,10.000,0.312,SL_PAD/,designator2_pad,1.987,2.299,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.529,0.829,4.010,FFFE,6,62.269,10.000,0.300,SL_PAD/,designator2_pad,2.064,2.364,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.525,0.837,3.853,FFFE,7,72.200,10.000,0.312,SL_PAD/,designator2_pad,1.988,2.300,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.529,0.830,3.988,FFFE,8,82.270,10.000,0.301,SL_PAD/,designator2_pad,2.064,2.365,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.526,0.837,3.864,FFFE,9,92.201,10.000,0.311,SL_PAD/,designator2_pad,1.989,2.300,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.529,0.830,3.984,FFFE,10,102.269,10.000,0.301,SL_PAD/,designator2_pad,2.064,2.365,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.526,0.837,3.861,FFFE,11,112.201,10.000,0.311,SL_PAD/,designator2_pad,1.989,2.300,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.530,0.829,4.013,FFFE,12,122.269,10.000,0.299,SL_PAD/,designator2_pad,2.065,2.364,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.525,0.837,3.842,FFFE,13,132.201,10.000,0.312,SL_PAD/,designator2_pad,1.988,2.300,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.529,0.829,3.993,FFFE,14,142.270,10.000,0.300,SL_PAD/,designator2_pad,2.064,2.364,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.525,0.836,3.847,FFFE,15,152.202,10.000,0.311,SL_PAD/,designator2_pad,1.988,2.299,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.701,1.004,3.953,FFFE,2,22.441,10.000,0.303,SL_PAD/,designator2_pad,2.236,2.539,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.675,1.001,3.677,FFFE,3,32.357,10.000,0.326,SL_PAD/,designator2_pad,2.138,2.464,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.699,1.006,3.900,FFFE,4,42.442,10.000,0.307,SL_PAD/,designator2_pad,2.234,2.541,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.676,1.003,3.669,FFFE,5,52.358,10.000,0.327,SL_PAD/,designator2_pad,2.139,2.466,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.700,1.005,3.927,FFFE,6,62.442,10.000,0.305,SL_PAD/,designator2_pad,2.235,2.540,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.675,1.002,3.667,FFFE,7,72.358,10.000,0.327,SL_PAD/,designator2_pad,2.138,2.465,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.700,1.006,3.925,FFFE,8,82.441,10.000,0.306,SL_PAD/,designator2_pad,2.235,2.541,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.675,1.002,3.667,FFFE,9,92.359,10.000,0.327,SL_PAD/,designator2_pad,2.138,2.465,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.699,1.005,3.922,FFFE,10,102.442,10.000,0.306,SL_PAD/,designator2_pad,2.234,2.540,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.675,1.002,3.670,FFFE,11,112.358,10.000,0.327,SL_PAD/,designator2_pad,2.138,2.465,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.700,1.006,3.919,FFFE,12,122.442,10.000,0.306,SL_PAD/,designator2_pad,2.235,2.541,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.676,1.003,3.671,FFFE,13,132.357,10.000,0.327,SL_PAD/,designator2_pad,2.139,2.466,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.700,1.005,3.928,FFFE,14,142.442,10.000,0.305,SL_PAD/,designator2_pad,2.235,2.540,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.675,1.002,3.667,FFFE,15,152.358,10.000,0.327,SL_PAD/,designator2_pad,2.138,2.465,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.818,1.120,3.976,FFFE,2,22.554,10.000,0.302,SL_PAD/,designator2_pad,2.353,2.655,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.814,1.132,3.777,FFFE,3,32.489,10.000,0.318,SL_PAD/,designator2_pad,2.277,2.595,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.817,1.122,3.943,FFFE,4,42.554,10.000,0.305,SL_PAD/,designator2_pad,2.352,2.657,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.813,1.132,3.767,FFFE,5,52.490,10.000,0.319,SL_PAD/,designator2_pad,2.276,2.595,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.818,1.122,3.951,FFFE,6,62.554,10.000,0.304,SL_PAD/,designator2_pad,2.353,2.657,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.815,1.132,3.782,FFFE,7,72.490,10.000,0.317,SL_PAD/,designator2_pad,2.278,2.595,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.818,1.121,3.959,FFFE,8,82.554,10.000,0.303,SL_PAD/,designator2_pad,2.353,2.656,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.814,1.133,3.771,FFFE,9,92.490,10.000,0.319,SL_PAD/,designator2_pad,2.277,2.596,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.818,1.122,3.948,FFFE,10,102.554,10.000,0.304,SL_PAD/,designator2_pad,2.353,2.657,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.814,1.132,3.778,FFFE,11,112.490,10.000,0.318,SL_PAD/,designator2_pad,2.277,2.595,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.818,1.122,3.953,FFFE,12,122.554,10.000,0.304,SL_PAD/,designator2_pad,2.353,2.657,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.814,1.132,3.773,FFFE,13,132.490,10.000,0.318,SL_PAD/,designator2_pad,2.277,2.595,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.817,1.121,3.956,FFFE,14,142.554,10.000,0.304,SL_PAD/,designator2_pad,2.352,2.656,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.815,1.133,3.781,FFFE,15,152.490,10.000,0.318,SL_PAD/,designator2_pad,2.278,2.596,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
DQ,designator1,designator2,F,-0.031,0.799,1.445,SSSE,2,32.867,20.000,0.830,SL_PAD/,designator2_pad,2.488,3.318,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_data
DQ,designator1,designator2,R,-0.072,0.528,2.003,SSSE,3,52.883,20.000,0.600,SL_PAD/,designator2_pad,2.518,3.118,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_data
DQ,designator1,designator2,F,-0.029,0.800,1.448,SSSE,4,62.869,10.000,0.829,SL_PAD/,designator2_pad,2.490,3.319,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_data
DQ,designator1,designator2,R,-0.066,0.530,2.014,SSSE,5,72.889,10.000,0.596,SL_PAD/,designator2_pad,2.524,3.120,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_data
DQ,designator1,designator2,F,-0.029,0.800,1.448,SSSE,6,82.868,10.000,0.829,SL_PAD/,designator2_pad,2.490,3.319,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_data
DQ,designator1,designator2,R,-0.066,0.530,2.014,SSSE,7,92.888,10.000,0.596,SL_PAD/,designator2_pad,2.524,3.120,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_data
DQ,designator1,designator2,F,0.172,0.880,1.695,SSSE,2,33.088,20.000,0.708,SL_PAD/,designator2_pad,2.691,3.399,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_data
DQ,designator1,designator2,R,0.127,0.717,2.036,SSSE,3,53.070,20.000,0.590,SL_PAD/,designator2_pad,2.717,3.307,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_data
DQ,designator1,designator2,F,0.166,0.874,1.695,SSSE,4,63.081,10.000,0.708,SL_PAD/,designator2_pad,2.685,3.393,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_data
DQ,designator1,designator2,R,0.118,0.705,2.044,SSSE,5,73.059,10.000,0.587,SL_PAD/,designator2_pad,2.708,3.295,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_data
DQ,designator1,designator2,F,0.166,0.875,1.694,SSSE,6,83.082,10.000,0.709,SL_PAD/,designator2_pad,2.685,3.394,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_data
DQ,designator1,designator2,R,0.118,0.705,2.043,SSSE,7,93.059,10.000,0.587,SL_PAD/,designator2_pad,2.708,3.295,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_data
DQ,designator1,designator2,F,0.369,1.106,1.628,SSSE,2,33.289,20.000,0.737,SL_PAD/,designator2_pad,2.888,3.625,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_data
DQ,designator1,designator2,R,0.327,0.911,2.052,SSSE,3,53.270,20.000,0.584,SL_PAD/,designator2_pad,2.917,3.501,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_data
DQ,designator1,designator2,F,0.391,1.113,1.663,SSSE,4,63.307,10.000,0.722,SL_PAD/,designator2_pad,2.910,3.632,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_data
DQ,designator1,designator2,R,0.365,0.930,2.122,SSSE,5,73.298,10.000,0.565,SL_PAD/,designator2_pad,2.955,3.520,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_data
DQ,designator1,designator2,F,0.392,1.114,1.663,SSSE,6,83.307,10.000,0.722,SL_PAD/,designator2_pad,2.911,3.633,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_data
DQ,designator1,designator2,R,0.365,0.930,2.122,SSSE,7,93.298,10.000,0.565,SL_PAD/,designator2_pad,2.955,3.520,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_data
DQ,designator1,designator2,F,0.566,1.306,1.621,SSSE,2,33.486,20.000,0.740,SL_PAD/,designator2_pad,3.085,3.825,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_data
DQ,designator1,designator2,R,0.520,1.109,2.037,SSSE,3,53.465,20.000,0.589,SL_PAD/,designator2_pad,3.110,3.699,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_data
DQ,designator1,designator2,F,0.577,1.346,1.561,SSSE,4,63.512,10.000,0.769,SL_PAD/,designator2_pad,3.096,3.865,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_data
DQ,designator1,designator2,R,0.520,1.130,1.969,SSSE,5,73.475,10.000,0.610,SL_PAD/,designator2_pad,3.110,3.720,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_data
DQ,designator1,designator2,F,0.575,1.346,1.558,SSSE,6,83.511,10.000,0.771,SL_PAD/,designator2_pad,3.094,3.865,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_data
DQ,designator1,designator2,R,0.520,1.130,1.967,SSSE,7,93.476,10.000,0.610,SL_PAD/,designator2_pad,3.110,3.720,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_data
DQ,designator1,designator2,F,0.766,1.503,1.627,SSSE,2,33.685,20.000,0.737,SL_PAD/,designator2_pad,3.285,4.022,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_data
DQ,designator1,designator2,R,0.727,1.310,2.059,SSSE,3,53.669,20.000,0.583,SL_PAD/,designator2_pad,3.317,3.900,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_data
DQ,designator1,designator2,F,0.683,1.475,1.516,SSSE,4,63.621,10.000,0.792,SL_PAD/,designator2_pad,3.202,3.994,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_data
DQ,designator1,designator2,R,0.621,1.259,1.881,SSSE,5,73.593,10.000,0.638,SL_PAD/,designator2_pad,3.211,3.849,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_data
DQ,designator1,designator2,F,0.689,1.477,1.522,SSSE,6,83.625,10.000,0.788,SL_PAD/,designator2_pad,3.208,3.996,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_data
DQ,designator1,designator2,R,0.621,1.259,1.880,SSSE,7,93.592,10.000,0.638,SL_PAD/,designator2_pad,3.211,3.849,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_data
DQ,designator1,designator2,F,-0.043,0.192,5.103,FFFE,2,31.662,20.000,0.235,SL_PAD/,designator2_pad,1.492,1.727,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_data
DQ,designator1,designator2,R,0.003,0.255,4.750,FFFE,3,51.651,20.000,0.252,SL_PAD/,designator2_pad,1.466,1.718,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_data
DQ,designator1,designator2,F,-0.041,0.193,5.122,FFFE,4,61.662,10.000,0.234,SL_PAD/,designator2_pad,1.494,1.728,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_data
DQ,designator1,designator2,R,0.006,0.259,4.744,FFFE,5,71.656,10.000,0.253,SL_PAD/,designator2_pad,1.469,1.722,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_data
DQ,designator1,designator2,F,-0.041,0.193,5.144,FFFE,6,81.662,10.000,0.234,SL_PAD/,designator2_pad,1.494,1.728,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_data
DQ,designator1,designator2,R,0.006,0.259,4.743,FFFE,7,91.656,10.000,0.253,SL_PAD/,designator2_pad,1.469,1.722,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_data
DQ,designator1,designator2,F,0.117,0.354,5.070,FFFE,2,31.822,20.000,0.237,SL_PAD/,designator2_pad,1.652,1.889,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_data
DQ,designator1,designator2,R,0.165,0.418,4.747,FFFE,3,51.814,20.000,0.253,SL_PAD/,designator2_pad,1.628,1.881,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_data
DQ,designator1,designator2,F,0.119,0.352,5.158,FFFE,4,61.822,10.000,0.233,SL_PAD/,designator2_pad,1.654,1.887,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_data
DQ,designator1,designator2,R,0.173,0.423,4.797,FFFE,5,71.821,10.000,0.250,SL_PAD/,designator2_pad,1.636,1.886,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_data
DQ,designator1,designator2,F,0.119,0.352,5.164,FFFE,6,81.822,10.000,0.233,SL_PAD/,designator2_pad,1.654,1.887,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_data
DQ,designator1,designator2,R,0.173,0.424,4.791,FFFE,7,91.821,10.000,0.251,SL_PAD/,designator2_pad,1.636,1.887,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_data
DQ,designator1,designator2,F,0.279,0.515,5.075,FFFE,2,31.984,20.000,0.236,SL_PAD/,designator2_pad,1.814,2.050,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_data
DQ,designator1,designator2,R,0.326,0.580,4.733,FFFE,3,51.975,20.000,0.254,SL_PAD/,designator2_pad,1.789,2.043,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_data
DQ,designator1,designator2,F,0.280,0.518,5.043,FFFE,4,61.986,10.000,0.238,SL_PAD/,designator2_pad,1.815,2.053,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_data
DQ,designator1,designator2,R,0.325,0.574,4.820,FFFE,5,71.971,10.000,0.249,SL_PAD/,designator2_pad,1.788,2.037,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_data
DQ,designator1,designator2,F,0.281,0.519,5.040,FFFE,6,81.987,10.000,0.238,SL_PAD/,designator2_pad,1.816,2.054,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_data
DQ,designator1,designator2,R,0.325,0.574,4.814,FFFE,7,91.971,10.000,0.249,SL_PAD/,designator2_pad,1.788,2.037,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_data
DQ,designator1,designator2,F,0.441,0.677,5.075,FFFE,2,32.146,20.000,0.236,SL_PAD/,designator2_pad,1.976,2.212,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_data
DQ,designator1,designator2,R,0.487,0.742,4.713,FFFE,3,52.137,20.000,0.255,SL_PAD/,designator2_pad,1.950,2.205,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_data
DQ,designator1,designator2,F,0.433,0.668,5.117,FFFE,4,62.137,10.000,0.235,SL_PAD/,designator2_pad,1.968,2.203,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_data
DQ,designator1,designator2,R,0.499,0.765,4.511,FFFE,5,72.158,10.000,0.266,SL_PAD/,designator2_pad,1.962,2.228,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_data
DQ,designator1,designator2,F,0.433,0.667,5.131,FFFE,6,82.136,10.000,0.234,SL_PAD/,designator2_pad,1.968,2.202,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_data
DQ,designator1,designator2,R,0.499,0.765,4.507,FFFE,7,92.159,10.000,0.266,SL_PAD/,designator2_pad,1.962,2.228,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_data
DQ,designator1,designator2,F,0.607,0.843,5.092,FFFE,2,32.312,20.000,0.236,SL_PAD/,designator2_pad,2.142,2.378,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_data
DQ,designator1,designator2,R,0.653,0.903,4.794,FFFE,3,52.300,20.000,0.250,SL_PAD/,designator2_pad,2.116,2.366,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_data
DQ,designator1,designator2,F,0.647,0.884,5.052,FFFE,4,62.356,10.000,0.237,SL_PAD/,designator2_pad,2.182,2.419,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_data
DQ,designator1,designator2,R,0.658,0.925,4.507,FFFE,5,72.323,10.000,0.267,SL_PAD/,designator2_pad,2.121,2.388,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_data
DQ,designator1,designator2,F,0.648,0.886,5.038,FFFE,6,82.358,10.000,0.238,SL_PAD/,designator2_pad,2.183,2.421,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_data
DQ,designator1,designator2,R,0.659,0.926,4.493,FFFE,7,92.324,10.000,0.267,SL_PAD/,designator2_pad,2.122,2.389,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_data
DQM,designator1,designator2,F,-0.168,0.635,1.493,SSSE,2,32.768,20.000,0.803,SL_PAD/,designator2_pad,2.351,3.154,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_data
DQM,designator1,designator2,R,-0.179,0.397,2.083,SSSE,3,52.770,20.000,0.576,SL_PAD/,designator2_pad,2.411,2.987,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_data
DQM,designator1,designator2,F,-0.168,0.633,1.498,SSSE,4,62.767,10.000,0.801,SL_PAD/,designator2_pad,2.351,3.152,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_data
DQM,designator1,designator2,R,-0.181,0.397,2.076,SSSE,5,72.769,10.000,0.578,SL_PAD/,designator2_pad,2.409,2.987,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_data
DQM,designator1,designator2,F,-0.168,0.634,1.496,SSSE,6,82.767,10.000,0.802,SL_PAD/,designator2_pad,2.351,3.153,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_data
DQM,designator1,designator2,R,-0.181,0.397,2.077,SSSE,7,92.769,10.000,0.578,SL_PAD/,designator2_pad,2.409,2.987,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_data
DQM,designator1,designator2,F,0.048,0.773,1.657,SSSE,2,32.946,20.000,0.725,SL_PAD/,designator2_pad,2.567,3.292,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_data
DQM,designator1,designator2,R,0.014,0.598,2.056,SSSE,3,52.951,20.000,0.584,SL_PAD/,designator2_pad,2.604,3.188,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_data
DQM,designator1,designator2,F,0.049,0.776,1.651,SSSE,4,62.948,10.000,0.727,SL_PAD/,designator2_pad,2.568,3.295,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_data
DQM,designator1,designator2,R,0.004,0.603,2.003,SSSE,5,72.950,10.000,0.599,SL_PAD/,designator2_pad,2.594,3.193,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_data
DQM,designator1,designator2,F,0.049,0.776,1.651,SSSE,6,82.949,10.000,0.727,SL_PAD/,designator2_pad,2.568,3.295,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_data
DQM,designator1,designator2,R,0.004,0.603,2.001,SSSE,7,92.950,10.000,0.599,SL_PAD/,designator2_pad,2.594,3.193,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_data
DQM,designator1,designator2,F,0.245,0.961,1.676,SSSE,2,33.160,20.000,0.716,SL_PAD/,designator2_pad,2.764,3.480,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_data
DQM,designator1,designator2,R,0.212,0.783,2.101,SSSE,3,53.148,20.000,0.571,SL_PAD/,designator2_pad,2.802,3.373,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_data
DQM,designator1,designator2,F,0.245,0.952,1.697,SSSE,4,63.154,10.000,0.707,SL_PAD/,designator2_pad,2.764,3.471,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_data
DQM,designator1,designator2,R,0.222,0.779,2.151,SSSE,5,73.149,10.000,0.557,SL_PAD/,designator2_pad,2.812,3.369,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_data
DQM,designator1,designator2,F,0.244,0.952,1.696,SSSE,6,83.154,10.000,0.708,SL_PAD/,designator2_pad,2.763,3.471,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_data
DQM,designator1,designator2,R,0.222,0.780,2.151,SSSE,7,93.149,10.000,0.558,SL_PAD/,designator2_pad,2.812,3.370,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_data
DQM,designator1,designator2,F,0.443,1.175,1.639,SSSE,2,33.357,20.000,0.732,SL_PAD/,designator2_pad,2.962,3.694,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_data
DQM,designator1,designator2,R,0.409,0.984,2.088,SSSE,3,53.348,20.000,0.575,SL_PAD/,designator2_pad,2.999,3.574,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_data
DQM,designator1,designator2,F,0.470,1.202,1.640,SSSE,4,63.388,10.000,0.732,SL_PAD/,designator2_pad,2.989,3.721,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_data
DQM,designator1,designator2,R,0.447,1.019,2.099,SSSE,5,73.381,10.000,0.572,SL_PAD/,designator2_pad,3.037,3.609,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_data
DQM,designator1,designator2,F,0.473,1.204,1.641,SSSE,6,83.390,10.000,0.731,SL_PAD/,designator2_pad,2.992,3.723,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_data
DQM,designator1,designator2,R,0.447,1.018,2.102,SSSE,7,93.381,10.000,0.571,SL_PAD/,designator2_pad,3.037,3.608,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_data
DQM,designator1,designator2,F,0.639,1.370,1.642,SSSE,2,33.554,20.000,0.731,SL_PAD/,designator2_pad,3.158,3.889,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_data
DQM,designator1,designator2,R,0.604,1.178,2.091,SSSE,3,53.541,20.000,0.574,SL_PAD/,designator2_pad,3.194,3.768,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_data
DQM,designator1,designator2,F,0.622,1.399,1.544,SSSE,4,63.560,10.000,0.777,SL_PAD/,designator2_pad,3.141,3.918,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_data
DQM,designator1,designator2,R,0.561,1.181,1.936,SSSE,5,73.525,10.000,0.620,SL_PAD/,designator2_pad,3.151,3.771,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_data
DQM,designator1,designator2,F,0.621,1.397,1.547,SSSE,6,83.560,10.000,0.776,SL_PAD/,designator2_pad,3.140,3.916,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_data
DQM,designator1,designator2,R,0.562,1.182,1.936,SSSE,7,93.526,10.000,0.620,SL_PAD/,designator2_pad,3.152,3.772,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_data
DQM,designator1,designator2,F,-0.133,0.088,5.436,FFFE,2,31.566,20.000,0.221,SL_PAD/,designator2_pad,1.402,1.623,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_data
DQM,designator1,designator2,R,-0.086,0.157,4.955,FFFE,3,51.558,20.000,0.243,SL_PAD/,designator2_pad,1.377,1.620,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_data
DQM,designator1,designator2,F,-0.133,0.088,5.421,FFFE,4,61.567,10.000,0.221,SL_PAD/,designator2_pad,1.402,1.623,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_data
DQM,designator1,designator2,R,-0.081,0.159,5.004,FFFE,5,71.561,10.000,0.240,SL_PAD/,designator2_pad,1.382,1.622,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_data
DQM,designator1,designator2,F,-0.132,0.088,5.456,FFFE,6,81.568,10.000,0.220,SL_PAD/,designator2_pad,1.403,1.623,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_data
DQM,designator1,designator2,R,-0.082,0.158,4.995,FFFE,7,91.560,10.000,0.240,SL_PAD/,designator2_pad,1.381,1.621,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_data
DQM,designator1,designator2,F,0.027,0.249,5.427,FFFE,2,31.724,20.000,0.222,SL_PAD/,designator2_pad,1.562,1.784,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_data
DQM,designator1,designator2,R,0.075,0.322,4.851,FFFE,3,51.722,20.000,0.247,SL_PAD/,designator2_pad,1.538,1.785,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_data
DQM,designator1,designator2,F,0.026,0.250,5.337,FFFE,4,61.723,10.000,0.224,SL_PAD/,designator2_pad,1.561,1.785,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_data
DQM,designator1,designator2,R,0.074,0.321,4.857,FFFE,5,71.721,10.000,0.247,SL_PAD/,designator2_pad,1.537,1.784,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_data
DQM,designator1,designator2,F,0.026,0.251,5.339,FFFE,6,81.724,10.000,0.225,SL_PAD/,designator2_pad,1.561,1.786,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_data
DQM,designator1,designator2,R,0.074,0.321,4.864,FFFE,7,91.721,10.000,0.247,SL_PAD/,designator2_pad,1.537,1.784,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_data
DQM,designator1,designator2,F,0.189,0.411,5.403,FFFE,2,31.886,20.000,0.222,SL_PAD/,designator2_pad,1.724,1.946,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_data
DQM,designator1,designator2,R,0.240,0.484,4.923,FFFE,3,51.884,20.000,0.244,SL_PAD/,designator2_pad,1.703,1.947,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_data
DQM,designator1,designator2,F,0.202,0.424,5.396,FFFE,4,61.898,10.000,0.222,SL_PAD/,designator2_pad,1.737,1.959,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_data
DQM,designator1,designator2,R,0.255,0.496,4.986,FFFE,5,71.904,10.000,0.241,SL_PAD/,designator2_pad,1.718,1.959,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_data
DQM,designator1,designator2,F,0.202,0.424,5.415,FFFE,6,81.898,10.000,0.222,SL_PAD/,designator2_pad,1.737,1.959,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_data
DQM,designator1,designator2,R,0.256,0.496,4.988,FFFE,7,91.904,10.000,0.240,SL_PAD/,designator2_pad,1.719,1.959,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_data
DQM,designator1,designator2,F,0.351,0.574,5.387,FFFE,2,32.048,20.000,0.223,SL_PAD/,designator2_pad,1.886,2.109,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_data
DQM,designator1,designator2,R,0.402,0.646,4.916,FFFE,3,52.047,20.000,0.244,SL_PAD/,designator2_pad,1.865,2.109,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_data
DQM,designator1,designator2,F,0.329,0.551,5.407,FFFE,4,62.024,10.000,0.222,SL_PAD/,designator2_pad,1.864,2.086,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_data
DQM,designator1,designator2,R,0.380,0.625,4.901,FFFE,5,72.019,10.000,0.245,SL_PAD/,designator2_pad,1.843,2.088,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_data
DQM,designator1,designator2,F,0.330,0.551,5.426,FFFE,6,82.024,10.000,0.221,SL_PAD/,designator2_pad,1.865,2.086,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_data
DQM,designator1,designator2,R,0.380,0.627,4.854,FFFE,7,92.019,10.000,0.247,SL_PAD/,designator2_pad,1.843,2.090,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_data
DQM,designator1,designator2,F,0.511,0.735,5.369,FFFE,2,32.208,20.000,0.224,SL_PAD/,designator2_pad,2.046,2.270,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_data
DQM,designator1,designator2,R,0.564,0.809,4.884,FFFE,3,52.209,20.000,0.245,SL_PAD/,designator2_pad,2.027,2.272,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_data
DQM,designator1,designator2,F,0.507,0.725,5.514,FFFE,4,62.200,10.000,0.218,SL_PAD/,designator2_pad,2.042,2.260,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_data
DQM,designator1,designator2,R,0.561,0.801,4.990,FFFE,5,72.203,10.000,0.240,SL_PAD/,designator2_pad,2.024,2.264,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_data
DQM,designator1,designator2,F,0.507,0.725,5.507,FFFE,6,82.200,10.000,0.218,SL_PAD/,designator2_pad,2.042,2.260,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_data
DQM,designator1,designator2,R,0.561,0.801,4.996,FFFE,7,92.203,10.000,0.240,SL_PAD/,designator2_pad,2.024,2.264,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_data
WE,designator1,designator2,F,0.461,1.668,0.994,SSSE,2,23.588,10.000,1.207,SL_PAD/,designator2_pad,2.980,4.187,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.322,1.313,1.211,SSSE,3,33.404,10.000,0.991,SL_PAD/,designator2_pad,2.912,3.903,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.461,1.668,0.994,SSSE,4,43.589,10.000,1.207,SL_PAD/,designator2_pad,2.980,4.187,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.322,1.314,1.210,SSSE,5,53.405,10.000,0.992,SL_PAD/,designator2_pad,2.912,3.904,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.461,1.668,0.994,SSSE,6,63.588,10.000,1.207,SL_PAD/,designator2_pad,2.980,4.187,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.322,1.315,1.209,SSSE,7,73.405,10.000,0.993,SL_PAD/,designator2_pad,2.912,3.905,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.461,1.669,0.994,SSSE,8,83.588,10.000,1.208,SL_PAD/,designator2_pad,2.980,4.188,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.322,1.314,1.210,SSSE,9,93.404,10.000,0.992,SL_PAD/,designator2_pad,2.912,3.904,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.460,1.667,0.994,SSSE,10,103.585,10.000,1.207,SL_PAD/,designator2_pad,2.979,4.186,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.322,1.314,1.209,SSSE,11,113.404,10.000,0.992,SL_PAD/,designator2_pad,2.912,3.904,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.461,1.669,0.994,SSSE,12,123.588,10.000,1.208,SL_PAD/,designator2_pad,2.980,4.188,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.323,1.314,1.210,SSSE,13,133.405,10.000,0.991,SL_PAD/,designator2_pad,2.913,3.904,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.461,1.669,0.994,SSSE,14,143.589,10.000,1.208,SL_PAD/,designator2_pad,2.980,4.188,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.322,1.314,1.210,SSSE,15,153.405,10.000,0.992,SL_PAD/,designator2_pad,2.912,3.904,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.646,1.907,0.952,SSSE,2,23.719,10.000,1.261,SL_PAD/,designator2_pad,3.165,4.426,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.512,1.490,1.227,SSSE,3,33.581,10.000,0.978,SL_PAD/,designator2_pad,3.102,4.080,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.647,1.908,0.951,SSSE,4,43.719,10.000,1.261,SL_PAD/,designator2_pad,3.166,4.427,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.513,1.491,1.227,SSSE,5,53.582,10.000,0.978,SL_PAD/,designator2_pad,3.103,4.081,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.647,1.909,0.951,SSSE,6,63.718,10.000,1.262,SL_PAD/,designator2_pad,3.166,4.428,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.512,1.491,1.226,SSSE,7,73.582,10.000,0.979,SL_PAD/,designator2_pad,3.102,4.081,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.647,1.907,0.952,SSSE,8,83.719,10.000,1.260,SL_PAD/,designator2_pad,3.166,4.426,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.513,1.491,1.227,SSSE,9,93.581,10.000,0.978,SL_PAD/,designator2_pad,3.103,4.081,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.646,1.906,0.952,SSSE,10,103.718,10.000,1.260,SL_PAD/,designator2_pad,3.165,4.425,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.512,1.490,1.227,SSSE,11,113.582,10.000,0.978,SL_PAD/,designator2_pad,3.102,4.080,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.647,1.907,0.952,SSSE,12,123.718,10.000,1.260,SL_PAD/,designator2_pad,3.166,4.426,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.513,1.491,1.227,SSSE,13,133.582,10.000,0.978,SL_PAD/,designator2_pad,3.103,4.081,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.647,1.908,0.952,SSSE,14,143.720,10.000,1.261,SL_PAD/,designator2_pad,3.166,4.427,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.513,1.492,1.225,SSSE,15,153.582,10.000,0.979,SL_PAD/,designator2_pad,3.103,4.082,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.844,2.079,0.972,SSSE,2,23.883,10.000,1.235,SL_PAD/,designator2_pad,3.363,4.598,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.712,1.658,1.269,SSSE,3,33.772,10.000,0.946,SL_PAD/,designator2_pad,3.302,4.248,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.845,2.077,0.974,SSSE,4,43.884,10.000,1.232,SL_PAD/,designator2_pad,3.364,4.596,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.712,1.660,1.267,SSSE,5,53.772,10.000,0.948,SL_PAD/,designator2_pad,3.302,4.250,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.845,2.079,0.972,SSSE,6,63.884,10.000,1.234,SL_PAD/,designator2_pad,3.364,4.598,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.713,1.659,1.268,SSSE,7,73.772,10.000,0.946,SL_PAD/,designator2_pad,3.303,4.249,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.845,2.079,0.972,SSSE,8,83.884,10.000,1.234,SL_PAD/,designator2_pad,3.364,4.598,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.713,1.659,1.268,SSSE,9,93.772,10.000,0.946,SL_PAD/,designator2_pad,3.303,4.249,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.845,2.077,0.974,SSSE,10,103.884,10.000,1.232,SL_PAD/,designator2_pad,3.364,4.596,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.713,1.659,1.267,SSSE,11,113.773,10.000,0.946,SL_PAD/,designator2_pad,3.303,4.249,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.845,2.079,0.973,SSSE,12,123.884,10.000,1.234,SL_PAD/,designator2_pad,3.364,4.598,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.713,1.659,1.268,SSSE,13,133.773,10.000,0.946,SL_PAD/,designator2_pad,3.303,4.249,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.845,2.079,0.972,SSSE,14,143.884,10.000,1.234,SL_PAD/,designator2_pad,3.364,4.598,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.713,1.659,1.269,SSSE,15,153.773,10.000,0.946,SL_PAD/,designator2_pad,3.303,4.249,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,1.038,2.233,1.004,SSSE,2,24.079,10.000,1.195,SL_PAD/,designator2_pad,3.557,4.752,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.913,1.849,1.283,SSSE,3,33.973,10.000,0.936,SL_PAD/,designator2_pad,3.503,4.439,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.039,2.235,1.003,SSSE,4,44.080,10.000,1.196,SL_PAD/,designator2_pad,3.558,4.754,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.914,1.850,1.282,SSSE,5,53.974,10.000,0.936,SL_PAD/,designator2_pad,3.504,4.440,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.038,2.232,1.005,SSSE,6,64.080,10.000,1.194,SL_PAD/,designator2_pad,3.557,4.751,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.914,1.849,1.284,SSSE,7,73.974,10.000,0.935,SL_PAD/,designator2_pad,3.504,4.439,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.038,2.231,1.005,SSSE,8,84.080,10.000,1.193,SL_PAD/,designator2_pad,3.557,4.750,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.914,1.849,1.283,SSSE,9,93.974,10.000,0.935,SL_PAD/,designator2_pad,3.504,4.439,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.038,2.233,1.004,SSSE,10,104.080,10.000,1.195,SL_PAD/,designator2_pad,3.557,4.752,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.914,1.849,1.284,SSSE,11,113.974,10.000,0.935,SL_PAD/,designator2_pad,3.504,4.439,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.038,2.232,1.005,SSSE,12,124.080,10.000,1.194,SL_PAD/,designator2_pad,3.557,4.751,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.914,1.850,1.282,SSSE,13,133.974,10.000,0.936,SL_PAD/,designator2_pad,3.504,4.440,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.038,2.234,1.003,SSSE,14,144.080,10.000,1.196,SL_PAD/,designator2_pad,3.557,4.753,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.914,1.849,1.283,SSSE,15,153.974,10.000,0.935,SL_PAD/,designator2_pad,3.504,4.439,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,1.225,2.402,1.020,SSSE,2,24.270,10.000,1.177,SL_PAD/,designator2_pad,3.744,4.921,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.112,2.048,1.281,SSSE,3,34.173,10.000,0.936,SL_PAD/,designator2_pad,3.702,4.638,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,1.226,2.403,1.019,SSSE,4,44.272,10.000,1.177,SL_PAD/,designator2_pad,3.745,4.922,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.112,2.049,1.280,SSSE,5,54.174,10.000,0.937,SL_PAD/,designator2_pad,3.702,4.639,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,1.226,2.403,1.019,SSSE,6,64.270,10.000,1.177,SL_PAD/,designator2_pad,3.745,4.922,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.112,2.050,1.280,SSSE,7,74.174,10.000,0.938,SL_PAD/,designator2_pad,3.702,4.640,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,1.226,2.403,1.019,SSSE,8,84.271,10.000,1.177,SL_PAD/,designator2_pad,3.745,4.922,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.112,2.048,1.282,SSSE,9,94.173,10.000,0.936,SL_PAD/,designator2_pad,3.702,4.638,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,1.226,2.403,1.019,SSSE,10,104.271,10.000,1.177,SL_PAD/,designator2_pad,3.745,4.922,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.112,2.049,1.282,SSSE,11,114.174,10.000,0.937,SL_PAD/,designator2_pad,3.702,4.639,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,1.226,2.403,1.019,SSSE,12,124.271,10.000,1.177,SL_PAD/,designator2_pad,3.745,4.922,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.112,2.050,1.280,SSSE,13,134.173,10.000,0.938,SL_PAD/,designator2_pad,3.702,4.640,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,1.226,2.403,1.020,SSSE,14,144.271,10.000,1.177,SL_PAD/,designator2_pad,3.745,4.922,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,1.113,2.049,1.282,SSSE,15,154.174,10.000,0.936,SL_PAD/,designator2_pad,3.703,4.639,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.264,0.726,2.598,FFFE,2,22.034,10.000,0.462,SL_PAD/,designator2_pad,1.799,2.261,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.238,0.643,2.961,FFFE,3,31.951,10.000,0.405,SL_PAD/,designator2_pad,1.701,2.106,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.264,0.725,2.605,FFFE,4,42.035,10.000,0.461,SL_PAD/,designator2_pad,1.799,2.260,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.238,0.643,2.964,FFFE,5,51.951,10.000,0.405,SL_PAD/,designator2_pad,1.701,2.106,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.265,0.726,2.604,FFFE,6,62.035,10.000,0.461,SL_PAD/,designator2_pad,1.800,2.261,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.238,0.643,2.963,FFFE,7,71.951,10.000,0.405,SL_PAD/,designator2_pad,1.701,2.106,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.265,0.726,2.605,FFFE,8,82.036,10.000,0.461,SL_PAD/,designator2_pad,1.800,2.261,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.238,0.644,2.959,FFFE,9,91.951,10.000,0.406,SL_PAD/,designator2_pad,1.701,2.107,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.265,0.726,2.603,FFFE,10,102.036,10.000,0.461,SL_PAD/,designator2_pad,1.800,2.261,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.238,0.644,2.961,FFFE,11,111.951,10.000,0.406,SL_PAD/,designator2_pad,1.701,2.107,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.266,0.726,2.609,FFFE,12,122.035,10.000,0.460,SL_PAD/,designator2_pad,1.801,2.261,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.239,0.644,2.963,FFFE,13,131.951,10.000,0.405,SL_PAD/,designator2_pad,1.702,2.107,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.264,0.724,2.606,FFFE,14,142.034,10.000,0.460,SL_PAD/,designator2_pad,1.799,2.259,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,R,0.238,0.644,2.961,FFFE,15,151.951,10.000,0.406,SL_PAD/,designator2_pad,1.701,2.107,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
WE,designator1,designator2,F,0.425,0.890,2.579,FFFE,2,22.199,10.000,0.465,SL_PAD/,designator2_pad,1.960,2.425,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.968,FFFE,3,32.114,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.425,0.889,2.585,FFFE,4,42.198,10.000,0.464,SL_PAD/,designator2_pad,1.960,2.424,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.967,FFFE,5,52.113,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.426,0.891,2.581,FFFE,6,62.199,10.000,0.465,SL_PAD/,designator2_pad,1.961,2.426,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.962,FFFE,7,72.113,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.426,0.890,2.583,FFFE,8,82.199,10.000,0.464,SL_PAD/,designator2_pad,1.961,2.425,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.963,FFFE,9,92.114,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.426,0.892,2.577,FFFE,10,102.200,10.000,0.466,SL_PAD/,designator2_pad,1.961,2.427,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.959,FFFE,11,112.113,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.426,0.890,2.584,FFFE,12,122.199,10.000,0.464,SL_PAD/,designator2_pad,1.961,2.425,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.963,FFFE,13,132.114,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.426,0.892,2.578,FFFE,14,142.200,10.000,0.466,SL_PAD/,designator2_pad,1.961,2.427,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,R,0.401,0.806,2.963,FFFE,15,152.115,10.000,0.405,SL_PAD/,designator2_pad,1.864,2.269,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
WE,designator1,designator2,F,0.587,1.053,2.577,FFFE,2,22.360,10.000,0.466,SL_PAD/,designator2_pad,2.122,2.588,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.563,0.969,2.960,FFFE,3,32.276,10.000,0.406,SL_PAD/,designator2_pad,2.026,2.432,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.588,1.053,2.580,FFFE,4,42.361,10.000,0.465,SL_PAD/,designator2_pad,2.123,2.588,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.563,0.968,2.962,FFFE,5,52.276,10.000,0.405,SL_PAD/,designator2_pad,2.026,2.431,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.588,1.054,2.578,FFFE,6,62.361,10.000,0.466,SL_PAD/,designator2_pad,2.123,2.589,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.563,0.968,2.961,FFFE,7,72.276,10.000,0.405,SL_PAD/,designator2_pad,2.026,2.431,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.588,1.053,2.577,FFFE,8,82.361,10.000,0.465,SL_PAD/,designator2_pad,2.123,2.588,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.564,0.969,2.960,FFFE,9,92.277,10.000,0.405,SL_PAD/,designator2_pad,2.027,2.432,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.588,1.053,2.578,FFFE,10,102.361,10.000,0.465,SL_PAD/,designator2_pad,2.123,2.588,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.564,0.969,2.963,FFFE,11,112.277,10.000,0.405,SL_PAD/,designator2_pad,2.027,2.432,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.588,1.054,2.575,FFFE,12,122.361,10.000,0.466,SL_PAD/,designator2_pad,2.123,2.589,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.565,0.969,2.964,FFFE,13,132.277,10.000,0.404,SL_PAD/,designator2_pad,2.028,2.432,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.587,1.053,2.575,FFFE,14,142.360,10.000,0.466,SL_PAD/,designator2_pad,2.122,2.588,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,R,0.564,0.970,2.960,FFFE,15,152.277,10.000,0.406,SL_PAD/,designator2_pad,2.027,2.433,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
WE,designator1,designator2,F,0.749,1.215,2.577,FFFE,2,22.522,10.000,0.466,SL_PAD/,designator2_pad,2.284,2.750,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.725,1.131,2.959,FFFE,3,32.439,10.000,0.406,SL_PAD/,designator2_pad,2.188,2.594,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.750,1.216,2.571,FFFE,4,42.523,10.000,0.466,SL_PAD/,designator2_pad,2.285,2.751,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.726,1.131,2.962,FFFE,5,52.439,10.000,0.405,SL_PAD/,designator2_pad,2.189,2.594,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.750,1.216,2.576,FFFE,6,62.524,10.000,0.466,SL_PAD/,designator2_pad,2.285,2.751,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.726,1.131,2.961,FFFE,7,72.439,10.000,0.405,SL_PAD/,designator2_pad,2.189,2.594,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.750,1.216,2.573,FFFE,8,82.523,10.000,0.466,SL_PAD/,designator2_pad,2.285,2.751,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.726,1.131,2.963,FFFE,9,92.439,10.000,0.405,SL_PAD/,designator2_pad,2.189,2.594,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.750,1.215,2.578,FFFE,10,102.523,10.000,0.465,SL_PAD/,designator2_pad,2.285,2.750,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.726,1.131,2.960,FFFE,11,112.440,10.000,0.405,SL_PAD/,designator2_pad,2.189,2.594,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.750,1.216,2.573,FFFE,12,122.523,10.000,0.466,SL_PAD/,designator2_pad,2.285,2.751,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.727,1.132,2.959,FFFE,13,132.439,10.000,0.405,SL_PAD/,designator2_pad,2.190,2.595,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.749,1.215,2.574,FFFE,14,142.523,10.000,0.466,SL_PAD/,designator2_pad,2.284,2.750,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,R,0.726,1.131,2.962,FFFE,15,152.439,10.000,0.405,SL_PAD/,designator2_pad,2.189,2.594,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
WE,designator1,designator2,F,0.909,1.375,2.575,FFFE,2,22.682,10.000,0.466,SL_PAD/,designator2_pad,2.444,2.910,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.883,1.290,2.946,FFFE,3,32.597,10.000,0.407,SL_PAD/,designator2_pad,2.346,2.753,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.910,1.376,2.574,FFFE,4,42.684,10.000,0.466,SL_PAD/,designator2_pad,2.445,2.911,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.883,1.290,2.949,FFFE,5,52.598,10.000,0.407,SL_PAD/,designator2_pad,2.346,2.753,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.909,1.376,2.572,FFFE,6,62.683,10.000,0.467,SL_PAD/,designator2_pad,2.444,2.911,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.883,1.290,2.948,FFFE,7,72.597,10.000,0.407,SL_PAD/,designator2_pad,2.346,2.753,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.909,1.376,2.570,FFFE,8,82.683,10.000,0.467,SL_PAD/,designator2_pad,2.444,2.911,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.884,1.291,2.950,FFFE,9,92.598,10.000,0.407,SL_PAD/,designator2_pad,2.347,2.754,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.910,1.377,2.571,FFFE,10,102.683,10.000,0.467,SL_PAD/,designator2_pad,2.445,2.912,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.884,1.291,2.947,FFFE,11,112.598,10.000,0.407,SL_PAD/,designator2_pad,2.347,2.754,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.910,1.377,2.572,FFFE,12,122.683,10.000,0.467,SL_PAD/,designator2_pad,2.445,2.912,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.884,1.291,2.950,FFFE,13,132.598,10.000,0.407,SL_PAD/,designator2_pad,2.347,2.754,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,F,0.909,1.377,2.568,FFFE,14,142.683,10.000,0.468,SL_PAD/,designator2_pad,2.444,2.912,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
WE,designator1,designator2,R,0.884,1.291,2.950,FFFE,15,152.598,10.000,0.407,SL_PAD/,designator2_pad,2.347,2.754,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
