config ed1;
design ed1_lib.ed1:sim_sch_1;
liblist ed1_lib, standard, r_resistor, j_connector2fjumper, d_diode;
viewlist vhdl_model, hw_model, swift_model, vhdl_structural, vhdl_rtl, vhdl_behavioral, vhdl_system, mc_arch, pic_1, picopt_1, sim_sch_1, sch_1;
stoplist none;
endconfig
