{"vcs1":{"timestamp_begin":1699083245.155505460, "rt":1.42, "ut":0.35, "st":0.27}}
{"vcselab":{"timestamp_begin":1699083246.644267389, "rt":0.96, "ut":0.17, "st":0.06}}
{"link":{"timestamp_begin":1699083247.672985930, "rt":0.33, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699083244.633582046}
{"VCS_COMP_START_TIME": 1699083244.633582046}
{"VCS_COMP_END_TIME": 1699083249.829506250}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 351912}}
{"stitch_vcselab": {"peak_mem": 225804}}
