
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xargs_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ab8 <.init>:
  401ab8:	stp	x29, x30, [sp, #-16]!
  401abc:	mov	x29, sp
  401ac0:	bl	402060 <ferror@plt+0x60>
  401ac4:	ldp	x29, x30, [sp], #16
  401ac8:	ret

Disassembly of section .plt:

0000000000401ad0 <mbrtowc@plt-0x20>:
  401ad0:	stp	x16, x30, [sp, #-16]!
  401ad4:	adrp	x16, 421000 <ferror@plt+0x1f000>
  401ad8:	ldr	x17, [x16, #4088]
  401adc:	add	x16, x16, #0xff8
  401ae0:	br	x17
  401ae4:	nop
  401ae8:	nop
  401aec:	nop

0000000000401af0 <mbrtowc@plt>:
  401af0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401af4:	ldr	x17, [x16]
  401af8:	add	x16, x16, #0x0
  401afc:	br	x17

0000000000401b00 <memcpy@plt>:
  401b00:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b04:	ldr	x17, [x16, #8]
  401b08:	add	x16, x16, #0x8
  401b0c:	br	x17

0000000000401b10 <_exit@plt>:
  401b10:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b14:	ldr	x17, [x16, #16]
  401b18:	add	x16, x16, #0x10
  401b1c:	br	x17

0000000000401b20 <strtoul@plt>:
  401b20:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b24:	ldr	x17, [x16, #24]
  401b28:	add	x16, x16, #0x18
  401b2c:	br	x17

0000000000401b30 <strlen@plt>:
  401b30:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b34:	ldr	x17, [x16, #32]
  401b38:	add	x16, x16, #0x20
  401b3c:	br	x17

0000000000401b40 <fputs@plt>:
  401b40:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b44:	ldr	x17, [x16, #40]
  401b48:	add	x16, x16, #0x28
  401b4c:	br	x17

0000000000401b50 <exit@plt>:
  401b50:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b54:	ldr	x17, [x16, #48]
  401b58:	add	x16, x16, #0x30
  401b5c:	br	x17

0000000000401b60 <error@plt>:
  401b60:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b64:	ldr	x17, [x16, #56]
  401b68:	add	x16, x16, #0x38
  401b6c:	br	x17

0000000000401b70 <strnlen@plt>:
  401b70:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b74:	ldr	x17, [x16, #64]
  401b78:	add	x16, x16, #0x40
  401b7c:	br	x17

0000000000401b80 <setenv@plt>:
  401b80:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b84:	ldr	x17, [x16, #72]
  401b88:	add	x16, x16, #0x48
  401b8c:	br	x17

0000000000401b90 <putc@plt>:
  401b90:	adrp	x16, 422000 <ferror@plt+0x20000>
  401b94:	ldr	x17, [x16, #80]
  401b98:	add	x16, x16, #0x50
  401b9c:	br	x17

0000000000401ba0 <pipe@plt>:
  401ba0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ba4:	ldr	x17, [x16, #88]
  401ba8:	add	x16, x16, #0x58
  401bac:	br	x17

0000000000401bb0 <opendir@plt>:
  401bb0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401bb4:	ldr	x17, [x16, #96]
  401bb8:	add	x16, x16, #0x60
  401bbc:	br	x17

0000000000401bc0 <__cxa_atexit@plt>:
  401bc0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401bc4:	ldr	x17, [x16, #104]
  401bc8:	add	x16, x16, #0x68
  401bcc:	br	x17

0000000000401bd0 <iswcntrl@plt>:
  401bd0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401bd4:	ldr	x17, [x16, #112]
  401bd8:	add	x16, x16, #0x70
  401bdc:	br	x17

0000000000401be0 <fork@plt>:
  401be0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401be4:	ldr	x17, [x16, #120]
  401be8:	add	x16, x16, #0x78
  401bec:	br	x17

0000000000401bf0 <lseek@plt>:
  401bf0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401bf4:	ldr	x17, [x16, #128]
  401bf8:	add	x16, x16, #0x80
  401bfc:	br	x17

0000000000401c00 <__fpending@plt>:
  401c00:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c04:	ldr	x17, [x16, #136]
  401c08:	add	x16, x16, #0x88
  401c0c:	br	x17

0000000000401c10 <snprintf@plt>:
  401c10:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c14:	ldr	x17, [x16, #144]
  401c18:	add	x16, x16, #0x90
  401c1c:	br	x17

0000000000401c20 <fileno@plt>:
  401c20:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c24:	ldr	x17, [x16, #152]
  401c28:	add	x16, x16, #0x98
  401c2c:	br	x17

0000000000401c30 <signal@plt>:
  401c30:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c34:	ldr	x17, [x16, #160]
  401c38:	add	x16, x16, #0xa0
  401c3c:	br	x17

0000000000401c40 <fclose@plt>:
  401c40:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c44:	ldr	x17, [x16, #168]
  401c48:	add	x16, x16, #0xa8
  401c4c:	br	x17

0000000000401c50 <getpid@plt>:
  401c50:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c54:	ldr	x17, [x16, #176]
  401c58:	add	x16, x16, #0xb0
  401c5c:	br	x17

0000000000401c60 <nl_langinfo@plt>:
  401c60:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c64:	ldr	x17, [x16, #184]
  401c68:	add	x16, x16, #0xb8
  401c6c:	br	x17

0000000000401c70 <malloc@plt>:
  401c70:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c74:	ldr	x17, [x16, #192]
  401c78:	add	x16, x16, #0xc0
  401c7c:	br	x17

0000000000401c80 <wcwidth@plt>:
  401c80:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c84:	ldr	x17, [x16, #200]
  401c88:	add	x16, x16, #0xc8
  401c8c:	br	x17

0000000000401c90 <open@plt>:
  401c90:	adrp	x16, 422000 <ferror@plt+0x20000>
  401c94:	ldr	x17, [x16, #208]
  401c98:	add	x16, x16, #0xd0
  401c9c:	br	x17

0000000000401ca0 <poll@plt>:
  401ca0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ca4:	ldr	x17, [x16, #216]
  401ca8:	add	x16, x16, #0xd8
  401cac:	br	x17

0000000000401cb0 <sigemptyset@plt>:
  401cb0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401cb4:	ldr	x17, [x16, #224]
  401cb8:	add	x16, x16, #0xe0
  401cbc:	br	x17

0000000000401cc0 <strncmp@plt>:
  401cc0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401cc4:	ldr	x17, [x16, #232]
  401cc8:	add	x16, x16, #0xe8
  401ccc:	br	x17

0000000000401cd0 <bindtextdomain@plt>:
  401cd0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401cd4:	ldr	x17, [x16, #240]
  401cd8:	add	x16, x16, #0xf0
  401cdc:	br	x17

0000000000401ce0 <__libc_start_main@plt>:
  401ce0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ce4:	ldr	x17, [x16, #248]
  401ce8:	add	x16, x16, #0xf8
  401cec:	br	x17

0000000000401cf0 <memset@plt>:
  401cf0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401cf4:	ldr	x17, [x16, #256]
  401cf8:	add	x16, x16, #0x100
  401cfc:	br	x17

0000000000401d00 <fdopen@plt>:
  401d00:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d04:	ldr	x17, [x16, #264]
  401d08:	add	x16, x16, #0x108
  401d0c:	br	x17

0000000000401d10 <calloc@plt>:
  401d10:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d14:	ldr	x17, [x16, #272]
  401d18:	add	x16, x16, #0x110
  401d1c:	br	x17

0000000000401d20 <readdir@plt>:
  401d20:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d24:	ldr	x17, [x16, #280]
  401d28:	add	x16, x16, #0x118
  401d2c:	br	x17

0000000000401d30 <realloc@plt>:
  401d30:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d34:	ldr	x17, [x16, #288]
  401d38:	add	x16, x16, #0x120
  401d3c:	br	x17

0000000000401d40 <getc@plt>:
  401d40:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d44:	ldr	x17, [x16, #296]
  401d48:	add	x16, x16, #0x128
  401d4c:	br	x17

0000000000401d50 <closedir@plt>:
  401d50:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d54:	ldr	x17, [x16, #304]
  401d58:	add	x16, x16, #0x130
  401d5c:	br	x17

0000000000401d60 <close@plt>:
  401d60:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d64:	ldr	x17, [x16, #312]
  401d68:	add	x16, x16, #0x138
  401d6c:	br	x17

0000000000401d70 <sigaction@plt>:
  401d70:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d74:	ldr	x17, [x16, #320]
  401d78:	add	x16, x16, #0x140
  401d7c:	br	x17

0000000000401d80 <strrchr@plt>:
  401d80:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d84:	ldr	x17, [x16, #328]
  401d88:	add	x16, x16, #0x148
  401d8c:	br	x17

0000000000401d90 <__gmon_start__@plt>:
  401d90:	adrp	x16, 422000 <ferror@plt+0x20000>
  401d94:	ldr	x17, [x16, #336]
  401d98:	add	x16, x16, #0x150
  401d9c:	br	x17

0000000000401da0 <fdopendir@plt>:
  401da0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401da4:	ldr	x17, [x16, #344]
  401da8:	add	x16, x16, #0x158
  401dac:	br	x17

0000000000401db0 <write@plt>:
  401db0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401db4:	ldr	x17, [x16, #352]
  401db8:	add	x16, x16, #0x160
  401dbc:	br	x17

0000000000401dc0 <abort@plt>:
  401dc0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401dc4:	ldr	x17, [x16, #360]
  401dc8:	add	x16, x16, #0x168
  401dcc:	br	x17

0000000000401dd0 <mbsinit@plt>:
  401dd0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401dd4:	ldr	x17, [x16, #368]
  401dd8:	add	x16, x16, #0x170
  401ddc:	br	x17

0000000000401de0 <memcmp@plt>:
  401de0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401de4:	ldr	x17, [x16, #376]
  401de8:	add	x16, x16, #0x178
  401dec:	br	x17

0000000000401df0 <textdomain@plt>:
  401df0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401df4:	ldr	x17, [x16, #384]
  401df8:	add	x16, x16, #0x180
  401dfc:	br	x17

0000000000401e00 <getopt_long@plt>:
  401e00:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e04:	ldr	x17, [x16, #392]
  401e08:	add	x16, x16, #0x188
  401e0c:	br	x17

0000000000401e10 <execvp@plt>:
  401e10:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e14:	ldr	x17, [x16, #400]
  401e18:	add	x16, x16, #0x190
  401e1c:	br	x17

0000000000401e20 <strcmp@plt>:
  401e20:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e24:	ldr	x17, [x16, #408]
  401e28:	add	x16, x16, #0x198
  401e2c:	br	x17

0000000000401e30 <__ctype_b_loc@plt>:
  401e30:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e34:	ldr	x17, [x16, #416]
  401e38:	add	x16, x16, #0x1a0
  401e3c:	br	x17

0000000000401e40 <strtol@plt>:
  401e40:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e44:	ldr	x17, [x16, #424]
  401e48:	add	x16, x16, #0x1a8
  401e4c:	br	x17

0000000000401e50 <fseeko@plt>:
  401e50:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e54:	ldr	x17, [x16, #432]
  401e58:	add	x16, x16, #0x1b0
  401e5c:	br	x17

0000000000401e60 <free@plt>:
  401e60:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e64:	ldr	x17, [x16, #440]
  401e68:	add	x16, x16, #0x1b8
  401e6c:	br	x17

0000000000401e70 <__ctype_get_mb_cur_max@plt>:
  401e70:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e74:	ldr	x17, [x16, #448]
  401e78:	add	x16, x16, #0x1c0
  401e7c:	br	x17

0000000000401e80 <strchr@plt>:
  401e80:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e84:	ldr	x17, [x16, #456]
  401e88:	add	x16, x16, #0x1c8
  401e8c:	br	x17

0000000000401e90 <fwrite@plt>:
  401e90:	adrp	x16, 422000 <ferror@plt+0x20000>
  401e94:	ldr	x17, [x16, #464]
  401e98:	add	x16, x16, #0x1d0
  401e9c:	br	x17

0000000000401ea0 <fcntl@plt>:
  401ea0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ea4:	ldr	x17, [x16, #472]
  401ea8:	add	x16, x16, #0x1d8
  401eac:	br	x17

0000000000401eb0 <fflush@plt>:
  401eb0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401eb4:	ldr	x17, [x16, #480]
  401eb8:	add	x16, x16, #0x1e0
  401ebc:	br	x17

0000000000401ec0 <strcpy@plt>:
  401ec0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ec4:	ldr	x17, [x16, #488]
  401ec8:	add	x16, x16, #0x1e8
  401ecc:	br	x17

0000000000401ed0 <dirfd@plt>:
  401ed0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ed4:	ldr	x17, [x16, #496]
  401ed8:	add	x16, x16, #0x1f0
  401edc:	br	x17

0000000000401ee0 <getrlimit@plt>:
  401ee0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ee4:	ldr	x17, [x16, #504]
  401ee8:	add	x16, x16, #0x1f8
  401eec:	br	x17

0000000000401ef0 <unsetenv@plt>:
  401ef0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ef4:	ldr	x17, [x16, #512]
  401ef8:	add	x16, x16, #0x200
  401efc:	br	x17

0000000000401f00 <read@plt>:
  401f00:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f04:	ldr	x17, [x16, #520]
  401f08:	add	x16, x16, #0x208
  401f0c:	br	x17

0000000000401f10 <memchr@plt>:
  401f10:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f14:	ldr	x17, [x16, #528]
  401f18:	add	x16, x16, #0x210
  401f1c:	br	x17

0000000000401f20 <isatty@plt>:
  401f20:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f24:	ldr	x17, [x16, #536]
  401f28:	add	x16, x16, #0x218
  401f2c:	br	x17

0000000000401f30 <sysconf@plt>:
  401f30:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f34:	ldr	x17, [x16, #544]
  401f38:	add	x16, x16, #0x220
  401f3c:	br	x17

0000000000401f40 <__freading@plt>:
  401f40:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f44:	ldr	x17, [x16, #552]
  401f48:	add	x16, x16, #0x228
  401f4c:	br	x17

0000000000401f50 <dup2@plt>:
  401f50:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f54:	ldr	x17, [x16, #560]
  401f58:	add	x16, x16, #0x230
  401f5c:	br	x17

0000000000401f60 <strncpy@plt>:
  401f60:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f64:	ldr	x17, [x16, #568]
  401f68:	add	x16, x16, #0x238
  401f6c:	br	x17

0000000000401f70 <iswprint@plt>:
  401f70:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f74:	ldr	x17, [x16, #576]
  401f78:	add	x16, x16, #0x240
  401f7c:	br	x17

0000000000401f80 <printf@plt>:
  401f80:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f84:	ldr	x17, [x16, #584]
  401f88:	add	x16, x16, #0x248
  401f8c:	br	x17

0000000000401f90 <__assert_fail@plt>:
  401f90:	adrp	x16, 422000 <ferror@plt+0x20000>
  401f94:	ldr	x17, [x16, #592]
  401f98:	add	x16, x16, #0x250
  401f9c:	br	x17

0000000000401fa0 <__errno_location@plt>:
  401fa0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401fa4:	ldr	x17, [x16, #600]
  401fa8:	add	x16, x16, #0x258
  401fac:	br	x17

0000000000401fb0 <getenv@plt>:
  401fb0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401fb4:	ldr	x17, [x16, #608]
  401fb8:	add	x16, x16, #0x260
  401fbc:	br	x17

0000000000401fc0 <waitpid@plt>:
  401fc0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401fc4:	ldr	x17, [x16, #616]
  401fc8:	add	x16, x16, #0x268
  401fcc:	br	x17

0000000000401fd0 <gettext@plt>:
  401fd0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401fd4:	ldr	x17, [x16, #624]
  401fd8:	add	x16, x16, #0x270
  401fdc:	br	x17

0000000000401fe0 <fprintf@plt>:
  401fe0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401fe4:	ldr	x17, [x16, #632]
  401fe8:	add	x16, x16, #0x278
  401fec:	br	x17

0000000000401ff0 <setlocale@plt>:
  401ff0:	adrp	x16, 422000 <ferror@plt+0x20000>
  401ff4:	ldr	x17, [x16, #640]
  401ff8:	add	x16, x16, #0x280
  401ffc:	br	x17

0000000000402000 <ferror@plt>:
  402000:	adrp	x16, 422000 <ferror@plt+0x20000>
  402004:	ldr	x17, [x16, #648]
  402008:	add	x16, x16, #0x288
  40200c:	br	x17

Disassembly of section .text:

0000000000402010 <.text>:
  402010:	mov	x29, #0x0                   	// #0
  402014:	mov	x30, #0x0                   	// #0
  402018:	mov	x5, x0
  40201c:	ldr	x1, [sp]
  402020:	add	x2, sp, #0x8
  402024:	mov	x6, sp
  402028:	movz	x0, #0x0, lsl #48
  40202c:	movk	x0, #0x0, lsl #32
  402030:	movk	x0, #0x40, lsl #16
  402034:	movk	x0, #0x25b0
  402038:	movz	x3, #0x0, lsl #48
  40203c:	movk	x3, #0x0, lsl #32
  402040:	movk	x3, #0x40, lsl #16
  402044:	movk	x3, #0xd228
  402048:	movz	x4, #0x0, lsl #48
  40204c:	movk	x4, #0x0, lsl #32
  402050:	movk	x4, #0x40, lsl #16
  402054:	movk	x4, #0xd2a8
  402058:	bl	401ce0 <__libc_start_main@plt>
  40205c:	bl	401dc0 <abort@plt>
  402060:	adrp	x0, 421000 <ferror@plt+0x1f000>
  402064:	ldr	x0, [x0, #4064]
  402068:	cbz	x0, 402070 <ferror@plt+0x70>
  40206c:	b	401d90 <__gmon_start__@plt>
  402070:	ret
  402074:	stp	x29, x30, [sp, #-32]!
  402078:	mov	x29, sp
  40207c:	adrp	x0, 422000 <ferror@plt+0x20000>
  402080:	add	x0, x0, #0x318
  402084:	str	x0, [sp, #24]
  402088:	ldr	x0, [sp, #24]
  40208c:	str	x0, [sp, #24]
  402090:	ldr	x1, [sp, #24]
  402094:	adrp	x0, 422000 <ferror@plt+0x20000>
  402098:	add	x0, x0, #0x318
  40209c:	cmp	x1, x0
  4020a0:	b.eq	4020dc <ferror@plt+0xdc>  // b.none
  4020a4:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4020a8:	add	x0, x0, #0x2d8
  4020ac:	ldr	x0, [x0]
  4020b0:	str	x0, [sp, #16]
  4020b4:	ldr	x0, [sp, #16]
  4020b8:	str	x0, [sp, #16]
  4020bc:	ldr	x0, [sp, #16]
  4020c0:	cmp	x0, #0x0
  4020c4:	b.eq	4020e0 <ferror@plt+0xe0>  // b.none
  4020c8:	ldr	x1, [sp, #16]
  4020cc:	adrp	x0, 422000 <ferror@plt+0x20000>
  4020d0:	add	x0, x0, #0x318
  4020d4:	blr	x1
  4020d8:	b	4020e0 <ferror@plt+0xe0>
  4020dc:	nop
  4020e0:	ldp	x29, x30, [sp], #32
  4020e4:	ret
  4020e8:	stp	x29, x30, [sp, #-48]!
  4020ec:	mov	x29, sp
  4020f0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4020f4:	add	x0, x0, #0x318
  4020f8:	str	x0, [sp, #40]
  4020fc:	ldr	x0, [sp, #40]
  402100:	str	x0, [sp, #40]
  402104:	ldr	x1, [sp, #40]
  402108:	adrp	x0, 422000 <ferror@plt+0x20000>
  40210c:	add	x0, x0, #0x318
  402110:	sub	x0, x1, x0
  402114:	asr	x0, x0, #3
  402118:	lsr	x1, x0, #63
  40211c:	add	x0, x1, x0
  402120:	asr	x0, x0, #1
  402124:	str	x0, [sp, #32]
  402128:	ldr	x0, [sp, #32]
  40212c:	cmp	x0, #0x0
  402130:	b.eq	402170 <ferror@plt+0x170>  // b.none
  402134:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402138:	add	x0, x0, #0x2e0
  40213c:	ldr	x0, [x0]
  402140:	str	x0, [sp, #24]
  402144:	ldr	x0, [sp, #24]
  402148:	str	x0, [sp, #24]
  40214c:	ldr	x0, [sp, #24]
  402150:	cmp	x0, #0x0
  402154:	b.eq	402174 <ferror@plt+0x174>  // b.none
  402158:	ldr	x2, [sp, #24]
  40215c:	ldr	x1, [sp, #32]
  402160:	adrp	x0, 422000 <ferror@plt+0x20000>
  402164:	add	x0, x0, #0x318
  402168:	blr	x2
  40216c:	b	402174 <ferror@plt+0x174>
  402170:	nop
  402174:	ldp	x29, x30, [sp], #48
  402178:	ret
  40217c:	stp	x29, x30, [sp, #-16]!
  402180:	mov	x29, sp
  402184:	adrp	x0, 422000 <ferror@plt+0x20000>
  402188:	add	x0, x0, #0x358
  40218c:	ldrb	w0, [x0]
  402190:	and	x0, x0, #0xff
  402194:	cmp	x0, #0x0
  402198:	b.ne	4021b4 <ferror@plt+0x1b4>  // b.any
  40219c:	bl	402074 <ferror@plt+0x74>
  4021a0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4021a4:	add	x0, x0, #0x358
  4021a8:	mov	w1, #0x1                   	// #1
  4021ac:	strb	w1, [x0]
  4021b0:	b	4021b8 <ferror@plt+0x1b8>
  4021b4:	nop
  4021b8:	ldp	x29, x30, [sp], #16
  4021bc:	ret
  4021c0:	stp	x29, x30, [sp, #-16]!
  4021c4:	mov	x29, sp
  4021c8:	bl	4020e8 <ferror@plt+0xe8>
  4021cc:	nop
  4021d0:	ldp	x29, x30, [sp], #16
  4021d4:	ret
  4021d8:	stp	x29, x30, [sp, #-64]!
  4021dc:	mov	x29, sp
  4021e0:	str	x0, [sp, #24]
  4021e4:	mov	w0, #0x8                   	// #8
  4021e8:	str	w0, [sp, #52]
  4021ec:	ldr	x0, [sp, #24]
  4021f0:	ldrb	w0, [x0]
  4021f4:	cmp	w0, #0x5c
  4021f8:	b.eq	40221c <ferror@plt+0x21c>  // b.none
  4021fc:	adrp	x0, 40e000 <ferror@plt+0xc000>
  402200:	add	x3, x0, #0xea0
  402204:	mov	w2, #0xea                  	// #234
  402208:	adrp	x0, 40d000 <ferror@plt+0xb000>
  40220c:	add	x1, x0, #0x638
  402210:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402214:	add	x0, x0, #0x640
  402218:	bl	401f90 <__assert_fail@plt>
  40221c:	ldr	x0, [sp, #24]
  402220:	add	x0, x0, #0x1
  402224:	ldrb	w0, [x0]
  402228:	cmp	w0, #0x78
  40222c:	b.ne	402248 <ferror@plt+0x248>  // b.any
  402230:	ldr	x0, [sp, #24]
  402234:	add	x0, x0, #0x2
  402238:	str	x0, [sp, #56]
  40223c:	mov	w0, #0x10                  	// #16
  402240:	str	w0, [sp, #52]
  402244:	b	4022b4 <ferror@plt+0x2b4>
  402248:	bl	401e30 <__ctype_b_loc@plt>
  40224c:	ldr	x1, [x0]
  402250:	ldr	x0, [sp, #24]
  402254:	add	x0, x0, #0x1
  402258:	ldrb	w0, [x0]
  40225c:	and	x0, x0, #0xff
  402260:	lsl	x0, x0, #1
  402264:	add	x0, x1, x0
  402268:	ldrh	w0, [x0]
  40226c:	and	w0, w0, #0x800
  402270:	cmp	w0, #0x0
  402274:	b.eq	402290 <ferror@plt+0x290>  // b.none
  402278:	ldr	x0, [sp, #24]
  40227c:	add	x0, x0, #0x1
  402280:	str	x0, [sp, #56]
  402284:	mov	w0, #0x8                   	// #8
  402288:	str	w0, [sp, #52]
  40228c:	b	4022b4 <ferror@plt+0x2b4>
  402290:	str	xzr, [sp, #56]
  402294:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402298:	add	x0, x0, #0x650
  40229c:	bl	401fd0 <gettext@plt>
  4022a0:	ldr	x3, [sp, #24]
  4022a4:	mov	x2, x0
  4022a8:	mov	w1, #0x0                   	// #0
  4022ac:	mov	w0, #0x1                   	// #1
  4022b0:	bl	401b60 <error@plt>
  4022b4:	bl	401fa0 <__errno_location@plt>
  4022b8:	str	wzr, [x0]
  4022bc:	str	xzr, [sp, #32]
  4022c0:	add	x0, sp, #0x20
  4022c4:	ldr	w2, [sp, #52]
  4022c8:	mov	x1, x0
  4022cc:	ldr	x0, [sp, #56]
  4022d0:	bl	401b20 <strtoul@plt>
  4022d4:	str	x0, [sp, #40]
  4022d8:	ldr	x0, [sp, #40]
  4022dc:	cmn	x0, #0x1
  4022e0:	b.ne	4022f4 <ferror@plt+0x2f4>  // b.any
  4022e4:	bl	401fa0 <__errno_location@plt>
  4022e8:	ldr	w0, [x0]
  4022ec:	cmp	w0, #0x22
  4022f0:	b.eq	402300 <ferror@plt+0x300>  // b.none
  4022f4:	ldr	x0, [sp, #40]
  4022f8:	cmp	x0, #0xff
  4022fc:	b.ls	402354 <ferror@plt+0x354>  // b.plast
  402300:	ldr	w0, [sp, #52]
  402304:	cmp	w0, #0x10
  402308:	b.ne	402330 <ferror@plt+0x330>  // b.any
  40230c:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402310:	add	x0, x0, #0x690
  402314:	bl	401fd0 <gettext@plt>
  402318:	mov	x4, #0xff                  	// #255
  40231c:	ldr	x3, [sp, #24]
  402320:	mov	x2, x0
  402324:	mov	w1, #0x0                   	// #0
  402328:	mov	w0, #0x1                   	// #1
  40232c:	bl	401b60 <error@plt>
  402330:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402334:	add	x0, x0, #0x6f8
  402338:	bl	401fd0 <gettext@plt>
  40233c:	mov	x4, #0xff                  	// #255
  402340:	ldr	x3, [sp, #24]
  402344:	mov	x2, x0
  402348:	mov	w1, #0x0                   	// #0
  40234c:	mov	w0, #0x1                   	// #1
  402350:	bl	401b60 <error@plt>
  402354:	ldr	x0, [sp, #32]
  402358:	ldrb	w0, [x0]
  40235c:	cmp	w0, #0x0
  402360:	b.eq	402390 <ferror@plt+0x390>  // b.none
  402364:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402368:	add	x0, x0, #0x760
  40236c:	bl	401fd0 <gettext@plt>
  402370:	mov	x1, x0
  402374:	ldr	x0, [sp, #32]
  402378:	mov	x4, x0
  40237c:	ldr	x3, [sp, #24]
  402380:	mov	x2, x1
  402384:	mov	w1, #0x0                   	// #0
  402388:	mov	w0, #0x1                   	// #1
  40238c:	bl	401b60 <error@plt>
  402390:	ldr	x0, [sp, #40]
  402394:	and	w0, w0, #0xff
  402398:	ldp	x29, x30, [sp], #64
  40239c:	ret
  4023a0:	stp	x29, x30, [sp, #-32]!
  4023a4:	mov	x29, sp
  4023a8:	str	x0, [sp, #24]
  4023ac:	ldr	x0, [sp, #24]
  4023b0:	bl	401b30 <strlen@plt>
  4023b4:	cmp	x0, #0x1
  4023b8:	b.ne	4023c8 <ferror@plt+0x3c8>  // b.any
  4023bc:	ldr	x0, [sp, #24]
  4023c0:	ldrb	w0, [x0]
  4023c4:	b	4024c4 <ferror@plt+0x4c4>
  4023c8:	ldr	x0, [sp, #24]
  4023cc:	ldrb	w0, [x0]
  4023d0:	cmp	w0, #0x5c
  4023d4:	b.ne	4024a4 <ferror@plt+0x4a4>  // b.any
  4023d8:	ldr	x0, [sp, #24]
  4023dc:	add	x0, x0, #0x1
  4023e0:	ldrb	w0, [x0]
  4023e4:	cmp	w0, #0x76
  4023e8:	b.eq	402484 <ferror@plt+0x484>  // b.none
  4023ec:	cmp	w0, #0x76
  4023f0:	b.gt	402494 <ferror@plt+0x494>
  4023f4:	cmp	w0, #0x74
  4023f8:	b.eq	40247c <ferror@plt+0x47c>  // b.none
  4023fc:	cmp	w0, #0x74
  402400:	b.gt	402494 <ferror@plt+0x494>
  402404:	cmp	w0, #0x72
  402408:	b.eq	402474 <ferror@plt+0x474>  // b.none
  40240c:	cmp	w0, #0x72
  402410:	b.gt	402494 <ferror@plt+0x494>
  402414:	cmp	w0, #0x6e
  402418:	b.eq	40246c <ferror@plt+0x46c>  // b.none
  40241c:	cmp	w0, #0x6e
  402420:	b.gt	402494 <ferror@plt+0x494>
  402424:	cmp	w0, #0x66
  402428:	b.eq	402464 <ferror@plt+0x464>  // b.none
  40242c:	cmp	w0, #0x66
  402430:	b.gt	402494 <ferror@plt+0x494>
  402434:	cmp	w0, #0x62
  402438:	b.eq	40245c <ferror@plt+0x45c>  // b.none
  40243c:	cmp	w0, #0x62
  402440:	b.gt	402494 <ferror@plt+0x494>
  402444:	cmp	w0, #0x5c
  402448:	b.eq	40248c <ferror@plt+0x48c>  // b.none
  40244c:	cmp	w0, #0x61
  402450:	b.ne	402494 <ferror@plt+0x494>  // b.any
  402454:	mov	w0, #0x7                   	// #7
  402458:	b	4024c4 <ferror@plt+0x4c4>
  40245c:	mov	w0, #0x8                   	// #8
  402460:	b	4024c4 <ferror@plt+0x4c4>
  402464:	mov	w0, #0xc                   	// #12
  402468:	b	4024c4 <ferror@plt+0x4c4>
  40246c:	mov	w0, #0xa                   	// #10
  402470:	b	4024c4 <ferror@plt+0x4c4>
  402474:	mov	w0, #0xd                   	// #13
  402478:	b	4024c4 <ferror@plt+0x4c4>
  40247c:	mov	w0, #0x9                   	// #9
  402480:	b	4024c4 <ferror@plt+0x4c4>
  402484:	mov	w0, #0xb                   	// #11
  402488:	b	4024c4 <ferror@plt+0x4c4>
  40248c:	mov	w0, #0x5c                  	// #92
  402490:	b	4024c4 <ferror@plt+0x4c4>
  402494:	ldr	x0, [sp, #24]
  402498:	bl	4021d8 <ferror@plt+0x1d8>
  40249c:	and	w0, w0, #0xff
  4024a0:	b	4024c4 <ferror@plt+0x4c4>
  4024a4:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4024a8:	add	x0, x0, #0x7c8
  4024ac:	bl	401fd0 <gettext@plt>
  4024b0:	ldr	x3, [sp, #24]
  4024b4:	mov	x2, x0
  4024b8:	mov	w1, #0x0                   	// #0
  4024bc:	mov	w0, #0x1                   	// #1
  4024c0:	bl	401b60 <error@plt>
  4024c4:	ldp	x29, x30, [sp], #32
  4024c8:	ret
  4024cc:	nop
  4024d0:	ret
  4024d4:	stp	x29, x30, [sp, #-16]!
  4024d8:	mov	x29, sp
  4024dc:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4024e0:	add	x0, x0, #0x850
  4024e4:	bl	401fd0 <gettext@plt>
  4024e8:	mov	x2, x0
  4024ec:	mov	w1, #0x0                   	// #0
  4024f0:	mov	w0, #0x1                   	// #1
  4024f4:	bl	401b60 <error@plt>
  4024f8:	sub	sp, sp, #0x10
  4024fc:	str	x0, [sp, #8]
  402500:	str	x1, [sp]
  402504:	ldr	x1, [sp, #8]
  402508:	ldr	x0, [sp]
  40250c:	cmp	x1, x0
  402510:	b.cs	40251c <ferror@plt+0x51c>  // b.hs, b.nlast
  402514:	ldr	x0, [sp, #8]
  402518:	b	402520 <ferror@plt+0x520>
  40251c:	ldr	x0, [sp]
  402520:	add	sp, sp, #0x10
  402524:	ret
  402528:	stp	x29, x30, [sp, #-64]!
  40252c:	mov	x29, sp
  402530:	str	x0, [sp, #24]
  402534:	mov	w1, #0x0                   	// #0
  402538:	ldr	x0, [sp, #24]
  40253c:	bl	406ae0 <ferror@plt+0x4ae0>
  402540:	str	w0, [sp, #60]
  402544:	ldr	w0, [sp, #60]
  402548:	cmp	w0, #0x0
  40254c:	b.ge	402558 <ferror@plt+0x558>  // b.tcont
  402550:	mov	x0, #0x0                   	// #0
  402554:	b	4025a8 <ferror@plt+0x5a8>
  402558:	adrp	x0, 40d000 <ferror@plt+0xb000>
  40255c:	add	x1, x0, #0x878
  402560:	ldr	w0, [sp, #60]
  402564:	bl	401d00 <fdopen@plt>
  402568:	str	x0, [sp, #48]
  40256c:	ldr	x0, [sp, #48]
  402570:	cmp	x0, #0x0
  402574:	b.ne	4025a4 <ferror@plt+0x5a4>  // b.any
  402578:	bl	401fa0 <__errno_location@plt>
  40257c:	ldr	w0, [x0]
  402580:	str	w0, [sp, #44]
  402584:	ldr	w0, [sp, #60]
  402588:	bl	401d60 <close@plt>
  40258c:	bl	401fa0 <__errno_location@plt>
  402590:	mov	x1, x0
  402594:	ldr	w0, [sp, #44]
  402598:	str	w0, [x1]
  40259c:	mov	x0, #0x0                   	// #0
  4025a0:	b	4025a8 <ferror@plt+0x5a8>
  4025a4:	ldr	x0, [sp, #48]
  4025a8:	ldp	x29, x30, [sp], #64
  4025ac:	ret
  4025b0:	sub	sp, sp, #0x160
  4025b4:	stp	x29, x30, [sp, #16]
  4025b8:	add	x29, sp, #0x10
  4025bc:	stp	x19, x20, [sp, #32]
  4025c0:	str	x21, [sp, #48]
  4025c4:	str	w0, [sp, #76]
  4025c8:	str	x1, [sp, #64]
  4025cc:	str	wzr, [sp, #348]
  4025d0:	mov	w0, #0x1                   	// #1
  4025d4:	str	w0, [sp, #344]
  4025d8:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4025dc:	add	x0, x0, #0x880
  4025e0:	str	x0, [sp, #336]
  4025e4:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4025e8:	add	x1, x0, #0xe88
  4025ec:	add	x0, sp, #0xf8
  4025f0:	ldr	w2, [x1]
  4025f4:	str	w2, [x0]
  4025f8:	ldrb	w1, [x1, #4]
  4025fc:	strb	w1, [x0, #4]
  402600:	adrp	x0, 403000 <ferror@plt+0x1000>
  402604:	add	x0, x0, #0x5b4
  402608:	str	x0, [sp, #328]
  40260c:	adrp	x0, 402000 <ferror@plt>
  402610:	add	x0, x0, #0x4cc
  402614:	str	x0, [sp, #320]
  402618:	ldr	x0, [sp, #64]
  40261c:	ldr	x0, [x0]
  402620:	cmp	x0, #0x0
  402624:	b.eq	402638 <ferror@plt+0x638>  // b.none
  402628:	ldr	x0, [sp, #64]
  40262c:	ldr	x0, [x0]
  402630:	bl	408b0c <ferror@plt+0x6b0c>
  402634:	b	402644 <ferror@plt+0x644>
  402638:	adrp	x0, 40d000 <ferror@plt+0xb000>
  40263c:	add	x0, x0, #0x888
  402640:	bl	408b0c <ferror@plt+0x6b0c>
  402644:	bl	4068b4 <ferror@plt+0x48b4>
  402648:	bl	401c50 <getpid@plt>
  40264c:	mov	w1, w0
  402650:	adrp	x0, 422000 <ferror@plt+0x20000>
  402654:	add	x0, x0, #0x458
  402658:	str	w1, [x0]
  40265c:	adrp	x0, 422000 <ferror@plt+0x20000>
  402660:	add	x0, x0, #0x464
  402664:	str	wzr, [x0]
  402668:	adrp	x0, 40d000 <ferror@plt+0xb000>
  40266c:	add	x1, x0, #0x890
  402670:	mov	w0, #0x6                   	// #6
  402674:	bl	401ff0 <setlocale@plt>
  402678:	adrp	x0, 40d000 <ferror@plt+0xb000>
  40267c:	add	x1, x0, #0x898
  402680:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402684:	add	x0, x0, #0x8b0
  402688:	bl	401cd0 <bindtextdomain@plt>
  40268c:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402690:	add	x0, x0, #0x8b0
  402694:	bl	401df0 <textdomain@plt>
  402698:	adrp	x0, 407000 <ferror@plt+0x5000>
  40269c:	add	x0, x0, #0x2dc
  4026a0:	bl	40d2b0 <ferror@plt+0xb2b0>
  4026a4:	cmp	w0, #0x0
  4026a8:	b.ne	4026c0 <ferror@plt+0x6c0>  // b.any
  4026ac:	adrp	x0, 404000 <ferror@plt+0x2000>
  4026b0:	add	x0, x0, #0xd24
  4026b4:	bl	40d2b0 <ferror@plt+0xb2b0>
  4026b8:	cmp	w0, #0x0
  4026bc:	b.eq	4026e4 <ferror@plt+0x6e4>  // b.none
  4026c0:	bl	401fa0 <__errno_location@plt>
  4026c4:	ldr	w19, [x0]
  4026c8:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4026cc:	add	x0, x0, #0x8c0
  4026d0:	bl	401fd0 <gettext@plt>
  4026d4:	mov	x2, x0
  4026d8:	mov	w1, w19
  4026dc:	mov	w0, #0x1                   	// #1
  4026e0:	bl	401b60 <error@plt>
  4026e4:	mov	x1, #0x800                 	// #2048
  4026e8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4026ec:	add	x0, x0, #0x3d0
  4026f0:	bl	406058 <ferror@plt+0x4058>
  4026f4:	str	w0, [sp, #304]
  4026f8:	ldr	w0, [sp, #304]
  4026fc:	cmp	w0, #0x1
  402700:	b.ne	402714 <ferror@plt+0x714>  // b.any
  402704:	adrp	x0, 402000 <ferror@plt>
  402708:	add	x0, x0, #0x4d4
  40270c:	str	x0, [sp, #320]
  402710:	b	402ce0 <ferror@plt+0xce0>
  402714:	ldr	w0, [sp, #304]
  402718:	cmp	w0, #0x2
  40271c:	b.ne	402730 <ferror@plt+0x730>  // b.any
  402720:	adrp	x0, 402000 <ferror@plt>
  402724:	add	x0, x0, #0x4d4
  402728:	str	x0, [sp, #320]
  40272c:	b	402ce0 <ferror@plt+0xce0>
  402730:	mov	w0, #0x0                   	// #0
  402734:	bl	401f30 <sysconf@plt>
  402738:	str	x0, [sp, #296]
  40273c:	ldr	x0, [sp, #296]
  402740:	cmp	x0, #0x0
  402744:	b.le	4027a4 <ferror@plt+0x7a4>
  402748:	ldr	x0, [sp, #296]
  40274c:	cmp	x0, #0x800
  402750:	b.gt	402774 <ferror@plt+0x774>
  402754:	adrp	x0, 40e000 <ferror@plt+0xc000>
  402758:	add	x3, x0, #0xec0
  40275c:	mov	w2, #0x1d9                 	// #473
  402760:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402764:	add	x1, x0, #0x638
  402768:	adrp	x0, 40d000 <ferror@plt+0xb000>
  40276c:	add	x0, x0, #0x8e8
  402770:	bl	401f90 <__assert_fail@plt>
  402774:	adrp	x0, 422000 <ferror@plt+0x20000>
  402778:	add	x0, x0, #0x3d0
  40277c:	ldr	x2, [x0, #24]
  402780:	ldr	x0, [sp, #296]
  402784:	sub	x0, x0, #0x800
  402788:	mov	x1, x0
  40278c:	mov	x0, x2
  402790:	bl	4024f8 <ferror@plt+0x4f8>
  402794:	mov	x1, x0
  402798:	adrp	x0, 422000 <ferror@plt+0x20000>
  40279c:	add	x0, x0, #0x3d0
  4027a0:	str	x1, [x0, #24]
  4027a4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4027a8:	add	x0, x0, #0x3d0
  4027ac:	ldr	x0, [x0, #24]
  4027b0:	cmp	x0, #0x7ff
  4027b4:	b.hi	4027d8 <ferror@plt+0x7d8>  // b.pmore
  4027b8:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4027bc:	add	x3, x0, #0xec0
  4027c0:	mov	w2, #0x1f5                 	// #501
  4027c4:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4027c8:	add	x1, x0, #0x638
  4027cc:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4027d0:	add	x0, x0, #0x908
  4027d4:	bl	401f90 <__assert_fail@plt>
  4027d8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4027dc:	add	x0, x0, #0x3d0
  4027e0:	adrp	x1, 404000 <ferror@plt+0x2000>
  4027e4:	add	x1, x1, #0x440
  4027e8:	str	x1, [x0, #64]
  4027ec:	adrp	x0, 422000 <ferror@plt+0x20000>
  4027f0:	add	x0, x0, #0x3d0
  4027f4:	bl	4061a0 <ferror@plt+0x41a0>
  4027f8:	b	402ce0 <ferror@plt+0xce0>
  4027fc:	ldr	w0, [sp, #292]
  402800:	cmp	w0, #0x78
  402804:	b.gt	40283c <ferror@plt+0x83c>
  402808:	ldr	w0, [sp, #292]
  40280c:	cmp	w0, #0x30
  402810:	b.lt	402cd8 <ferror@plt+0xcd8>  // b.tstop
  402814:	ldr	w0, [sp, #292]
  402818:	sub	w0, w0, #0x30
  40281c:	cmp	w0, #0x48
  402820:	b.hi	402cd8 <ferror@plt+0xcd8>  // b.pmore
  402824:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402828:	add	x1, x1, #0xd60
  40282c:	ldr	w0, [x1, w0, uxtw #2]
  402830:	adr	x1, 40283c <ferror@plt+0x83c>
  402834:	add	x0, x1, w0, sxtw #2
  402838:	br	x0
  40283c:	ldr	w0, [sp, #292]
  402840:	cmp	w0, #0x100
  402844:	b.eq	402c18 <ferror@plt+0xc18>  // b.none
  402848:	b	402cd8 <ferror@plt+0xcd8>
  40284c:	adrp	x0, 403000 <ferror@plt+0x1000>
  402850:	add	x0, x0, #0xd50
  402854:	str	x0, [sp, #328]
  402858:	adrp	x0, 422000 <ferror@plt+0x20000>
  40285c:	add	x0, x0, #0x46b
  402860:	strb	wzr, [x0]
  402864:	b	402ce0 <ferror@plt+0xce0>
  402868:	adrp	x0, 403000 <ferror@plt+0x1000>
  40286c:	add	x0, x0, #0xd50
  402870:	str	x0, [sp, #328]
  402874:	adrp	x0, 422000 <ferror@plt+0x20000>
  402878:	add	x0, x0, #0x328
  40287c:	ldr	x0, [x0]
  402880:	bl	4023a0 <ferror@plt+0x3a0>
  402884:	and	w1, w0, #0xff
  402888:	adrp	x0, 422000 <ferror@plt+0x20000>
  40288c:	add	x0, x0, #0x46b
  402890:	strb	w1, [x0]
  402894:	b	402ce0 <ferror@plt+0xce0>
  402898:	adrp	x0, 422000 <ferror@plt+0x20000>
  40289c:	add	x0, x0, #0x328
  4028a0:	ldr	x0, [x0]
  4028a4:	cmp	x0, #0x0
  4028a8:	b.eq	4028e0 <ferror@plt+0x8e0>  // b.none
  4028ac:	adrp	x0, 422000 <ferror@plt+0x20000>
  4028b0:	add	x0, x0, #0x328
  4028b4:	ldr	x0, [x0]
  4028b8:	ldrb	w0, [x0]
  4028bc:	cmp	w0, #0x0
  4028c0:	b.eq	4028e0 <ferror@plt+0x8e0>  // b.none
  4028c4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4028c8:	add	x0, x0, #0x328
  4028cc:	ldr	x1, [x0]
  4028d0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4028d4:	add	x0, x0, #0x430
  4028d8:	str	x1, [x0]
  4028dc:	b	4028ec <ferror@plt+0x8ec>
  4028e0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4028e4:	add	x0, x0, #0x430
  4028e8:	str	xzr, [x0]
  4028ec:	b	402ce0 <ferror@plt+0xce0>
  4028f0:	mov	w0, #0x0                   	// #0
  4028f4:	bl	405010 <ferror@plt+0x3010>
  4028f8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4028fc:	add	x0, x0, #0x328
  402900:	ldr	x0, [x0]
  402904:	cmp	x0, #0x0
  402908:	b.eq	402928 <ferror@plt+0x928>  // b.none
  40290c:	adrp	x0, 422000 <ferror@plt+0x20000>
  402910:	add	x0, x0, #0x328
  402914:	ldr	x1, [x0]
  402918:	adrp	x0, 422000 <ferror@plt+0x20000>
  40291c:	add	x0, x0, #0x3d0
  402920:	str	x1, [x0, #48]
  402924:	b	40293c <ferror@plt+0x93c>
  402928:	adrp	x0, 422000 <ferror@plt+0x20000>
  40292c:	add	x0, x0, #0x3d0
  402930:	adrp	x1, 40d000 <ferror@plt+0xb000>
  402934:	add	x1, x1, #0x928
  402938:	str	x1, [x0, #48]
  40293c:	adrp	x0, 422000 <ferror@plt+0x20000>
  402940:	add	x0, x0, #0x3d0
  402944:	str	xzr, [x0, #80]
  402948:	adrp	x0, 422000 <ferror@plt+0x20000>
  40294c:	add	x0, x0, #0x3d0
  402950:	str	xzr, [x0, #72]
  402954:	b	402ce0 <ferror@plt+0xce0>
  402958:	adrp	x0, 422000 <ferror@plt+0x20000>
  40295c:	add	x0, x0, #0x328
  402960:	ldr	x0, [x0]
  402964:	mov	w4, #0x1                   	// #1
  402968:	mov	x3, #0xffffffffffffffff    	// #-1
  40296c:	mov	x2, #0x1                   	// #1
  402970:	mov	w1, #0x4c                  	// #76
  402974:	bl	404e7c <ferror@plt+0x2e7c>
  402978:	mov	x1, x0
  40297c:	adrp	x0, 422000 <ferror@plt+0x20000>
  402980:	add	x0, x0, #0x3d0
  402984:	str	x1, [x0, #72]
  402988:	adrp	x0, 422000 <ferror@plt+0x20000>
  40298c:	add	x0, x0, #0x3d0
  402990:	str	xzr, [x0, #80]
  402994:	adrp	x0, 422000 <ferror@plt+0x20000>
  402998:	add	x0, x0, #0x3d0
  40299c:	str	xzr, [x0, #48]
  4029a0:	b	402ce0 <ferror@plt+0xce0>
  4029a4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4029a8:	add	x0, x0, #0x328
  4029ac:	ldr	x0, [x0]
  4029b0:	cmp	x0, #0x0
  4029b4:	b.eq	4029ec <ferror@plt+0x9ec>  // b.none
  4029b8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4029bc:	add	x0, x0, #0x328
  4029c0:	ldr	x0, [x0]
  4029c4:	mov	w4, #0x1                   	// #1
  4029c8:	mov	x3, #0xffffffffffffffff    	// #-1
  4029cc:	mov	x2, #0x1                   	// #1
  4029d0:	mov	w1, #0x6c                  	// #108
  4029d4:	bl	404e7c <ferror@plt+0x2e7c>
  4029d8:	mov	x1, x0
  4029dc:	adrp	x0, 422000 <ferror@plt+0x20000>
  4029e0:	add	x0, x0, #0x3d0
  4029e4:	str	x1, [x0, #72]
  4029e8:	b	4029fc <ferror@plt+0x9fc>
  4029ec:	adrp	x0, 422000 <ferror@plt+0x20000>
  4029f0:	add	x0, x0, #0x3d0
  4029f4:	mov	x1, #0x1                   	// #1
  4029f8:	str	x1, [x0, #72]
  4029fc:	adrp	x0, 422000 <ferror@plt+0x20000>
  402a00:	add	x0, x0, #0x3d0
  402a04:	str	xzr, [x0, #80]
  402a08:	adrp	x0, 422000 <ferror@plt+0x20000>
  402a0c:	add	x0, x0, #0x3d0
  402a10:	str	xzr, [x0, #48]
  402a14:	b	402ce0 <ferror@plt+0xce0>
  402a18:	adrp	x0, 422000 <ferror@plt+0x20000>
  402a1c:	add	x0, x0, #0x328
  402a20:	ldr	x0, [x0]
  402a24:	mov	w4, #0x1                   	// #1
  402a28:	mov	x3, #0xffffffffffffffff    	// #-1
  402a2c:	mov	x2, #0x1                   	// #1
  402a30:	mov	w1, #0x6e                  	// #110
  402a34:	bl	404e7c <ferror@plt+0x2e7c>
  402a38:	mov	x1, x0
  402a3c:	adrp	x0, 422000 <ferror@plt+0x20000>
  402a40:	add	x0, x0, #0x3d0
  402a44:	str	x1, [x0, #80]
  402a48:	adrp	x0, 422000 <ferror@plt+0x20000>
  402a4c:	add	x0, x0, #0x3d0
  402a50:	str	xzr, [x0, #72]
  402a54:	adrp	x0, 422000 <ferror@plt+0x20000>
  402a58:	add	x0, x0, #0x3d0
  402a5c:	ldr	x0, [x0, #80]
  402a60:	cmp	x0, #0x1
  402a64:	b.ne	402a8c <ferror@plt+0xa8c>  // b.any
  402a68:	adrp	x0, 422000 <ferror@plt+0x20000>
  402a6c:	add	x0, x0, #0x3d0
  402a70:	ldr	x0, [x0, #48]
  402a74:	cmp	x0, #0x0
  402a78:	b.eq	402a8c <ferror@plt+0xa8c>  // b.none
  402a7c:	adrp	x0, 422000 <ferror@plt+0x20000>
  402a80:	add	x0, x0, #0x3d0
  402a84:	str	xzr, [x0, #80]
  402a88:	b	402a98 <ferror@plt+0xa98>
  402a8c:	adrp	x0, 422000 <ferror@plt+0x20000>
  402a90:	add	x0, x0, #0x3d0
  402a94:	str	xzr, [x0, #48]
  402a98:	b	402ce0 <ferror@plt+0xce0>
  402a9c:	ldr	x0, [sp, #320]
  402aa0:	blr	x0
  402aa4:	adrp	x0, 422000 <ferror@plt+0x20000>
  402aa8:	add	x0, x0, #0x328
  402aac:	ldr	x5, [x0]
  402ab0:	adrp	x0, 422000 <ferror@plt+0x20000>
  402ab4:	add	x0, x0, #0x3d0
  402ab8:	ldr	x0, [x0, #8]
  402abc:	mov	w4, #0x0                   	// #0
  402ac0:	mov	x3, x0
  402ac4:	mov	x2, #0x1                   	// #1
  402ac8:	mov	w1, #0x73                  	// #115
  402acc:	mov	x0, x5
  402ad0:	bl	404e7c <ferror@plt+0x2e7c>
  402ad4:	str	x0, [sp, #312]
  402ad8:	adrp	x0, 422000 <ferror@plt+0x20000>
  402adc:	add	x0, x0, #0x3d0
  402ae0:	ldr	x0, [x0, #8]
  402ae4:	ldr	x1, [sp, #312]
  402ae8:	cmp	x1, x0
  402aec:	b.ls	402b34 <ferror@plt+0xb34>  // b.plast
  402af0:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402af4:	add	x0, x0, #0x930
  402af8:	bl	401fd0 <gettext@plt>
  402afc:	mov	x2, x0
  402b00:	ldr	x1, [sp, #312]
  402b04:	adrp	x0, 422000 <ferror@plt+0x20000>
  402b08:	add	x0, x0, #0x3d0
  402b0c:	ldr	x0, [x0, #8]
  402b10:	mov	x4, x0
  402b14:	mov	x3, x1
  402b18:	mov	w1, #0x0                   	// #0
  402b1c:	mov	w0, #0x0                   	// #0
  402b20:	bl	401b60 <error@plt>
  402b24:	adrp	x0, 422000 <ferror@plt+0x20000>
  402b28:	add	x0, x0, #0x3d0
  402b2c:	ldr	x0, [x0, #8]
  402b30:	str	x0, [sp, #312]
  402b34:	adrp	x0, 422000 <ferror@plt+0x20000>
  402b38:	add	x0, x0, #0x3d0
  402b3c:	ldr	x1, [sp, #312]
  402b40:	str	x1, [x0, #24]
  402b44:	b	402ce0 <ferror@plt+0xce0>
  402b48:	mov	w0, #0x1                   	// #1
  402b4c:	str	w0, [sp, #348]
  402b50:	b	402ce0 <ferror@plt+0xce0>
  402b54:	adrp	x0, 422000 <ferror@plt+0x20000>
  402b58:	add	x0, x0, #0x469
  402b5c:	mov	w1, #0x1                   	// #1
  402b60:	strb	w1, [x0]
  402b64:	b	402ce0 <ferror@plt+0xce0>
  402b68:	adrp	x0, 422000 <ferror@plt+0x20000>
  402b6c:	add	x0, x0, #0x3d0
  402b70:	mov	w1, #0x1                   	// #1
  402b74:	str	w1, [x0]
  402b78:	b	402ce0 <ferror@plt+0xce0>
  402b7c:	adrp	x0, 422000 <ferror@plt+0x20000>
  402b80:	add	x0, x0, #0x468
  402b84:	mov	w1, #0x1                   	// #1
  402b88:	strb	w1, [x0]
  402b8c:	b	402ce0 <ferror@plt+0xce0>
  402b90:	adrp	x0, 422000 <ferror@plt+0x20000>
  402b94:	add	x0, x0, #0x46a
  402b98:	mov	w1, #0x1                   	// #1
  402b9c:	strb	w1, [x0]
  402ba0:	adrp	x0, 422000 <ferror@plt+0x20000>
  402ba4:	add	x0, x0, #0x469
  402ba8:	mov	w1, #0x1                   	// #1
  402bac:	strb	w1, [x0]
  402bb0:	b	402ce0 <ferror@plt+0xce0>
  402bb4:	str	wzr, [sp, #344]
  402bb8:	b	402ce0 <ferror@plt+0xce0>
  402bbc:	adrp	x0, 422000 <ferror@plt+0x20000>
  402bc0:	add	x0, x0, #0x328
  402bc4:	ldr	x0, [x0]
  402bc8:	mov	w4, #0x1                   	// #1
  402bcc:	mov	x3, #0x7fffffff            	// #2147483647
  402bd0:	mov	x2, #0x0                   	// #0
  402bd4:	mov	w1, #0x50                  	// #80
  402bd8:	bl	404e7c <ferror@plt+0x2e7c>
  402bdc:	mov	w1, w0
  402be0:	adrp	x0, 422000 <ferror@plt+0x20000>
  402be4:	add	x0, x0, #0x2a4
  402be8:	str	w1, [x0]
  402bec:	b	402ce0 <ferror@plt+0xce0>
  402bf0:	adrp	x0, 422000 <ferror@plt+0x20000>
  402bf4:	add	x0, x0, #0x328
  402bf8:	ldr	x0, [x0]
  402bfc:	str	x0, [sp, #336]
  402c00:	b	402ce0 <ferror@plt+0xce0>
  402c04:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402c08:	add	x0, x0, #0x888
  402c0c:	bl	406d64 <ferror@plt+0x4d64>
  402c10:	mov	w0, #0x0                   	// #0
  402c14:	b	4035a0 <ferror@plt+0x15a0>
  402c18:	adrp	x0, 422000 <ferror@plt+0x20000>
  402c1c:	add	x0, x0, #0x328
  402c20:	ldr	x0, [x0]
  402c24:	mov	w1, #0x3d                  	// #61
  402c28:	bl	401e80 <strchr@plt>
  402c2c:	cmp	x0, #0x0
  402c30:	b.eq	402c70 <ferror@plt+0xc70>  // b.none
  402c34:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402c38:	add	x0, x0, #0x978
  402c3c:	bl	401fd0 <gettext@plt>
  402c40:	mov	x2, x0
  402c44:	ldr	w3, [sp, #260]
  402c48:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402c4c:	add	x1, x0, #0x3d8
  402c50:	sxtw	x0, w3
  402c54:	lsl	x0, x0, #5
  402c58:	add	x0, x1, x0
  402c5c:	ldr	x0, [x0]
  402c60:	mov	x3, x0
  402c64:	mov	w1, #0x0                   	// #0
  402c68:	mov	w0, #0x1                   	// #1
  402c6c:	bl	401b60 <error@plt>
  402c70:	adrp	x0, 422000 <ferror@plt+0x20000>
  402c74:	add	x0, x0, #0x328
  402c78:	ldr	x1, [x0]
  402c7c:	adrp	x0, 422000 <ferror@plt+0x20000>
  402c80:	add	x0, x0, #0x470
  402c84:	str	x1, [x0]
  402c88:	adrp	x0, 422000 <ferror@plt+0x20000>
  402c8c:	add	x0, x0, #0x470
  402c90:	ldr	x0, [x0]
  402c94:	bl	401ef0 <unsetenv@plt>
  402c98:	cmp	w0, #0x0
  402c9c:	b.eq	402ce0 <ferror@plt+0xce0>  // b.none
  402ca0:	bl	401fa0 <__errno_location@plt>
  402ca4:	ldr	w19, [x0]
  402ca8:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402cac:	add	x0, x0, #0x9b8
  402cb0:	bl	401fd0 <gettext@plt>
  402cb4:	mov	x1, x0
  402cb8:	adrp	x0, 422000 <ferror@plt+0x20000>
  402cbc:	add	x0, x0, #0x470
  402cc0:	ldr	x0, [x0]
  402cc4:	mov	x3, x0
  402cc8:	mov	x2, x1
  402ccc:	mov	w1, w19
  402cd0:	mov	w0, #0x1                   	// #1
  402cd4:	bl	401b60 <error@plt>
  402cd8:	mov	w0, #0x1                   	// #1
  402cdc:	bl	405010 <ferror@plt+0x3010>
  402ce0:	add	x0, sp, #0x104
  402ce4:	mov	x4, x0
  402ce8:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402cec:	add	x3, x0, #0x3d8
  402cf0:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402cf4:	add	x2, x0, #0x9e0
  402cf8:	ldr	x1, [sp, #64]
  402cfc:	ldr	w0, [sp, #76]
  402d00:	bl	401e00 <getopt_long@plt>
  402d04:	str	w0, [sp, #292]
  402d08:	ldr	w0, [sp, #292]
  402d0c:	cmn	w0, #0x1
  402d10:	b.ne	4027fc <ferror@plt+0x7fc>  // b.any
  402d14:	adrp	x0, 422000 <ferror@plt+0x20000>
  402d18:	add	x0, x0, #0x430
  402d1c:	ldr	x0, [x0]
  402d20:	cmp	x0, #0x0
  402d24:	b.eq	402d58 <ferror@plt+0xd58>  // b.none
  402d28:	ldr	x1, [sp, #328]
  402d2c:	adrp	x0, 403000 <ferror@plt+0x1000>
  402d30:	add	x0, x0, #0xd50
  402d34:	cmp	x1, x0
  402d38:	b.ne	402d58 <ferror@plt+0xd58>  // b.any
  402d3c:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402d40:	add	x0, x0, #0xa08
  402d44:	bl	401fd0 <gettext@plt>
  402d48:	mov	x2, x0
  402d4c:	mov	w1, #0x0                   	// #0
  402d50:	mov	w0, #0x0                   	// #0
  402d54:	bl	401b60 <error@plt>
  402d58:	ldr	x0, [sp, #320]
  402d5c:	blr	x0
  402d60:	ldr	w0, [sp, #304]
  402d64:	cmp	w0, #0x0
  402d68:	b.eq	402d8c <ferror@plt+0xd8c>  // b.none
  402d6c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  402d70:	add	x3, x0, #0xec0
  402d74:	mov	w2, #0x2a5                 	// #677
  402d78:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402d7c:	add	x1, x0, #0x638
  402d80:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402d84:	add	x0, x0, #0xa48
  402d88:	bl	401f90 <__assert_fail@plt>
  402d8c:	adrp	x0, 404000 <ferror@plt+0x2000>
  402d90:	add	x0, x0, #0xde0
  402d94:	str	x0, [sp, #88]
  402d98:	add	x0, sp, #0x58
  402d9c:	add	x0, x0, #0x8
  402da0:	bl	401cb0 <sigemptyset@plt>
  402da4:	str	wzr, [sp, #224]
  402da8:	add	x0, sp, #0x58
  402dac:	mov	x2, #0x0                   	// #0
  402db0:	mov	x1, x0
  402db4:	mov	w0, #0xa                   	// #10
  402db8:	bl	401d70 <sigaction@plt>
  402dbc:	cmp	w0, #0x0
  402dc0:	b.eq	402de8 <ferror@plt+0xde8>  // b.none
  402dc4:	bl	401fa0 <__errno_location@plt>
  402dc8:	ldr	w19, [x0]
  402dcc:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402dd0:	add	x0, x0, #0xa60
  402dd4:	bl	401fd0 <gettext@plt>
  402dd8:	mov	x2, x0
  402ddc:	mov	w1, w19
  402de0:	mov	w0, #0x0                   	// #0
  402de4:	bl	401b60 <error@plt>
  402de8:	adrp	x0, 404000 <ferror@plt+0x2000>
  402dec:	add	x0, x0, #0xe38
  402df0:	str	x0, [sp, #88]
  402df4:	add	x0, sp, #0x58
  402df8:	add	x0, x0, #0x8
  402dfc:	bl	401cb0 <sigemptyset@plt>
  402e00:	str	wzr, [sp, #224]
  402e04:	add	x0, sp, #0x58
  402e08:	mov	x2, #0x0                   	// #0
  402e0c:	mov	x1, x0
  402e10:	mov	w0, #0xc                   	// #12
  402e14:	bl	401d70 <sigaction@plt>
  402e18:	cmp	w0, #0x0
  402e1c:	b.eq	402e44 <ferror@plt+0xe44>  // b.none
  402e20:	bl	401fa0 <__errno_location@plt>
  402e24:	ldr	w19, [x0]
  402e28:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402e2c:	add	x0, x0, #0xa88
  402e30:	bl	401fd0 <gettext@plt>
  402e34:	mov	x2, x0
  402e38:	mov	w1, w19
  402e3c:	mov	w0, #0x0                   	// #0
  402e40:	bl	401b60 <error@plt>
  402e44:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402e48:	add	x1, x0, #0x880
  402e4c:	ldr	x0, [sp, #336]
  402e50:	bl	401e20 <strcmp@plt>
  402e54:	cmp	w0, #0x0
  402e58:	b.ne	402e78 <ferror@plt+0xe78>  // b.any
  402e5c:	adrp	x0, 422000 <ferror@plt+0x20000>
  402e60:	add	x0, x0, #0x340
  402e64:	ldr	x1, [x0]
  402e68:	adrp	x0, 422000 <ferror@plt+0x20000>
  402e6c:	add	x0, x0, #0x360
  402e70:	str	x1, [x0]
  402e74:	b	402ef0 <ferror@plt+0xef0>
  402e78:	adrp	x0, 422000 <ferror@plt+0x20000>
  402e7c:	add	x0, x0, #0x370
  402e80:	mov	w1, #0x1                   	// #1
  402e84:	str	w1, [x0]
  402e88:	ldr	x0, [sp, #336]
  402e8c:	bl	402528 <ferror@plt+0x528>
  402e90:	mov	x1, x0
  402e94:	adrp	x0, 422000 <ferror@plt+0x20000>
  402e98:	add	x0, x0, #0x360
  402e9c:	str	x1, [x0]
  402ea0:	adrp	x0, 422000 <ferror@plt+0x20000>
  402ea4:	add	x0, x0, #0x360
  402ea8:	ldr	x0, [x0]
  402eac:	cmp	x0, #0x0
  402eb0:	b.ne	402ef0 <ferror@plt+0xef0>  // b.any
  402eb4:	bl	401fa0 <__errno_location@plt>
  402eb8:	ldr	w19, [x0]
  402ebc:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402ec0:	add	x0, x0, #0xab0
  402ec4:	bl	401fd0 <gettext@plt>
  402ec8:	mov	x20, x0
  402ecc:	ldr	x2, [sp, #336]
  402ed0:	mov	w1, #0x8                   	// #8
  402ed4:	mov	w0, #0x0                   	// #0
  402ed8:	bl	40aa48 <ferror@plt+0x8a48>
  402edc:	mov	x3, x0
  402ee0:	mov	x2, x20
  402ee4:	mov	w1, w19
  402ee8:	mov	w0, #0x1                   	// #1
  402eec:	bl	401b60 <error@plt>
  402ef0:	adrp	x0, 422000 <ferror@plt+0x20000>
  402ef4:	add	x0, x0, #0x3d0
  402ef8:	ldr	x0, [x0, #48]
  402efc:	cmp	x0, #0x0
  402f00:	b.ne	402f18 <ferror@plt+0xf18>  // b.any
  402f04:	adrp	x0, 422000 <ferror@plt+0x20000>
  402f08:	add	x0, x0, #0x3d0
  402f0c:	ldr	x0, [x0, #72]
  402f10:	cmp	x0, #0x0
  402f14:	b.eq	402f28 <ferror@plt+0xf28>  // b.none
  402f18:	adrp	x0, 422000 <ferror@plt+0x20000>
  402f1c:	add	x0, x0, #0x3d0
  402f20:	mov	w1, #0x1                   	// #1
  402f24:	str	w1, [x0]
  402f28:	adrp	x0, 422000 <ferror@plt+0x20000>
  402f2c:	add	x0, x0, #0x330
  402f30:	ldr	w0, [x0]
  402f34:	ldr	w1, [sp, #76]
  402f38:	cmp	w1, w0
  402f3c:	b.ne	402f64 <ferror@plt+0xf64>  // b.any
  402f40:	adrp	x0, 422000 <ferror@plt+0x20000>
  402f44:	add	x0, x0, #0x330
  402f48:	str	wzr, [x0]
  402f4c:	mov	w0, #0x1                   	// #1
  402f50:	str	w0, [sp, #76]
  402f54:	add	x0, sp, #0xf8
  402f58:	str	x0, [sp, #240]
  402f5c:	add	x0, sp, #0xf0
  402f60:	str	x0, [sp, #64]
  402f64:	ldr	w0, [sp, #348]
  402f68:	cmp	w0, #0x0
  402f6c:	b.eq	403130 <ferror@plt+0x1130>  // b.none
  402f70:	adrp	x0, 422000 <ferror@plt+0x20000>
  402f74:	add	x0, x0, #0x320
  402f78:	ldr	x19, [x0]
  402f7c:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402f80:	add	x0, x0, #0xad0
  402f84:	bl	401fd0 <gettext@plt>
  402f88:	mov	x20, x0
  402f8c:	bl	405ff8 <ferror@plt+0x3ff8>
  402f90:	mov	x2, x0
  402f94:	mov	x1, x20
  402f98:	mov	x0, x19
  402f9c:	bl	401fe0 <fprintf@plt>
  402fa0:	adrp	x0, 422000 <ferror@plt+0x20000>
  402fa4:	add	x0, x0, #0x320
  402fa8:	ldr	x19, [x0]
  402fac:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402fb0:	add	x0, x0, #0xb00
  402fb4:	bl	401fd0 <gettext@plt>
  402fb8:	mov	x1, x0
  402fbc:	adrp	x0, 422000 <ferror@plt+0x20000>
  402fc0:	add	x0, x0, #0x3d0
  402fc4:	ldr	x0, [x0, #8]
  402fc8:	mov	x2, x0
  402fcc:	mov	x0, x19
  402fd0:	bl	401fe0 <fprintf@plt>
  402fd4:	adrp	x0, 422000 <ferror@plt+0x20000>
  402fd8:	add	x0, x0, #0x320
  402fdc:	ldr	x19, [x0]
  402fe0:	adrp	x0, 40d000 <ferror@plt+0xb000>
  402fe4:	add	x0, x0, #0xb40
  402fe8:	bl	401fd0 <gettext@plt>
  402fec:	mov	x1, x0
  402ff0:	adrp	x0, 422000 <ferror@plt+0x20000>
  402ff4:	add	x0, x0, #0x3d0
  402ff8:	ldr	x0, [x0, #16]
  402ffc:	mov	x2, x0
  403000:	mov	x0, x19
  403004:	bl	401fe0 <fprintf@plt>
  403008:	adrp	x0, 422000 <ferror@plt+0x20000>
  40300c:	add	x0, x0, #0x320
  403010:	ldr	x20, [x0]
  403014:	adrp	x0, 40d000 <ferror@plt+0xb000>
  403018:	add	x0, x0, #0xb90
  40301c:	bl	401fd0 <gettext@plt>
  403020:	mov	x21, x0
  403024:	adrp	x0, 422000 <ferror@plt+0x20000>
  403028:	add	x0, x0, #0x3d0
  40302c:	ldr	x19, [x0, #8]
  403030:	bl	405ff8 <ferror@plt+0x3ff8>
  403034:	sub	x0, x19, x0
  403038:	mov	x2, x0
  40303c:	mov	x1, x21
  403040:	mov	x0, x20
  403044:	bl	401fe0 <fprintf@plt>
  403048:	adrp	x0, 422000 <ferror@plt+0x20000>
  40304c:	add	x0, x0, #0x320
  403050:	ldr	x19, [x0]
  403054:	adrp	x0, 40d000 <ferror@plt+0xb000>
  403058:	add	x0, x0, #0xbc8
  40305c:	bl	401fd0 <gettext@plt>
  403060:	mov	x1, x0
  403064:	adrp	x0, 422000 <ferror@plt+0x20000>
  403068:	add	x0, x0, #0x3d0
  40306c:	ldr	x0, [x0, #24]
  403070:	mov	x2, x0
  403074:	mov	x0, x19
  403078:	bl	401fe0 <fprintf@plt>
  40307c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403080:	add	x0, x0, #0x320
  403084:	ldr	x19, [x0]
  403088:	adrp	x0, 40d000 <ferror@plt+0xb000>
  40308c:	add	x0, x0, #0xc00
  403090:	bl	401fd0 <gettext@plt>
  403094:	mov	x2, #0x7fffffff            	// #2147483647
  403098:	mov	x1, x0
  40309c:	mov	x0, x19
  4030a0:	bl	401fe0 <fprintf@plt>
  4030a4:	mov	w0, #0x0                   	// #0
  4030a8:	bl	401f20 <isatty@plt>
  4030ac:	cmp	w0, #0x0
  4030b0:	b.eq	403130 <ferror@plt+0x1130>  // b.none
  4030b4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4030b8:	add	x0, x0, #0x320
  4030bc:	ldr	x19, [x0]
  4030c0:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4030c4:	add	x0, x0, #0xc40
  4030c8:	bl	401fd0 <gettext@plt>
  4030cc:	mov	x1, x0
  4030d0:	mov	x0, x19
  4030d4:	bl	401fe0 <fprintf@plt>
  4030d8:	ldr	w0, [sp, #344]
  4030dc:	cmp	w0, #0x0
  4030e0:	b.eq	403130 <ferror@plt+0x1130>  // b.none
  4030e4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4030e8:	add	x0, x0, #0x320
  4030ec:	ldr	x19, [x0]
  4030f0:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4030f4:	add	x0, x0, #0xcf0
  4030f8:	bl	401fd0 <gettext@plt>
  4030fc:	mov	x3, x0
  403100:	adrp	x0, 422000 <ferror@plt+0x20000>
  403104:	add	x0, x0, #0x330
  403108:	ldr	w0, [x0]
  40310c:	sxtw	x0, w0
  403110:	lsl	x0, x0, #3
  403114:	ldr	x1, [sp, #64]
  403118:	add	x0, x1, x0
  40311c:	ldr	x0, [x0]
  403120:	mov	x2, x0
  403124:	mov	x1, x3
  403128:	mov	x0, x19
  40312c:	bl	401fe0 <fprintf@plt>
  403130:	adrp	x0, 422000 <ferror@plt+0x20000>
  403134:	add	x0, x0, #0x3d0
  403138:	ldr	x0, [x0, #24]
  40313c:	add	x0, x0, #0x1
  403140:	bl	40ba14 <ferror@plt+0x9a14>
  403144:	mov	x1, x0
  403148:	adrp	x0, 422000 <ferror@plt+0x20000>
  40314c:	add	x0, x0, #0x368
  403150:	str	x1, [x0]
  403154:	adrp	x0, 422000 <ferror@plt+0x20000>
  403158:	add	x0, x0, #0x3d0
  40315c:	ldr	x0, [x0, #24]
  403160:	add	x0, x0, #0x1
  403164:	bl	40ba14 <ferror@plt+0x9a14>
  403168:	mov	x1, x0
  40316c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403170:	add	x0, x0, #0x380
  403174:	str	x1, [x0, #24]
  403178:	mov	x1, #0x0                   	// #0
  40317c:	mov	w0, #0x11                  	// #17
  403180:	bl	401c30 <signal@plt>
  403184:	adrp	x0, 422000 <ferror@plt+0x20000>
  403188:	add	x0, x0, #0x3d0
  40318c:	ldr	x0, [x0, #48]
  403190:	cmp	x0, #0x0
  403194:	b.ne	403368 <ferror@plt+0x1368>  // b.any
  403198:	b	403234 <ferror@plt+0x1234>
  40319c:	adrp	x0, 422000 <ferror@plt+0x20000>
  4031a0:	add	x0, x0, #0x330
  4031a4:	ldr	w0, [x0]
  4031a8:	sxtw	x0, w0
  4031ac:	lsl	x0, x0, #3
  4031b0:	ldr	x1, [sp, #64]
  4031b4:	add	x0, x1, x0
  4031b8:	ldr	x19, [x0]
  4031bc:	adrp	x0, 422000 <ferror@plt+0x20000>
  4031c0:	add	x0, x0, #0x330
  4031c4:	ldr	w0, [x0]
  4031c8:	sxtw	x0, w0
  4031cc:	lsl	x0, x0, #3
  4031d0:	ldr	x1, [sp, #64]
  4031d4:	add	x0, x1, x0
  4031d8:	ldr	x0, [x0]
  4031dc:	bl	401b30 <strlen@plt>
  4031e0:	add	x1, x0, #0x1
  4031e4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4031e8:	add	x0, x0, #0x2a0
  4031ec:	ldrb	w0, [x0]
  4031f0:	mov	w6, w0
  4031f4:	mov	x5, #0x0                   	// #0
  4031f8:	mov	x4, #0x0                   	// #0
  4031fc:	mov	x3, x1
  403200:	mov	x2, x19
  403204:	adrp	x0, 422000 <ferror@plt+0x20000>
  403208:	add	x1, x0, #0x380
  40320c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403210:	add	x0, x0, #0x3d0
  403214:	bl	405c54 <ferror@plt+0x3c54>
  403218:	adrp	x0, 422000 <ferror@plt+0x20000>
  40321c:	add	x0, x0, #0x330
  403220:	ldr	w0, [x0]
  403224:	add	w1, w0, #0x1
  403228:	adrp	x0, 422000 <ferror@plt+0x20000>
  40322c:	add	x0, x0, #0x330
  403230:	str	w1, [x0]
  403234:	adrp	x0, 422000 <ferror@plt+0x20000>
  403238:	add	x0, x0, #0x330
  40323c:	ldr	w0, [x0]
  403240:	ldr	w1, [sp, #76]
  403244:	cmp	w1, w0
  403248:	b.gt	40319c <ferror@plt+0x119c>
  40324c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403250:	add	x0, x0, #0x2a0
  403254:	strb	wzr, [x0]
  403258:	adrp	x0, 422000 <ferror@plt+0x20000>
  40325c:	add	x0, x0, #0x380
  403260:	ldr	x1, [x0]
  403264:	adrp	x0, 422000 <ferror@plt+0x20000>
  403268:	add	x0, x0, #0x3d0
  40326c:	str	x1, [x0, #56]
  403270:	adrp	x0, 422000 <ferror@plt+0x20000>
  403274:	add	x0, x0, #0x380
  403278:	ldr	x1, [x0, #32]
  40327c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403280:	add	x0, x0, #0x380
  403284:	str	x1, [x0, #40]
  403288:	adrp	x0, 422000 <ferror@plt+0x20000>
  40328c:	add	x0, x0, #0x380
  403290:	ldr	x1, [x0]
  403294:	adrp	x0, 422000 <ferror@plt+0x20000>
  403298:	add	x0, x0, #0x3d0
  40329c:	str	x1, [x0, #56]
  4032a0:	b	4032f8 <ferror@plt+0x12f8>
  4032a4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4032a8:	add	x0, x0, #0x3d0
  4032ac:	ldr	x0, [x0, #72]
  4032b0:	cmp	x0, #0x0
  4032b4:	b.eq	4032f8 <ferror@plt+0x12f8>  // b.none
  4032b8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4032bc:	add	x0, x0, #0x3d0
  4032c0:	ldr	x1, [x0, #72]
  4032c4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4032c8:	add	x0, x0, #0x378
  4032cc:	ldr	x0, [x0]
  4032d0:	cmp	x1, x0
  4032d4:	b.hi	4032f8 <ferror@plt+0x12f8>  // b.pmore
  4032d8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4032dc:	add	x1, x0, #0x380
  4032e0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4032e4:	add	x0, x0, #0x3d0
  4032e8:	bl	405a08 <ferror@plt+0x3a08>
  4032ec:	adrp	x0, 422000 <ferror@plt+0x20000>
  4032f0:	add	x0, x0, #0x378
  4032f4:	str	xzr, [x0]
  4032f8:	ldr	x0, [sp, #328]
  4032fc:	blr	x0
  403300:	cmn	w0, #0x1
  403304:	b.ne	4032a4 <ferror@plt+0x12a4>  // b.any
  403308:	adrp	x0, 422000 <ferror@plt+0x20000>
  40330c:	add	x0, x0, #0x380
  403310:	ldr	x1, [x0]
  403314:	adrp	x0, 422000 <ferror@plt+0x20000>
  403318:	add	x0, x0, #0x3d0
  40331c:	ldr	x0, [x0, #56]
  403320:	cmp	x1, x0
  403324:	b.ne	403350 <ferror@plt+0x1350>  // b.any
  403328:	ldr	w0, [sp, #344]
  40332c:	cmp	w0, #0x0
  403330:	b.eq	40357c <ferror@plt+0x157c>  // b.none
  403334:	adrp	x0, 422000 <ferror@plt+0x20000>
  403338:	add	x0, x0, #0x438
  40333c:	ldrb	w0, [x0]
  403340:	eor	w0, w0, #0x1
  403344:	and	w0, w0, #0xff
  403348:	cmp	w0, #0x0
  40334c:	b.eq	40357c <ferror@plt+0x157c>  // b.none
  403350:	adrp	x0, 422000 <ferror@plt+0x20000>
  403354:	add	x1, x0, #0x380
  403358:	adrp	x0, 422000 <ferror@plt+0x20000>
  40335c:	add	x0, x0, #0x3d0
  403360:	bl	405a08 <ferror@plt+0x3a08>
  403364:	b	40357c <ferror@plt+0x157c>
  403368:	ldrsw	x0, [sp, #76]
  40336c:	lsl	x0, x0, #3
  403370:	bl	40ba14 <ferror@plt+0x9a14>
  403374:	str	x0, [sp, #280]
  403378:	adrp	x0, 422000 <ferror@plt+0x20000>
  40337c:	add	x0, x0, #0x330
  403380:	ldr	w0, [x0]
  403384:	str	w0, [sp, #308]
  403388:	b	4033c8 <ferror@plt+0x13c8>
  40338c:	ldrsw	x0, [sp, #308]
  403390:	lsl	x0, x0, #3
  403394:	ldr	x1, [sp, #64]
  403398:	add	x0, x1, x0
  40339c:	ldr	x2, [x0]
  4033a0:	ldrsw	x0, [sp, #308]
  4033a4:	lsl	x0, x0, #3
  4033a8:	ldr	x1, [sp, #280]
  4033ac:	add	x19, x1, x0
  4033b0:	mov	x0, x2
  4033b4:	bl	401b30 <strlen@plt>
  4033b8:	str	x0, [x19]
  4033bc:	ldr	w0, [sp, #308]
  4033c0:	add	w0, w0, #0x1
  4033c4:	str	w0, [sp, #308]
  4033c8:	ldr	w1, [sp, #308]
  4033cc:	ldr	w0, [sp, #76]
  4033d0:	cmp	w1, w0
  4033d4:	b.lt	40338c <ferror@plt+0x138c>  // b.tstop
  4033d8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4033dc:	add	x0, x0, #0x3d0
  4033e0:	ldr	x0, [x0, #48]
  4033e4:	bl	401b30 <strlen@plt>
  4033e8:	mov	x1, x0
  4033ec:	adrp	x0, 422000 <ferror@plt+0x20000>
  4033f0:	add	x0, x0, #0x3d0
  4033f4:	str	x1, [x0, #40]
  4033f8:	b	403564 <ferror@plt+0x1564>
  4033fc:	ldrsw	x0, [sp, #276]
  403400:	str	x0, [sp, #264]
  403404:	adrp	x0, 422000 <ferror@plt+0x20000>
  403408:	add	x1, x0, #0x380
  40340c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403410:	add	x0, x0, #0x3d0
  403414:	bl	4062e4 <ferror@plt+0x42e4>
  403418:	adrp	x0, 422000 <ferror@plt+0x20000>
  40341c:	add	x0, x0, #0x380
  403420:	str	xzr, [x0, #32]
  403424:	adrp	x0, 422000 <ferror@plt+0x20000>
  403428:	add	x0, x0, #0x330
  40342c:	ldr	w0, [x0]
  403430:	sxtw	x0, w0
  403434:	lsl	x0, x0, #3
  403438:	ldr	x1, [sp, #64]
  40343c:	add	x0, x1, x0
  403440:	ldr	x2, [x0]
  403444:	adrp	x0, 422000 <ferror@plt+0x20000>
  403448:	add	x0, x0, #0x330
  40344c:	ldr	w0, [x0]
  403450:	sxtw	x0, w0
  403454:	lsl	x0, x0, #3
  403458:	ldr	x1, [sp, #280]
  40345c:	add	x0, x1, x0
  403460:	ldr	x0, [x0]
  403464:	add	x1, x0, #0x1
  403468:	adrp	x0, 422000 <ferror@plt+0x20000>
  40346c:	add	x0, x0, #0x2a0
  403470:	ldrb	w0, [x0]
  403474:	mov	w6, w0
  403478:	mov	x5, #0x0                   	// #0
  40347c:	mov	x4, #0x0                   	// #0
  403480:	mov	x3, x1
  403484:	adrp	x0, 422000 <ferror@plt+0x20000>
  403488:	add	x1, x0, #0x380
  40348c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403490:	add	x0, x0, #0x3d0
  403494:	bl	405c54 <ferror@plt+0x3c54>
  403498:	ldr	x0, [sp, #264]
  40349c:	sub	x0, x0, #0x1
  4034a0:	str	x0, [sp, #264]
  4034a4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4034a8:	add	x0, x0, #0x2a0
  4034ac:	strb	wzr, [x0]
  4034b0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4034b4:	add	x0, x0, #0x330
  4034b8:	ldr	w0, [x0]
  4034bc:	add	w0, w0, #0x1
  4034c0:	str	w0, [sp, #308]
  4034c4:	b	403540 <ferror@plt+0x1540>
  4034c8:	ldrsw	x0, [sp, #308]
  4034cc:	lsl	x0, x0, #3
  4034d0:	ldr	x1, [sp, #64]
  4034d4:	add	x0, x1, x0
  4034d8:	ldr	x2, [x0]
  4034dc:	ldrsw	x0, [sp, #308]
  4034e0:	lsl	x0, x0, #3
  4034e4:	ldr	x1, [sp, #280]
  4034e8:	add	x0, x1, x0
  4034ec:	ldr	x1, [x0]
  4034f0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4034f4:	add	x0, x0, #0x368
  4034f8:	ldr	x3, [x0]
  4034fc:	adrp	x0, 422000 <ferror@plt+0x20000>
  403500:	add	x0, x0, #0x2a0
  403504:	ldrb	w0, [x0]
  403508:	str	w0, [sp]
  40350c:	ldr	x7, [sp, #264]
  403510:	mov	x6, x3
  403514:	mov	x5, #0x0                   	// #0
  403518:	mov	x4, #0x0                   	// #0
  40351c:	mov	x3, x1
  403520:	adrp	x0, 422000 <ferror@plt+0x20000>
  403524:	add	x1, x0, #0x380
  403528:	adrp	x0, 422000 <ferror@plt+0x20000>
  40352c:	add	x0, x0, #0x3d0
  403530:	bl	4054a8 <ferror@plt+0x34a8>
  403534:	ldr	w0, [sp, #308]
  403538:	add	w0, w0, #0x1
  40353c:	str	w0, [sp, #308]
  403540:	ldr	w1, [sp, #308]
  403544:	ldr	w0, [sp, #76]
  403548:	cmp	w1, w0
  40354c:	b.lt	4034c8 <ferror@plt+0x14c8>  // b.tstop
  403550:	adrp	x0, 422000 <ferror@plt+0x20000>
  403554:	add	x1, x0, #0x380
  403558:	adrp	x0, 422000 <ferror@plt+0x20000>
  40355c:	add	x0, x0, #0x3d0
  403560:	bl	405a08 <ferror@plt+0x3a08>
  403564:	ldr	x0, [sp, #328]
  403568:	blr	x0
  40356c:	str	w0, [sp, #276]
  403570:	ldr	w0, [sp, #276]
  403574:	cmn	w0, #0x1
  403578:	b.ne	4033fc <ferror@plt+0x13fc>  // b.any
  40357c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403580:	add	x0, x0, #0x460
  403584:	ldr	w1, [x0]
  403588:	adrp	x0, 422000 <ferror@plt+0x20000>
  40358c:	add	x0, x0, #0x464
  403590:	str	w1, [x0]
  403594:	adrp	x0, 422000 <ferror@plt+0x20000>
  403598:	add	x0, x0, #0x460
  40359c:	ldr	w0, [x0]
  4035a0:	ldp	x19, x20, [sp, #32]
  4035a4:	ldr	x21, [sp, #48]
  4035a8:	ldp	x29, x30, [sp, #16]
  4035ac:	add	sp, sp, #0x160
  4035b0:	ret
  4035b4:	stp	x29, x30, [sp, #-80]!
  4035b8:	mov	x29, sp
  4035bc:	str	x19, [sp, #16]
  4035c0:	mov	w0, #0x1                   	// #1
  4035c4:	str	w0, [sp, #76]
  4035c8:	str	wzr, [sp, #72]
  4035cc:	mov	w0, #0xffffffff            	// #-1
  4035d0:	str	w0, [sp, #68]
  4035d4:	mov	w0, #0x1                   	// #1
  4035d8:	strb	w0, [sp, #67]
  4035dc:	strb	wzr, [sp, #66]
  4035e0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4035e4:	add	x0, x0, #0x368
  4035e8:	ldr	x0, [x0]
  4035ec:	str	x0, [sp, #56]
  4035f0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4035f4:	add	x0, x0, #0x368
  4035f8:	ldr	x1, [x0]
  4035fc:	adrp	x0, 422000 <ferror@plt+0x20000>
  403600:	add	x0, x0, #0x3d0
  403604:	ldr	x2, [x0, #24]
  403608:	adrp	x0, 422000 <ferror@plt+0x20000>
  40360c:	add	x0, x0, #0x380
  403610:	ldr	x0, [x0, #40]
  403614:	sub	x0, x2, x0
  403618:	sub	x0, x0, #0x1
  40361c:	add	x0, x1, x0
  403620:	str	x0, [sp, #48]
  403624:	adrp	x0, 422000 <ferror@plt+0x20000>
  403628:	add	x0, x0, #0x478
  40362c:	ldrb	w0, [x0]
  403630:	cmp	w0, #0x0
  403634:	b.eq	403640 <ferror@plt+0x1640>  // b.none
  403638:	mov	w0, #0xffffffff            	// #-1
  40363c:	b	403d44 <ferror@plt+0x1d44>
  403640:	ldr	w0, [sp, #68]
  403644:	str	w0, [sp, #44]
  403648:	adrp	x0, 422000 <ferror@plt+0x20000>
  40364c:	add	x0, x0, #0x360
  403650:	ldr	x0, [x0]
  403654:	bl	401d40 <getc@plt>
  403658:	str	w0, [sp, #68]
  40365c:	ldr	w0, [sp, #68]
  403660:	cmn	w0, #0x1
  403664:	b.ne	4037f8 <ferror@plt+0x17f8>  // b.any
  403668:	adrp	x0, 422000 <ferror@plt+0x20000>
  40366c:	add	x0, x0, #0x478
  403670:	mov	w1, #0x1                   	// #1
  403674:	strb	w1, [x0]
  403678:	adrp	x0, 422000 <ferror@plt+0x20000>
  40367c:	add	x0, x0, #0x368
  403680:	ldr	x0, [x0]
  403684:	ldr	x1, [sp, #56]
  403688:	cmp	x1, x0
  40368c:	b.ne	403698 <ferror@plt+0x1698>  // b.any
  403690:	mov	w0, #0xffffffff            	// #-1
  403694:	b	403d44 <ferror@plt+0x1d44>
  403698:	ldr	x0, [sp, #56]
  40369c:	add	x1, x0, #0x1
  4036a0:	str	x1, [sp, #56]
  4036a4:	strb	wzr, [x0]
  4036a8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4036ac:	add	x0, x0, #0x368
  4036b0:	ldr	x0, [x0]
  4036b4:	ldr	x1, [sp, #56]
  4036b8:	sub	x0, x1, x0
  4036bc:	str	w0, [sp, #40]
  4036c0:	ldr	w0, [sp, #76]
  4036c4:	cmp	w0, #0x2
  4036c8:	b.ne	40371c <ferror@plt+0x171c>  // b.any
  4036cc:	bl	4047c4 <ferror@plt+0x27c4>
  4036d0:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4036d4:	add	x0, x0, #0xe90
  4036d8:	bl	401fd0 <gettext@plt>
  4036dc:	mov	x19, x0
  4036e0:	ldr	w0, [sp, #72]
  4036e4:	cmp	w0, #0x22
  4036e8:	b.ne	4036fc <ferror@plt+0x16fc>  // b.any
  4036ec:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4036f0:	add	x0, x0, #0xee8
  4036f4:	bl	401fd0 <gettext@plt>
  4036f8:	b	403708 <ferror@plt+0x1708>
  4036fc:	adrp	x0, 40d000 <ferror@plt+0xb000>
  403700:	add	x0, x0, #0xef0
  403704:	bl	401fd0 <gettext@plt>
  403708:	mov	x3, x0
  40370c:	mov	x2, x19
  403710:	mov	w1, #0x0                   	// #0
  403714:	mov	w0, #0x1                   	// #1
  403718:	bl	401b60 <error@plt>
  40371c:	ldrb	w0, [sp, #67]
  403720:	cmp	w0, #0x0
  403724:	b.eq	403798 <ferror@plt+0x1798>  // b.none
  403728:	adrp	x0, 422000 <ferror@plt+0x20000>
  40372c:	add	x0, x0, #0x430
  403730:	ldr	x0, [x0]
  403734:	cmp	x0, #0x0
  403738:	b.eq	403798 <ferror@plt+0x1798>  // b.none
  40373c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403740:	add	x0, x0, #0x430
  403744:	ldr	x0, [x0]
  403748:	ldrb	w1, [x0]
  40374c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403750:	add	x0, x0, #0x368
  403754:	ldr	x0, [x0]
  403758:	ldrb	w0, [x0]
  40375c:	cmp	w1, w0
  403760:	b.ne	403798 <ferror@plt+0x1798>  // b.any
  403764:	adrp	x0, 422000 <ferror@plt+0x20000>
  403768:	add	x0, x0, #0x430
  40376c:	ldr	x2, [x0]
  403770:	adrp	x0, 422000 <ferror@plt+0x20000>
  403774:	add	x0, x0, #0x368
  403778:	ldr	x0, [x0]
  40377c:	mov	x1, x0
  403780:	mov	x0, x2
  403784:	bl	401e20 <strcmp@plt>
  403788:	cmp	w0, #0x0
  40378c:	b.ne	403798 <ferror@plt+0x1798>  // b.any
  403790:	mov	w0, #0xffffffff            	// #-1
  403794:	b	403d44 <ferror@plt+0x1d44>
  403798:	adrp	x0, 422000 <ferror@plt+0x20000>
  40379c:	add	x0, x0, #0x3d0
  4037a0:	ldr	x0, [x0, #48]
  4037a4:	cmp	x0, #0x0
  4037a8:	b.ne	4037f0 <ferror@plt+0x17f0>  // b.any
  4037ac:	adrp	x0, 422000 <ferror@plt+0x20000>
  4037b0:	add	x0, x0, #0x368
  4037b4:	ldr	x1, [x0]
  4037b8:	ldrsw	x2, [sp, #40]
  4037bc:	adrp	x0, 422000 <ferror@plt+0x20000>
  4037c0:	add	x0, x0, #0x2a0
  4037c4:	ldrb	w0, [x0]
  4037c8:	mov	w6, w0
  4037cc:	mov	x5, #0x0                   	// #0
  4037d0:	mov	x4, #0x0                   	// #0
  4037d4:	mov	x3, x2
  4037d8:	mov	x2, x1
  4037dc:	adrp	x0, 422000 <ferror@plt+0x20000>
  4037e0:	add	x1, x0, #0x380
  4037e4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4037e8:	add	x0, x0, #0x3d0
  4037ec:	bl	405c54 <ferror@plt+0x3c54>
  4037f0:	ldr	w0, [sp, #40]
  4037f4:	b	403d44 <ferror@plt+0x1d44>
  4037f8:	ldr	w0, [sp, #76]
  4037fc:	cmp	w0, #0x3
  403800:	b.eq	403c90 <ferror@plt+0x1c90>  // b.none
  403804:	ldr	w0, [sp, #76]
  403808:	cmp	w0, #0x3
  40380c:	b.hi	403ca4 <ferror@plt+0x1ca4>  // b.pmore
  403810:	ldr	w0, [sp, #76]
  403814:	cmp	w0, #0x2
  403818:	b.eq	403c14 <ferror@plt+0x1c14>  // b.none
  40381c:	ldr	w0, [sp, #76]
  403820:	cmp	w0, #0x2
  403824:	b.hi	403ca4 <ferror@plt+0x1ca4>  // b.pmore
  403828:	ldr	w0, [sp, #76]
  40382c:	cmp	w0, #0x0
  403830:	b.eq	4038a8 <ferror@plt+0x18a8>  // b.none
  403834:	ldr	w0, [sp, #76]
  403838:	cmp	w0, #0x1
  40383c:	b.ne	403ca4 <ferror@plt+0x1ca4>  // b.any
  403840:	ldr	w0, [sp, #68]
  403844:	and	w0, w0, #0xffffff80
  403848:	cmp	w0, #0x0
  40384c:	b.ne	403874 <ferror@plt+0x1874>  // b.any
  403850:	bl	401e30 <__ctype_b_loc@plt>
  403854:	ldr	x1, [x0]
  403858:	ldrsw	x0, [sp, #68]
  40385c:	lsl	x0, x0, #1
  403860:	add	x0, x1, x0
  403864:	ldrh	w0, [x0]
  403868:	and	w0, w0, #0x1
  40386c:	cmp	w0, #0x0
  403870:	b.ne	403d3c <ferror@plt+0x1d3c>  // b.any
  403874:	ldr	w0, [sp, #68]
  403878:	cmp	w0, #0xa
  40387c:	b.eq	403d3c <ferror@plt+0x1d3c>  // b.none
  403880:	ldr	w0, [sp, #68]
  403884:	cmp	w0, #0xd
  403888:	b.eq	403d3c <ferror@plt+0x1d3c>  // b.none
  40388c:	ldr	w0, [sp, #68]
  403890:	cmp	w0, #0xc
  403894:	b.eq	403d3c <ferror@plt+0x1d3c>  // b.none
  403898:	ldr	w0, [sp, #68]
  40389c:	cmp	w0, #0xb
  4038a0:	b.eq	403d3c <ferror@plt+0x1d3c>  // b.none
  4038a4:	str	wzr, [sp, #76]
  4038a8:	ldr	w0, [sp, #68]
  4038ac:	cmp	w0, #0xa
  4038b0:	b.ne	403a50 <ferror@plt+0x1a50>  // b.any
  4038b4:	ldr	w0, [sp, #44]
  4038b8:	and	w0, w0, #0xffffff80
  4038bc:	cmp	w0, #0x0
  4038c0:	b.ne	4038e8 <ferror@plt+0x18e8>  // b.any
  4038c4:	bl	401e30 <__ctype_b_loc@plt>
  4038c8:	ldr	x1, [x0]
  4038cc:	ldrsw	x0, [sp, #44]
  4038d0:	lsl	x0, x0, #1
  4038d4:	add	x0, x1, x0
  4038d8:	ldrh	w0, [x0]
  4038dc:	and	w0, w0, #0x1
  4038e0:	cmp	w0, #0x0
  4038e4:	b.ne	403904 <ferror@plt+0x1904>  // b.any
  4038e8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4038ec:	add	x0, x0, #0x378
  4038f0:	ldr	x0, [x0]
  4038f4:	add	x1, x0, #0x1
  4038f8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4038fc:	add	x0, x0, #0x378
  403900:	str	x1, [x0]
  403904:	adrp	x0, 422000 <ferror@plt+0x20000>
  403908:	add	x0, x0, #0x368
  40390c:	ldr	x0, [x0]
  403910:	ldr	x1, [sp, #56]
  403914:	cmp	x1, x0
  403918:	b.ne	403934 <ferror@plt+0x1934>  // b.any
  40391c:	ldrb	w0, [sp, #66]
  403920:	cmp	w0, #0x0
  403924:	b.ne	403934 <ferror@plt+0x1934>  // b.any
  403928:	mov	w0, #0x1                   	// #1
  40392c:	str	w0, [sp, #76]
  403930:	b	403d40 <ferror@plt+0x1d40>
  403934:	ldr	x0, [sp, #56]
  403938:	add	x1, x0, #0x1
  40393c:	str	x1, [sp, #56]
  403940:	strb	wzr, [x0]
  403944:	adrp	x0, 422000 <ferror@plt+0x20000>
  403948:	add	x0, x0, #0x368
  40394c:	ldr	x0, [x0]
  403950:	ldr	x1, [sp, #56]
  403954:	sub	x0, x1, x0
  403958:	str	w0, [sp, #40]
  40395c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403960:	add	x0, x0, #0x430
  403964:	ldr	x0, [x0]
  403968:	cmp	x0, #0x0
  40396c:	b.eq	4039f0 <ferror@plt+0x19f0>  // b.none
  403970:	adrp	x0, 422000 <ferror@plt+0x20000>
  403974:	add	x0, x0, #0x430
  403978:	ldr	x0, [x0]
  40397c:	ldrb	w1, [x0]
  403980:	adrp	x0, 422000 <ferror@plt+0x20000>
  403984:	add	x0, x0, #0x368
  403988:	ldr	x0, [x0]
  40398c:	ldrb	w0, [x0]
  403990:	cmp	w1, w0
  403994:	b.ne	4039f0 <ferror@plt+0x19f0>  // b.any
  403998:	adrp	x0, 422000 <ferror@plt+0x20000>
  40399c:	add	x0, x0, #0x430
  4039a0:	ldr	x2, [x0]
  4039a4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4039a8:	add	x0, x0, #0x368
  4039ac:	ldr	x0, [x0]
  4039b0:	mov	x1, x0
  4039b4:	mov	x0, x2
  4039b8:	bl	401e20 <strcmp@plt>
  4039bc:	cmp	w0, #0x0
  4039c0:	b.ne	4039f0 <ferror@plt+0x19f0>  // b.any
  4039c4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4039c8:	add	x0, x0, #0x478
  4039cc:	mov	w1, #0x1                   	// #1
  4039d0:	strb	w1, [x0]
  4039d4:	ldrb	w0, [sp, #67]
  4039d8:	cmp	w0, #0x0
  4039dc:	b.eq	4039e8 <ferror@plt+0x19e8>  // b.none
  4039e0:	mov	w0, #0xffffffff            	// #-1
  4039e4:	b	403d44 <ferror@plt+0x1d44>
  4039e8:	ldr	w0, [sp, #40]
  4039ec:	b	403d44 <ferror@plt+0x1d44>
  4039f0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4039f4:	add	x0, x0, #0x3d0
  4039f8:	ldr	x0, [x0, #48]
  4039fc:	cmp	x0, #0x0
  403a00:	b.ne	403a48 <ferror@plt+0x1a48>  // b.any
  403a04:	adrp	x0, 422000 <ferror@plt+0x20000>
  403a08:	add	x0, x0, #0x368
  403a0c:	ldr	x1, [x0]
  403a10:	ldrsw	x2, [sp, #40]
  403a14:	adrp	x0, 422000 <ferror@plt+0x20000>
  403a18:	add	x0, x0, #0x2a0
  403a1c:	ldrb	w0, [x0]
  403a20:	mov	w6, w0
  403a24:	mov	x5, #0x0                   	// #0
  403a28:	mov	x4, #0x0                   	// #0
  403a2c:	mov	x3, x2
  403a30:	mov	x2, x1
  403a34:	adrp	x0, 422000 <ferror@plt+0x20000>
  403a38:	add	x1, x0, #0x380
  403a3c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403a40:	add	x0, x0, #0x3d0
  403a44:	bl	405c54 <ferror@plt+0x3c54>
  403a48:	ldr	w0, [sp, #40]
  403a4c:	b	403d44 <ferror@plt+0x1d44>
  403a50:	mov	w0, #0x1                   	// #1
  403a54:	strb	w0, [sp, #66]
  403a58:	adrp	x0, 422000 <ferror@plt+0x20000>
  403a5c:	add	x0, x0, #0x3d0
  403a60:	ldr	x0, [x0, #48]
  403a64:	cmp	x0, #0x0
  403a68:	b.ne	403bc0 <ferror@plt+0x1bc0>  // b.any
  403a6c:	ldr	w0, [sp, #68]
  403a70:	and	w0, w0, #0xffffff80
  403a74:	cmp	w0, #0x0
  403a78:	b.ne	403bc0 <ferror@plt+0x1bc0>  // b.any
  403a7c:	bl	401e30 <__ctype_b_loc@plt>
  403a80:	ldr	x1, [x0]
  403a84:	ldrsw	x0, [sp, #68]
  403a88:	lsl	x0, x0, #1
  403a8c:	add	x0, x1, x0
  403a90:	ldrh	w0, [x0]
  403a94:	and	w0, w0, #0x1
  403a98:	cmp	w0, #0x0
  403a9c:	b.eq	403bc0 <ferror@plt+0x1bc0>  // b.none
  403aa0:	ldr	x0, [sp, #56]
  403aa4:	add	x1, x0, #0x1
  403aa8:	str	x1, [sp, #56]
  403aac:	strb	wzr, [x0]
  403ab0:	adrp	x0, 422000 <ferror@plt+0x20000>
  403ab4:	add	x0, x0, #0x368
  403ab8:	ldr	x0, [x0]
  403abc:	ldr	x1, [sp, #56]
  403ac0:	sub	x0, x1, x0
  403ac4:	str	w0, [sp, #40]
  403ac8:	adrp	x0, 422000 <ferror@plt+0x20000>
  403acc:	add	x0, x0, #0x430
  403ad0:	ldr	x0, [x0]
  403ad4:	cmp	x0, #0x0
  403ad8:	b.eq	403b5c <ferror@plt+0x1b5c>  // b.none
  403adc:	adrp	x0, 422000 <ferror@plt+0x20000>
  403ae0:	add	x0, x0, #0x430
  403ae4:	ldr	x0, [x0]
  403ae8:	ldrb	w1, [x0]
  403aec:	adrp	x0, 422000 <ferror@plt+0x20000>
  403af0:	add	x0, x0, #0x368
  403af4:	ldr	x0, [x0]
  403af8:	ldrb	w0, [x0]
  403afc:	cmp	w1, w0
  403b00:	b.ne	403b5c <ferror@plt+0x1b5c>  // b.any
  403b04:	adrp	x0, 422000 <ferror@plt+0x20000>
  403b08:	add	x0, x0, #0x430
  403b0c:	ldr	x2, [x0]
  403b10:	adrp	x0, 422000 <ferror@plt+0x20000>
  403b14:	add	x0, x0, #0x368
  403b18:	ldr	x0, [x0]
  403b1c:	mov	x1, x0
  403b20:	mov	x0, x2
  403b24:	bl	401e20 <strcmp@plt>
  403b28:	cmp	w0, #0x0
  403b2c:	b.ne	403b5c <ferror@plt+0x1b5c>  // b.any
  403b30:	adrp	x0, 422000 <ferror@plt+0x20000>
  403b34:	add	x0, x0, #0x478
  403b38:	mov	w1, #0x1                   	// #1
  403b3c:	strb	w1, [x0]
  403b40:	ldrb	w0, [sp, #67]
  403b44:	cmp	w0, #0x0
  403b48:	b.eq	403b54 <ferror@plt+0x1b54>  // b.none
  403b4c:	mov	w0, #0xffffffff            	// #-1
  403b50:	b	403d44 <ferror@plt+0x1d44>
  403b54:	ldr	w0, [sp, #40]
  403b58:	b	403d44 <ferror@plt+0x1d44>
  403b5c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403b60:	add	x0, x0, #0x368
  403b64:	ldr	x1, [x0]
  403b68:	ldrsw	x2, [sp, #40]
  403b6c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403b70:	add	x0, x0, #0x2a0
  403b74:	ldrb	w0, [x0]
  403b78:	mov	w6, w0
  403b7c:	mov	x5, #0x0                   	// #0
  403b80:	mov	x4, #0x0                   	// #0
  403b84:	mov	x3, x2
  403b88:	mov	x2, x1
  403b8c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403b90:	add	x1, x0, #0x380
  403b94:	adrp	x0, 422000 <ferror@plt+0x20000>
  403b98:	add	x0, x0, #0x3d0
  403b9c:	bl	405c54 <ferror@plt+0x3c54>
  403ba0:	adrp	x0, 422000 <ferror@plt+0x20000>
  403ba4:	add	x0, x0, #0x368
  403ba8:	ldr	x0, [x0]
  403bac:	str	x0, [sp, #56]
  403bb0:	mov	w0, #0x1                   	// #1
  403bb4:	str	w0, [sp, #76]
  403bb8:	strb	wzr, [sp, #67]
  403bbc:	b	403d40 <ferror@plt+0x1d40>
  403bc0:	ldr	w0, [sp, #68]
  403bc4:	cmp	w0, #0x5c
  403bc8:	b.eq	403bf4 <ferror@plt+0x1bf4>  // b.none
  403bcc:	ldr	w0, [sp, #68]
  403bd0:	cmp	w0, #0x5c
  403bd4:	b.gt	403c98 <ferror@plt+0x1c98>
  403bd8:	ldr	w0, [sp, #68]
  403bdc:	cmp	w0, #0x22
  403be0:	b.eq	403c00 <ferror@plt+0x1c00>  // b.none
  403be4:	ldr	w0, [sp, #68]
  403be8:	cmp	w0, #0x27
  403bec:	b.eq	403c00 <ferror@plt+0x1c00>  // b.none
  403bf0:	b	403c98 <ferror@plt+0x1c98>
  403bf4:	mov	w0, #0x3                   	// #3
  403bf8:	str	w0, [sp, #76]
  403bfc:	b	403d40 <ferror@plt+0x1d40>
  403c00:	mov	w0, #0x2                   	// #2
  403c04:	str	w0, [sp, #76]
  403c08:	ldr	w0, [sp, #68]
  403c0c:	str	w0, [sp, #72]
  403c10:	b	403d40 <ferror@plt+0x1d40>
  403c14:	ldr	w0, [sp, #68]
  403c18:	cmp	w0, #0xa
  403c1c:	b.ne	403c70 <ferror@plt+0x1c70>  // b.any
  403c20:	bl	4047c4 <ferror@plt+0x27c4>
  403c24:	adrp	x0, 40d000 <ferror@plt+0xb000>
  403c28:	add	x0, x0, #0xe90
  403c2c:	bl	401fd0 <gettext@plt>
  403c30:	mov	x19, x0
  403c34:	ldr	w0, [sp, #72]
  403c38:	cmp	w0, #0x22
  403c3c:	b.ne	403c50 <ferror@plt+0x1c50>  // b.any
  403c40:	adrp	x0, 40d000 <ferror@plt+0xb000>
  403c44:	add	x0, x0, #0xee8
  403c48:	bl	401fd0 <gettext@plt>
  403c4c:	b	403c5c <ferror@plt+0x1c5c>
  403c50:	adrp	x0, 40d000 <ferror@plt+0xb000>
  403c54:	add	x0, x0, #0xef0
  403c58:	bl	401fd0 <gettext@plt>
  403c5c:	mov	x3, x0
  403c60:	mov	x2, x19
  403c64:	mov	w1, #0x0                   	// #0
  403c68:	mov	w0, #0x1                   	// #1
  403c6c:	bl	401b60 <error@plt>
  403c70:	ldr	w1, [sp, #68]
  403c74:	ldr	w0, [sp, #72]
  403c78:	cmp	w1, w0
  403c7c:	b.ne	403ca0 <ferror@plt+0x1ca0>  // b.any
  403c80:	str	wzr, [sp, #76]
  403c84:	mov	w0, #0x1                   	// #1
  403c88:	strb	w0, [sp, #66]
  403c8c:	b	403d40 <ferror@plt+0x1d40>
  403c90:	str	wzr, [sp, #76]
  403c94:	b	403ca4 <ferror@plt+0x1ca4>
  403c98:	nop
  403c9c:	b	403ca4 <ferror@plt+0x1ca4>
  403ca0:	nop
  403ca4:	ldr	w0, [sp, #68]
  403ca8:	cmp	w0, #0x0
  403cac:	b.ne	403cf0 <ferror@plt+0x1cf0>  // b.any
  403cb0:	adrp	x0, 422000 <ferror@plt+0x20000>
  403cb4:	add	x0, x0, #0x428
  403cb8:	ldr	w0, [x0]
  403cbc:	cmp	w0, #0x0
  403cc0:	b.ne	403cf0 <ferror@plt+0x1cf0>  // b.any
  403cc4:	adrp	x0, 40d000 <ferror@plt+0xb000>
  403cc8:	add	x0, x0, #0xef8
  403ccc:	bl	401fd0 <gettext@plt>
  403cd0:	mov	x2, x0
  403cd4:	mov	w1, #0x0                   	// #0
  403cd8:	mov	w0, #0x0                   	// #0
  403cdc:	bl	401b60 <error@plt>
  403ce0:	adrp	x0, 422000 <ferror@plt+0x20000>
  403ce4:	add	x0, x0, #0x428
  403ce8:	mov	w1, #0x1                   	// #1
  403cec:	str	w1, [x0]
  403cf0:	ldr	x1, [sp, #56]
  403cf4:	ldr	x0, [sp, #48]
  403cf8:	cmp	x1, x0
  403cfc:	b.cc	403d20 <ferror@plt+0x1d20>  // b.lo, b.ul, b.last
  403d00:	bl	4047c4 <ferror@plt+0x27c4>
  403d04:	adrp	x0, 40d000 <ferror@plt+0xb000>
  403d08:	add	x0, x0, #0xf88
  403d0c:	bl	401fd0 <gettext@plt>
  403d10:	mov	x2, x0
  403d14:	mov	w1, #0x0                   	// #0
  403d18:	mov	w0, #0x1                   	// #1
  403d1c:	bl	401b60 <error@plt>
  403d20:	ldr	x0, [sp, #56]
  403d24:	add	x1, x0, #0x1
  403d28:	str	x1, [sp, #56]
  403d2c:	ldr	w1, [sp, #68]
  403d30:	and	w1, w1, #0xff
  403d34:	strb	w1, [x0]
  403d38:	b	403640 <ferror@plt+0x1640>
  403d3c:	nop
  403d40:	b	403640 <ferror@plt+0x1640>
  403d44:	ldr	x19, [sp, #16]
  403d48:	ldp	x29, x30, [sp], #80
  403d4c:	ret
  403d50:	stp	x29, x30, [sp, #-48]!
  403d54:	mov	x29, sp
  403d58:	adrp	x0, 422000 <ferror@plt+0x20000>
  403d5c:	add	x0, x0, #0x368
  403d60:	ldr	x0, [x0]
  403d64:	str	x0, [sp, #40]
  403d68:	adrp	x0, 422000 <ferror@plt+0x20000>
  403d6c:	add	x0, x0, #0x368
  403d70:	ldr	x1, [x0]
  403d74:	adrp	x0, 422000 <ferror@plt+0x20000>
  403d78:	add	x0, x0, #0x3d0
  403d7c:	ldr	x2, [x0, #24]
  403d80:	adrp	x0, 422000 <ferror@plt+0x20000>
  403d84:	add	x0, x0, #0x380
  403d88:	ldr	x0, [x0, #40]
  403d8c:	sub	x0, x2, x0
  403d90:	sub	x0, x0, #0x1
  403d94:	add	x0, x1, x0
  403d98:	str	x0, [sp, #32]
  403d9c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403da0:	add	x0, x0, #0x479
  403da4:	ldrb	w0, [x0]
  403da8:	cmp	w0, #0x0
  403dac:	b.eq	403db8 <ferror@plt+0x1db8>  // b.none
  403db0:	mov	w0, #0xffffffff            	// #-1
  403db4:	b	403f9c <ferror@plt+0x1f9c>
  403db8:	adrp	x0, 422000 <ferror@plt+0x20000>
  403dbc:	add	x0, x0, #0x360
  403dc0:	ldr	x0, [x0]
  403dc4:	bl	401d40 <getc@plt>
  403dc8:	str	w0, [sp, #28]
  403dcc:	ldr	w0, [sp, #28]
  403dd0:	cmn	w0, #0x1
  403dd4:	b.ne	403e90 <ferror@plt+0x1e90>  // b.any
  403dd8:	adrp	x0, 422000 <ferror@plt+0x20000>
  403ddc:	add	x0, x0, #0x479
  403de0:	mov	w1, #0x1                   	// #1
  403de4:	strb	w1, [x0]
  403de8:	adrp	x0, 422000 <ferror@plt+0x20000>
  403dec:	add	x0, x0, #0x368
  403df0:	ldr	x0, [x0]
  403df4:	ldr	x1, [sp, #40]
  403df8:	cmp	x1, x0
  403dfc:	b.ne	403e08 <ferror@plt+0x1e08>  // b.any
  403e00:	mov	w0, #0xffffffff            	// #-1
  403e04:	b	403f9c <ferror@plt+0x1f9c>
  403e08:	ldr	x0, [sp, #40]
  403e0c:	add	x1, x0, #0x1
  403e10:	str	x1, [sp, #40]
  403e14:	strb	wzr, [x0]
  403e18:	adrp	x0, 422000 <ferror@plt+0x20000>
  403e1c:	add	x0, x0, #0x368
  403e20:	ldr	x0, [x0]
  403e24:	ldr	x1, [sp, #40]
  403e28:	sub	x0, x1, x0
  403e2c:	str	w0, [sp, #24]
  403e30:	adrp	x0, 422000 <ferror@plt+0x20000>
  403e34:	add	x0, x0, #0x3d0
  403e38:	ldr	x0, [x0, #48]
  403e3c:	cmp	x0, #0x0
  403e40:	b.ne	403e88 <ferror@plt+0x1e88>  // b.any
  403e44:	adrp	x0, 422000 <ferror@plt+0x20000>
  403e48:	add	x0, x0, #0x368
  403e4c:	ldr	x1, [x0]
  403e50:	ldrsw	x2, [sp, #24]
  403e54:	adrp	x0, 422000 <ferror@plt+0x20000>
  403e58:	add	x0, x0, #0x2a0
  403e5c:	ldrb	w0, [x0]
  403e60:	mov	w6, w0
  403e64:	mov	x5, #0x0                   	// #0
  403e68:	mov	x4, #0x0                   	// #0
  403e6c:	mov	x3, x2
  403e70:	mov	x2, x1
  403e74:	adrp	x0, 422000 <ferror@plt+0x20000>
  403e78:	add	x1, x0, #0x380
  403e7c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403e80:	add	x0, x0, #0x3d0
  403e84:	bl	405c54 <ferror@plt+0x3c54>
  403e88:	ldr	w0, [sp, #24]
  403e8c:	b	403f9c <ferror@plt+0x1f9c>
  403e90:	adrp	x0, 422000 <ferror@plt+0x20000>
  403e94:	add	x0, x0, #0x46b
  403e98:	ldrb	w0, [x0]
  403e9c:	mov	w1, w0
  403ea0:	ldr	w0, [sp, #28]
  403ea4:	cmp	w0, w1
  403ea8:	b.ne	403f50 <ferror@plt+0x1f50>  // b.any
  403eac:	adrp	x0, 422000 <ferror@plt+0x20000>
  403eb0:	add	x0, x0, #0x378
  403eb4:	ldr	x0, [x0]
  403eb8:	add	x1, x0, #0x1
  403ebc:	adrp	x0, 422000 <ferror@plt+0x20000>
  403ec0:	add	x0, x0, #0x378
  403ec4:	str	x1, [x0]
  403ec8:	ldr	x0, [sp, #40]
  403ecc:	add	x1, x0, #0x1
  403ed0:	str	x1, [sp, #40]
  403ed4:	strb	wzr, [x0]
  403ed8:	adrp	x0, 422000 <ferror@plt+0x20000>
  403edc:	add	x0, x0, #0x368
  403ee0:	ldr	x0, [x0]
  403ee4:	ldr	x1, [sp, #40]
  403ee8:	sub	x0, x1, x0
  403eec:	str	w0, [sp, #24]
  403ef0:	adrp	x0, 422000 <ferror@plt+0x20000>
  403ef4:	add	x0, x0, #0x3d0
  403ef8:	ldr	x0, [x0, #48]
  403efc:	cmp	x0, #0x0
  403f00:	b.ne	403f48 <ferror@plt+0x1f48>  // b.any
  403f04:	adrp	x0, 422000 <ferror@plt+0x20000>
  403f08:	add	x0, x0, #0x368
  403f0c:	ldr	x1, [x0]
  403f10:	ldrsw	x2, [sp, #24]
  403f14:	adrp	x0, 422000 <ferror@plt+0x20000>
  403f18:	add	x0, x0, #0x2a0
  403f1c:	ldrb	w0, [x0]
  403f20:	mov	w6, w0
  403f24:	mov	x5, #0x0                   	// #0
  403f28:	mov	x4, #0x0                   	// #0
  403f2c:	mov	x3, x2
  403f30:	mov	x2, x1
  403f34:	adrp	x0, 422000 <ferror@plt+0x20000>
  403f38:	add	x1, x0, #0x380
  403f3c:	adrp	x0, 422000 <ferror@plt+0x20000>
  403f40:	add	x0, x0, #0x3d0
  403f44:	bl	405c54 <ferror@plt+0x3c54>
  403f48:	ldr	w0, [sp, #24]
  403f4c:	b	403f9c <ferror@plt+0x1f9c>
  403f50:	ldr	x1, [sp, #40]
  403f54:	ldr	x0, [sp, #32]
  403f58:	cmp	x1, x0
  403f5c:	b.cc	403f80 <ferror@plt+0x1f80>  // b.lo, b.ul, b.last
  403f60:	bl	4047c4 <ferror@plt+0x27c4>
  403f64:	adrp	x0, 40d000 <ferror@plt+0xb000>
  403f68:	add	x0, x0, #0xf88
  403f6c:	bl	401fd0 <gettext@plt>
  403f70:	mov	x2, x0
  403f74:	mov	w1, #0x0                   	// #0
  403f78:	mov	w0, #0x1                   	// #1
  403f7c:	bl	401b60 <error@plt>
  403f80:	ldr	x0, [sp, #40]
  403f84:	add	x1, x0, #0x1
  403f88:	str	x1, [sp, #40]
  403f8c:	ldr	w1, [sp, #28]
  403f90:	and	w1, w1, #0xff
  403f94:	strb	w1, [x0]
  403f98:	b	403db8 <ferror@plt+0x1db8>
  403f9c:	ldp	x29, x30, [sp], #48
  403fa0:	ret
  403fa4:	stp	x29, x30, [sp, #-64]!
  403fa8:	mov	x29, sp
  403fac:	str	x19, [sp, #16]
  403fb0:	strb	w0, [sp, #47]
  403fb4:	str	xzr, [sp, #56]
  403fb8:	b	404040 <ferror@plt+0x2040>
  403fbc:	adrp	x0, 422000 <ferror@plt+0x20000>
  403fc0:	add	x0, x0, #0x320
  403fc4:	ldr	x19, [x0]
  403fc8:	adrp	x0, 422000 <ferror@plt+0x20000>
  403fcc:	add	x0, x0, #0x380
  403fd0:	ldr	x1, [x0, #8]
  403fd4:	ldr	x0, [sp, #56]
  403fd8:	lsl	x0, x0, #3
  403fdc:	add	x0, x1, x0
  403fe0:	ldr	x0, [x0]
  403fe4:	mov	x2, x0
  403fe8:	mov	w1, #0x3                   	// #3
  403fec:	mov	w0, #0x0                   	// #0
  403ff0:	bl	40aa48 <ferror@plt+0x8a48>
  403ff4:	mov	x2, x0
  403ff8:	adrp	x0, 40d000 <ferror@plt+0xb000>
  403ffc:	add	x1, x0, #0xfa0
  404000:	mov	x0, x19
  404004:	bl	401fe0 <fprintf@plt>
  404008:	cmp	w0, #0x0
  40400c:	b.ge	404034 <ferror@plt+0x2034>  // b.tcont
  404010:	bl	401fa0 <__errno_location@plt>
  404014:	ldr	w19, [x0]
  404018:	adrp	x0, 40d000 <ferror@plt+0xb000>
  40401c:	add	x0, x0, #0xfa8
  404020:	bl	401fd0 <gettext@plt>
  404024:	mov	x2, x0
  404028:	mov	w1, w19
  40402c:	mov	w0, #0x1                   	// #1
  404030:	bl	401b60 <error@plt>
  404034:	ldr	x0, [sp, #56]
  404038:	add	x0, x0, #0x1
  40403c:	str	x0, [sp, #56]
  404040:	adrp	x0, 422000 <ferror@plt+0x20000>
  404044:	add	x0, x0, #0x380
  404048:	ldr	x0, [x0]
  40404c:	sub	x0, x0, #0x1
  404050:	ldr	x1, [sp, #56]
  404054:	cmp	x1, x0
  404058:	b.cc	403fbc <ferror@plt+0x1fbc>  // b.lo, b.ul, b.last
  40405c:	ldrb	w0, [sp, #47]
  404060:	cmp	w0, #0x0
  404064:	b.eq	4041cc <ferror@plt+0x21cc>  // b.none
  404068:	adrp	x0, 422000 <ferror@plt+0x20000>
  40406c:	add	x0, x0, #0x480
  404070:	ldr	x0, [x0]
  404074:	cmp	x0, #0x0
  404078:	b.ne	4040d0 <ferror@plt+0x20d0>  // b.any
  40407c:	adrp	x0, 40d000 <ferror@plt+0xb000>
  404080:	add	x0, x0, #0xfc8
  404084:	bl	402528 <ferror@plt+0x528>
  404088:	mov	x1, x0
  40408c:	adrp	x0, 422000 <ferror@plt+0x20000>
  404090:	add	x0, x0, #0x480
  404094:	str	x1, [x0]
  404098:	adrp	x0, 422000 <ferror@plt+0x20000>
  40409c:	add	x0, x0, #0x480
  4040a0:	ldr	x0, [x0]
  4040a4:	cmp	x0, #0x0
  4040a8:	b.ne	4040d0 <ferror@plt+0x20d0>  // b.any
  4040ac:	bl	401fa0 <__errno_location@plt>
  4040b0:	ldr	w19, [x0]
  4040b4:	adrp	x0, 40d000 <ferror@plt+0xb000>
  4040b8:	add	x0, x0, #0xfd8
  4040bc:	bl	401fd0 <gettext@plt>
  4040c0:	mov	x2, x0
  4040c4:	mov	w1, w19
  4040c8:	mov	w0, #0x1                   	// #1
  4040cc:	bl	401b60 <error@plt>
  4040d0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4040d4:	add	x0, x0, #0x320
  4040d8:	ldr	x0, [x0]
  4040dc:	mov	x3, x0
  4040e0:	mov	x2, #0x4                   	// #4
  4040e4:	mov	x1, #0x1                   	// #1
  4040e8:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4040ec:	add	x0, x0, #0x0
  4040f0:	bl	401e90 <fwrite@plt>
  4040f4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4040f8:	add	x0, x0, #0x320
  4040fc:	ldr	x0, [x0]
  404100:	bl	40c74c <ferror@plt+0xa74c>
  404104:	cmp	w0, #0x0
  404108:	b.eq	404130 <ferror@plt+0x2130>  // b.none
  40410c:	bl	401fa0 <__errno_location@plt>
  404110:	ldr	w19, [x0]
  404114:	adrp	x0, 40d000 <ferror@plt+0xb000>
  404118:	add	x0, x0, #0xfa8
  40411c:	bl	401fd0 <gettext@plt>
  404120:	mov	x2, x0
  404124:	mov	w1, w19
  404128:	mov	w0, #0x1                   	// #1
  40412c:	bl	401b60 <error@plt>
  404130:	adrp	x0, 422000 <ferror@plt+0x20000>
  404134:	add	x0, x0, #0x480
  404138:	ldr	x0, [x0]
  40413c:	bl	401d40 <getc@plt>
  404140:	str	w0, [sp, #48]
  404144:	ldr	w0, [sp, #48]
  404148:	str	w0, [sp, #52]
  40414c:	b	404164 <ferror@plt+0x2164>
  404150:	adrp	x0, 422000 <ferror@plt+0x20000>
  404154:	add	x0, x0, #0x480
  404158:	ldr	x0, [x0]
  40415c:	bl	401d40 <getc@plt>
  404160:	str	w0, [sp, #52]
  404164:	ldr	w0, [sp, #52]
  404168:	cmn	w0, #0x1
  40416c:	b.eq	40417c <ferror@plt+0x217c>  // b.none
  404170:	ldr	w0, [sp, #52]
  404174:	cmp	w0, #0xa
  404178:	b.ne	404150 <ferror@plt+0x2150>  // b.any
  40417c:	ldr	w0, [sp, #52]
  404180:	cmn	w0, #0x1
  404184:	b.ne	4041ac <ferror@plt+0x21ac>  // b.any
  404188:	bl	401fa0 <__errno_location@plt>
  40418c:	ldr	w19, [x0]
  404190:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404194:	add	x0, x0, #0x8
  404198:	bl	401fd0 <gettext@plt>
  40419c:	mov	x2, x0
  4041a0:	mov	w1, w19
  4041a4:	mov	w0, #0x1                   	// #1
  4041a8:	bl	401b60 <error@plt>
  4041ac:	ldr	w0, [sp, #48]
  4041b0:	cmp	w0, #0x79
  4041b4:	b.eq	4041c4 <ferror@plt+0x21c4>  // b.none
  4041b8:	ldr	w0, [sp, #48]
  4041bc:	cmp	w0, #0x59
  4041c0:	b.ne	4041e4 <ferror@plt+0x21e4>  // b.any
  4041c4:	mov	w0, #0x1                   	// #1
  4041c8:	b	4041e8 <ferror@plt+0x21e8>
  4041cc:	adrp	x0, 422000 <ferror@plt+0x20000>
  4041d0:	add	x0, x0, #0x320
  4041d4:	ldr	x0, [x0]
  4041d8:	mov	x1, x0
  4041dc:	mov	w0, #0xa                   	// #10
  4041e0:	bl	401b90 <putc@plt>
  4041e4:	mov	w0, #0x0                   	// #0
  4041e8:	ldr	x19, [sp, #16]
  4041ec:	ldp	x29, x30, [sp], #64
  4041f0:	ret
  4041f4:	stp	x29, x30, [sp, #-80]!
  4041f8:	mov	x29, sp
  4041fc:	str	x19, [sp, #16]
  404200:	str	w0, [sp, #44]
  404204:	add	x4, sp, #0x38
  404208:	ldr	w3, [sp, #44]
  40420c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404210:	add	x2, x0, #0x28
  404214:	mov	x1, #0x13                  	// #19
  404218:	mov	x0, x4
  40421c:	bl	401c10 <snprintf@plt>
  404220:	cmp	w0, #0x13
  404224:	b.ls	404248 <ferror@plt+0x2248>  // b.plast
  404228:	adrp	x0, 40e000 <ferror@plt+0xc000>
  40422c:	add	x3, x0, #0xec8
  404230:	mov	w2, #0x477                 	// #1143
  404234:	adrp	x0, 40d000 <ferror@plt+0xb000>
  404238:	add	x1, x0, #0x638
  40423c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404240:	add	x0, x0, #0x30
  404244:	bl	401f90 <__assert_fail@plt>
  404248:	adrp	x0, 422000 <ferror@plt+0x20000>
  40424c:	add	x0, x0, #0x470
  404250:	ldr	x0, [x0]
  404254:	cmp	x0, #0x0
  404258:	b.eq	4042b4 <ferror@plt+0x22b4>  // b.none
  40425c:	adrp	x0, 422000 <ferror@plt+0x20000>
  404260:	add	x0, x0, #0x470
  404264:	ldr	x0, [x0]
  404268:	add	x1, sp, #0x38
  40426c:	mov	w2, #0x1                   	// #1
  404270:	bl	401b80 <setenv@plt>
  404274:	cmp	w0, #0x0
  404278:	b.ge	4042b4 <ferror@plt+0x22b4>  // b.tcont
  40427c:	bl	401fa0 <__errno_location@plt>
  404280:	ldr	w19, [x0]
  404284:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404288:	add	x0, x0, #0x70
  40428c:	bl	401fd0 <gettext@plt>
  404290:	mov	x1, x0
  404294:	adrp	x0, 422000 <ferror@plt+0x20000>
  404298:	add	x0, x0, #0x470
  40429c:	ldr	x0, [x0]
  4042a0:	mov	x3, x0
  4042a4:	mov	x2, x1
  4042a8:	mov	w1, w19
  4042ac:	mov	w0, #0x0                   	// #0
  4042b0:	bl	401b60 <error@plt>
  4042b4:	nop
  4042b8:	ldr	x19, [sp, #16]
  4042bc:	ldp	x29, x30, [sp], #80
  4042c0:	ret
  4042c4:	stp	x29, x30, [sp, #-64]!
  4042c8:	mov	x29, sp
  4042cc:	str	x19, [sp, #16]
  4042d0:	bl	406c94 <ferror@plt+0x4c94>
  4042d4:	and	w0, w0, #0xff
  4042d8:	cmp	w0, #0x0
  4042dc:	b.eq	4042e4 <ferror@plt+0x22e4>  // b.none
  4042e0:	bl	406cc4 <ferror@plt+0x4cc4>
  4042e4:	mov	w0, #0x0                   	// #0
  4042e8:	bl	40484c <ferror@plt+0x284c>
  4042ec:	str	w0, [sp, #60]
  4042f0:	ldr	w0, [sp, #60]
  4042f4:	bl	4041f4 <ferror@plt+0x21f4>
  4042f8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4042fc:	add	x0, x0, #0x370
  404300:	ldr	w0, [x0]
  404304:	cmp	w0, #0x0
  404308:	b.eq	404320 <ferror@plt+0x2320>  // b.none
  40430c:	adrp	x0, 422000 <ferror@plt+0x20000>
  404310:	add	x0, x0, #0x468
  404314:	ldrb	w0, [x0]
  404318:	cmp	w0, #0x0
  40431c:	b.eq	404430 <ferror@plt+0x2430>  // b.none
  404320:	adrp	x0, 422000 <ferror@plt+0x20000>
  404324:	add	x0, x0, #0x468
  404328:	ldrb	w0, [x0]
  40432c:	cmp	w0, #0x0
  404330:	b.eq	404340 <ferror@plt+0x2340>  // b.none
  404334:	adrp	x0, 40d000 <ferror@plt+0xb000>
  404338:	add	x0, x0, #0xfc8
  40433c:	b	404348 <ferror@plt+0x2348>
  404340:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404344:	add	x0, x0, #0x98
  404348:	str	x0, [sp, #48]
  40434c:	mov	w0, #0x0                   	// #0
  404350:	bl	401d60 <close@plt>
  404354:	mov	w1, #0x0                   	// #0
  404358:	ldr	x0, [sp, #48]
  40435c:	bl	401c90 <open@plt>
  404360:	str	w0, [sp, #44]
  404364:	ldr	w0, [sp, #44]
  404368:	cmp	w0, #0x0
  40436c:	b.ge	4043e4 <ferror@plt+0x23e4>  // b.tcont
  404370:	adrp	x0, 422000 <ferror@plt+0x20000>
  404374:	add	x0, x0, #0x468
  404378:	ldrb	w0, [x0]
  40437c:	cmp	w0, #0x0
  404380:	b.eq	4043b4 <ferror@plt+0x23b4>  // b.none
  404384:	bl	401fa0 <__errno_location@plt>
  404388:	ldr	w19, [x0]
  40438c:	ldr	x2, [sp, #48]
  404390:	mov	w1, #0x8                   	// #8
  404394:	mov	w0, #0x0                   	// #0
  404398:	bl	40aa48 <ferror@plt+0x8a48>
  40439c:	mov	x3, x0
  4043a0:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4043a4:	add	x2, x0, #0xa8
  4043a8:	mov	w1, w19
  4043ac:	mov	w0, #0x1                   	// #1
  4043b0:	bl	401b60 <error@plt>
  4043b4:	bl	401fa0 <__errno_location@plt>
  4043b8:	ldr	w19, [x0]
  4043bc:	ldr	x2, [sp, #48]
  4043c0:	mov	w1, #0x8                   	// #8
  4043c4:	mov	w0, #0x0                   	// #0
  4043c8:	bl	40aa48 <ferror@plt+0x8a48>
  4043cc:	mov	x3, x0
  4043d0:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4043d4:	add	x2, x0, #0xa8
  4043d8:	mov	w1, w19
  4043dc:	mov	w0, #0x0                   	// #0
  4043e0:	bl	401b60 <error@plt>
  4043e4:	ldr	w0, [sp, #44]
  4043e8:	cmp	w0, #0x0
  4043ec:	b.le	404430 <ferror@plt+0x2430>
  4043f0:	mov	w1, #0x0                   	// #0
  4043f4:	ldr	w0, [sp, #44]
  4043f8:	bl	401f50 <dup2@plt>
  4043fc:	cmp	w0, #0x0
  404400:	b.eq	404428 <ferror@plt+0x2428>  // b.none
  404404:	bl	401fa0 <__errno_location@plt>
  404408:	ldr	w19, [x0]
  40440c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404410:	add	x0, x0, #0xb0
  404414:	bl	401fd0 <gettext@plt>
  404418:	mov	x2, x0
  40441c:	mov	w1, w19
  404420:	mov	w0, #0x1                   	// #1
  404424:	bl	401b60 <error@plt>
  404428:	ldr	w0, [sp, #44]
  40442c:	bl	401d60 <close@plt>
  404430:	nop
  404434:	ldr	x19, [sp, #16]
  404438:	ldp	x29, x30, [sp], #64
  40443c:	ret
  404440:	stp	x29, x30, [sp, #-96]!
  404444:	mov	x29, sp
  404448:	str	x19, [sp, #16]
  40444c:	str	x0, [sp, #56]
  404450:	str	x1, [sp, #48]
  404454:	str	w2, [sp, #44]
  404458:	str	x3, [sp, #32]
  40445c:	adrp	x0, 422000 <ferror@plt+0x20000>
  404460:	add	x0, x0, #0x2a4
  404464:	ldr	w0, [x0]
  404468:	cmp	w0, #0x0
  40446c:	b.eq	4044a4 <ferror@plt+0x24a4>  // b.none
  404470:	b	404480 <ferror@plt+0x2480>
  404474:	mov	w1, #0x1                   	// #1
  404478:	mov	w0, #0x0                   	// #0
  40447c:	bl	4049d8 <ferror@plt+0x29d8>
  404480:	adrp	x0, 422000 <ferror@plt+0x20000>
  404484:	add	x0, x0, #0x2a4
  404488:	ldr	w0, [x0]
  40448c:	sxtw	x1, w0
  404490:	adrp	x0, 422000 <ferror@plt+0x20000>
  404494:	add	x0, x0, #0x440
  404498:	ldr	x0, [x0]
  40449c:	cmp	x1, x0
  4044a0:	b.ls	404474 <ferror@plt+0x2474>  // b.plast
  4044a4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4044a8:	add	x0, x0, #0x46a
  4044ac:	ldrb	w0, [x0]
  4044b0:	eor	w0, w0, #0x1
  4044b4:	and	w0, w0, #0xff
  4044b8:	cmp	w0, #0x0
  4044bc:	b.ne	4044d4 <ferror@plt+0x24d4>  // b.any
  4044c0:	mov	w0, #0x1                   	// #1
  4044c4:	bl	403fa4 <ferror@plt+0x1fa4>
  4044c8:	and	w0, w0, #0xff
  4044cc:	cmp	w0, #0x0
  4044d0:	b.eq	4047b4 <ferror@plt+0x27b4>  // b.none
  4044d4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4044d8:	add	x0, x0, #0x46a
  4044dc:	ldrb	w0, [x0]
  4044e0:	eor	w0, w0, #0x1
  4044e4:	and	w0, w0, #0xff
  4044e8:	cmp	w0, #0x0
  4044ec:	b.eq	40450c <ferror@plt+0x250c>  // b.none
  4044f0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4044f4:	add	x0, x0, #0x469
  4044f8:	ldrb	w0, [x0]
  4044fc:	cmp	w0, #0x0
  404500:	b.eq	40450c <ferror@plt+0x250c>  // b.none
  404504:	mov	w0, #0x0                   	// #0
  404508:	bl	403fa4 <ferror@plt+0x1fa4>
  40450c:	mov	w1, #0x0                   	// #0
  404510:	mov	w0, #0x0                   	// #0
  404514:	bl	4049d8 <ferror@plt+0x29d8>
  404518:	add	x0, sp, #0x48
  40451c:	bl	401ba0 <pipe@plt>
  404520:	cmp	w0, #0x0
  404524:	b.eq	40454c <ferror@plt+0x254c>  // b.none
  404528:	bl	401fa0 <__errno_location@plt>
  40452c:	ldr	w19, [x0]
  404530:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404534:	add	x0, x0, #0xe8
  404538:	bl	401fd0 <gettext@plt>
  40453c:	mov	x2, x0
  404540:	mov	w1, w19
  404544:	mov	w0, #0x1                   	// #1
  404548:	bl	401b60 <error@plt>
  40454c:	ldr	w0, [sp, #76]
  404550:	mov	w2, #0x1                   	// #1
  404554:	mov	w1, #0x2                   	// #2
  404558:	bl	40c268 <ferror@plt+0xa268>
  40455c:	b	40456c <ferror@plt+0x256c>
  404560:	mov	w1, #0x1                   	// #1
  404564:	mov	w0, #0x0                   	// #0
  404568:	bl	4049d8 <ferror@plt+0x29d8>
  40456c:	bl	401be0 <fork@plt>
  404570:	str	w0, [sp, #92]
  404574:	ldr	w0, [sp, #92]
  404578:	cmp	w0, #0x0
  40457c:	b.ge	4045a4 <ferror@plt+0x25a4>  // b.tcont
  404580:	bl	401fa0 <__errno_location@plt>
  404584:	ldr	w0, [x0]
  404588:	cmp	w0, #0xb
  40458c:	b.ne	4045a4 <ferror@plt+0x25a4>  // b.any
  404590:	adrp	x0, 422000 <ferror@plt+0x20000>
  404594:	add	x0, x0, #0x440
  404598:	ldr	x0, [x0]
  40459c:	cmp	x0, #0x0
  4045a0:	b.ne	404560 <ferror@plt+0x2560>  // b.any
  4045a4:	ldr	w0, [sp, #92]
  4045a8:	cmn	w0, #0x1
  4045ac:	b.eq	4045c0 <ferror@plt+0x25c0>  // b.none
  4045b0:	ldr	w0, [sp, #92]
  4045b4:	cmp	w0, #0x0
  4045b8:	b.eq	4045e4 <ferror@plt+0x25e4>  // b.none
  4045bc:	b	4046b8 <ferror@plt+0x26b8>
  4045c0:	bl	401fa0 <__errno_location@plt>
  4045c4:	ldr	w19, [x0]
  4045c8:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4045cc:	add	x0, x0, #0x110
  4045d0:	bl	401fd0 <gettext@plt>
  4045d4:	mov	x2, x0
  4045d8:	mov	w1, w19
  4045dc:	mov	w0, #0x1                   	// #1
  4045e0:	bl	401b60 <error@plt>
  4045e4:	ldr	w0, [sp, #72]
  4045e8:	bl	401d60 <close@plt>
  4045ec:	adrp	x0, 422000 <ferror@plt+0x20000>
  4045f0:	add	x0, x0, #0x460
  4045f4:	str	wzr, [x0]
  4045f8:	bl	4042c4 <ferror@plt+0x22c4>
  4045fc:	ldr	x0, [sp, #32]
  404600:	bl	4063d4 <ferror@plt+0x43d4>
  404604:	and	w0, w0, #0xff
  404608:	cmp	w0, #0x0
  40460c:	b.eq	404624 <ferror@plt+0x2624>  // b.none
  404610:	bl	401fa0 <__errno_location@plt>
  404614:	mov	x1, x0
  404618:	mov	w0, #0x7                   	// #7
  40461c:	str	w0, [x1]
  404620:	b	404634 <ferror@plt+0x2634>
  404624:	ldr	x0, [sp, #32]
  404628:	ldr	x0, [x0]
  40462c:	ldr	x1, [sp, #32]
  404630:	bl	401e10 <execvp@plt>
  404634:	bl	401fa0 <__errno_location@plt>
  404638:	ldr	w0, [x0]
  40463c:	cmp	w0, #0x0
  404640:	b.eq	40465c <ferror@plt+0x265c>  // b.none
  404644:	ldr	w19, [sp, #76]
  404648:	bl	401fa0 <__errno_location@plt>
  40464c:	mov	x2, #0x4                   	// #4
  404650:	mov	x1, x0
  404654:	mov	w0, w19
  404658:	bl	401db0 <write@plt>
  40465c:	ldr	w0, [sp, #76]
  404660:	bl	401d60 <close@plt>
  404664:	bl	401fa0 <__errno_location@plt>
  404668:	ldr	w0, [x0]
  40466c:	cmp	w0, #0x7
  404670:	b.eq	404698 <ferror@plt+0x2698>  // b.none
  404674:	bl	401fa0 <__errno_location@plt>
  404678:	ldr	w1, [x0]
  40467c:	ldr	x0, [sp, #32]
  404680:	ldr	x0, [x0]
  404684:	mov	x3, x0
  404688:	adrp	x0, 40e000 <ferror@plt+0xc000>
  40468c:	add	x2, x0, #0xa8
  404690:	mov	w0, #0x0                   	// #0
  404694:	bl	401b60 <error@plt>
  404698:	bl	401fa0 <__errno_location@plt>
  40469c:	ldr	w0, [x0]
  4046a0:	cmp	w0, #0x2
  4046a4:	b.ne	4046b0 <ferror@plt+0x26b0>  // b.any
  4046a8:	mov	w0, #0x7f                  	// #127
  4046ac:	b	4046b4 <ferror@plt+0x26b4>
  4046b0:	mov	w0, #0x7e                  	// #126
  4046b4:	bl	401b10 <_exit@plt>
  4046b8:	ldr	w0, [sp, #76]
  4046bc:	bl	401d60 <close@plt>
  4046c0:	ldr	w0, [sp, #72]
  4046c4:	add	x1, sp, #0x44
  4046c8:	mov	x2, #0x4                   	// #4
  4046cc:	bl	40ae44 <ferror@plt+0x8e44>
  4046d0:	str	x0, [sp, #80]
  4046d4:	ldr	x0, [sp, #80]
  4046d8:	cmn	x0, #0x1
  4046dc:	b.eq	4046fc <ferror@plt+0x26fc>  // b.none
  4046e0:	ldr	x0, [sp, #80]
  4046e4:	cmp	x0, #0x0
  4046e8:	b.eq	404778 <ferror@plt+0x2778>  // b.none
  4046ec:	ldr	x0, [sp, #80]
  4046f0:	cmp	x0, #0x4
  4046f4:	b.eq	40472c <ferror@plt+0x272c>  // b.none
  4046f8:	b	404784 <ferror@plt+0x2784>
  4046fc:	ldr	w0, [sp, #72]
  404700:	bl	401d60 <close@plt>
  404704:	bl	401fa0 <__errno_location@plt>
  404708:	ldr	w19, [x0]
  40470c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404710:	add	x0, x0, #0x120
  404714:	bl	401fd0 <gettext@plt>
  404718:	mov	x2, x0
  40471c:	mov	w1, w19
  404720:	mov	w0, #0x0                   	// #0
  404724:	bl	401b60 <error@plt>
  404728:	b	4047ac <ferror@plt+0x27ac>
  40472c:	ldr	w0, [sp, #72]
  404730:	bl	401d60 <close@plt>
  404734:	add	x0, sp, #0x40
  404738:	mov	w2, #0x0                   	// #0
  40473c:	mov	x1, x0
  404740:	ldr	w0, [sp, #92]
  404744:	bl	401fc0 <waitpid@plt>
  404748:	ldr	w0, [sp, #68]
  40474c:	cmp	w0, #0x7
  404750:	b.ne	40475c <ferror@plt+0x275c>  // b.any
  404754:	mov	w0, #0x0                   	// #0
  404758:	b	4047b8 <ferror@plt+0x27b8>
  40475c:	ldr	w0, [sp, #68]
  404760:	cmp	w0, #0x2
  404764:	b.ne	404770 <ferror@plt+0x2770>  // b.any
  404768:	mov	w0, #0x7f                  	// #127
  40476c:	bl	401b50 <exit@plt>
  404770:	mov	w0, #0x7e                  	// #126
  404774:	bl	401b50 <exit@plt>
  404778:	ldr	w0, [sp, #92]
  40477c:	bl	40484c <ferror@plt+0x284c>
  404780:	b	4047ac <ferror@plt+0x27ac>
  404784:	bl	401fa0 <__errno_location@plt>
  404788:	ldr	w19, [x0]
  40478c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404790:	add	x0, x0, #0x180
  404794:	bl	401fd0 <gettext@plt>
  404798:	ldr	x3, [sp, #80]
  40479c:	mov	x2, x0
  4047a0:	mov	w1, w19
  4047a4:	mov	w0, #0x1                   	// #1
  4047a8:	bl	401b60 <error@plt>
  4047ac:	ldr	w0, [sp, #72]
  4047b0:	bl	401d60 <close@plt>
  4047b4:	mov	w0, #0x1                   	// #1
  4047b8:	ldr	x19, [sp, #16]
  4047bc:	ldp	x29, x30, [sp], #96
  4047c0:	ret
  4047c4:	stp	x29, x30, [sp, #-16]!
  4047c8:	mov	x29, sp
  4047cc:	adrp	x0, 422000 <ferror@plt+0x20000>
  4047d0:	add	x0, x0, #0x3d0
  4047d4:	ldr	x0, [x0, #48]
  4047d8:	cmp	x0, #0x0
  4047dc:	b.ne	404840 <ferror@plt+0x2840>  // b.any
  4047e0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4047e4:	add	x0, x0, #0x2a0
  4047e8:	ldrb	w0, [x0]
  4047ec:	cmp	w0, #0x0
  4047f0:	b.ne	404840 <ferror@plt+0x2840>  // b.any
  4047f4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4047f8:	add	x0, x0, #0x380
  4047fc:	ldr	x1, [x0]
  404800:	adrp	x0, 422000 <ferror@plt+0x20000>
  404804:	add	x0, x0, #0x3d0
  404808:	ldr	x0, [x0, #56]
  40480c:	cmp	x1, x0
  404810:	b.eq	404840 <ferror@plt+0x2840>  // b.none
  404814:	adrp	x0, 422000 <ferror@plt+0x20000>
  404818:	add	x0, x0, #0x3d0
  40481c:	ldr	w0, [x0]
  404820:	cmp	w0, #0x0
  404824:	b.ne	404840 <ferror@plt+0x2840>  // b.any
  404828:	adrp	x0, 422000 <ferror@plt+0x20000>
  40482c:	add	x1, x0, #0x380
  404830:	adrp	x0, 422000 <ferror@plt+0x20000>
  404834:	add	x0, x0, #0x3d0
  404838:	bl	405a08 <ferror@plt+0x3a08>
  40483c:	b	404844 <ferror@plt+0x2844>
  404840:	nop
  404844:	ldp	x29, x30, [sp], #16
  404848:	ret
  40484c:	stp	x29, x30, [sp, #-48]!
  404850:	mov	x29, sp
  404854:	str	w0, [sp, #28]
  404858:	str	wzr, [sp, #44]
  40485c:	b	40486c <ferror@plt+0x286c>
  404860:	ldr	w0, [sp, #44]
  404864:	add	w0, w0, #0x1
  404868:	str	w0, [sp, #44]
  40486c:	ldr	w1, [sp, #44]
  404870:	adrp	x0, 422000 <ferror@plt+0x20000>
  404874:	add	x0, x0, #0x450
  404878:	ldr	x0, [x0]
  40487c:	cmp	x1, x0
  404880:	b.cs	4048a8 <ferror@plt+0x28a8>  // b.hs, b.nlast
  404884:	adrp	x0, 422000 <ferror@plt+0x20000>
  404888:	add	x0, x0, #0x448
  40488c:	ldr	x1, [x0]
  404890:	ldr	w0, [sp, #44]
  404894:	lsl	x0, x0, #2
  404898:	add	x0, x1, x0
  40489c:	ldr	w0, [x0]
  4048a0:	cmp	w0, #0x0
  4048a4:	b.ne	404860 <ferror@plt+0x2860>  // b.any
  4048a8:	ldr	w1, [sp, #44]
  4048ac:	adrp	x0, 422000 <ferror@plt+0x20000>
  4048b0:	add	x0, x0, #0x450
  4048b4:	ldr	x0, [x0]
  4048b8:	cmp	x1, x0
  4048bc:	b.ne	40493c <ferror@plt+0x293c>  // b.any
  4048c0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4048c4:	add	x0, x0, #0x448
  4048c8:	ldr	x3, [x0]
  4048cc:	mov	x2, #0x4                   	// #4
  4048d0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4048d4:	add	x1, x0, #0x450
  4048d8:	mov	x0, x3
  4048dc:	bl	40b8dc <ferror@plt+0x98dc>
  4048e0:	mov	x1, x0
  4048e4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4048e8:	add	x0, x0, #0x448
  4048ec:	str	x1, [x0]
  4048f0:	ldr	w0, [sp, #44]
  4048f4:	str	w0, [sp, #40]
  4048f8:	b	404924 <ferror@plt+0x2924>
  4048fc:	adrp	x0, 422000 <ferror@plt+0x20000>
  404900:	add	x0, x0, #0x448
  404904:	ldr	x1, [x0]
  404908:	ldr	w0, [sp, #40]
  40490c:	lsl	x0, x0, #2
  404910:	add	x0, x1, x0
  404914:	str	wzr, [x0]
  404918:	ldr	w0, [sp, #40]
  40491c:	add	w0, w0, #0x1
  404920:	str	w0, [sp, #40]
  404924:	ldr	w1, [sp, #40]
  404928:	adrp	x0, 422000 <ferror@plt+0x20000>
  40492c:	add	x0, x0, #0x450
  404930:	ldr	x0, [x0]
  404934:	cmp	x1, x0
  404938:	b.cc	4048fc <ferror@plt+0x28fc>  // b.lo, b.ul, b.last
  40493c:	adrp	x0, 422000 <ferror@plt+0x20000>
  404940:	add	x0, x0, #0x448
  404944:	ldr	x1, [x0]
  404948:	ldr	w0, [sp, #44]
  40494c:	lsl	x0, x0, #2
  404950:	add	x0, x1, x0
  404954:	ldr	w0, [x0]
  404958:	cmp	w0, #0x0
  40495c:	b.eq	404980 <ferror@plt+0x2980>  // b.none
  404960:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404964:	add	x3, x0, #0xed8
  404968:	mov	w2, #0x596                 	// #1430
  40496c:	adrp	x0, 40d000 <ferror@plt+0xb000>
  404970:	add	x1, x0, #0x638
  404974:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404978:	add	x0, x0, #0x1d0
  40497c:	bl	401f90 <__assert_fail@plt>
  404980:	adrp	x0, 422000 <ferror@plt+0x20000>
  404984:	add	x0, x0, #0x448
  404988:	ldr	x1, [x0]
  40498c:	ldr	w0, [sp, #44]
  404990:	lsl	x0, x0, #2
  404994:	add	x0, x1, x0
  404998:	ldr	w1, [sp, #28]
  40499c:	str	w1, [x0]
  4049a0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4049a4:	add	x0, x0, #0x440
  4049a8:	ldr	x0, [x0]
  4049ac:	add	x1, x0, #0x1
  4049b0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4049b4:	add	x0, x0, #0x440
  4049b8:	str	x1, [x0]
  4049bc:	adrp	x0, 422000 <ferror@plt+0x20000>
  4049c0:	add	x0, x0, #0x438
  4049c4:	mov	w1, #0x1                   	// #1
  4049c8:	strb	w1, [x0]
  4049cc:	ldr	w0, [sp, #44]
  4049d0:	ldp	x29, x30, [sp], #48
  4049d4:	ret
  4049d8:	stp	x29, x30, [sp, #-80]!
  4049dc:	mov	x29, sp
  4049e0:	str	x19, [sp, #16]
  4049e4:	strb	w0, [sp, #47]
  4049e8:	str	w1, [sp, #40]
  4049ec:	str	wzr, [sp, #76]
  4049f0:	b	404cf8 <ferror@plt+0x2cf8>
  4049f4:	str	wzr, [sp, #68]
  4049f8:	ldrb	w0, [sp, #47]
  4049fc:	eor	w0, w0, #0x1
  404a00:	and	w0, w0, #0xff
  404a04:	cmp	w0, #0x0
  404a08:	b.eq	404a24 <ferror@plt+0x2a24>  // b.none
  404a0c:	ldr	w1, [sp, #76]
  404a10:	ldr	w0, [sp, #40]
  404a14:	cmp	w1, w0
  404a18:	b.cc	404a24 <ferror@plt+0x2a24>  // b.lo, b.ul, b.last
  404a1c:	mov	w0, #0x1                   	// #1
  404a20:	str	w0, [sp, #68]
  404a24:	adrp	x0, 422000 <ferror@plt+0x20000>
  404a28:	add	x0, x0, #0x45c
  404a2c:	str	wzr, [x0]
  404a30:	b	404a98 <ferror@plt+0x2a98>
  404a34:	bl	401fa0 <__errno_location@plt>
  404a38:	ldr	w0, [x0]
  404a3c:	cmp	w0, #0x4
  404a40:	b.eq	404a68 <ferror@plt+0x2a68>  // b.none
  404a44:	bl	401fa0 <__errno_location@plt>
  404a48:	ldr	w19, [x0]
  404a4c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404a50:	add	x0, x0, #0x1e0
  404a54:	bl	401fd0 <gettext@plt>
  404a58:	mov	x2, x0
  404a5c:	mov	w1, w19
  404a60:	mov	w0, #0x1                   	// #1
  404a64:	bl	401b60 <error@plt>
  404a68:	adrp	x0, 422000 <ferror@plt+0x20000>
  404a6c:	add	x0, x0, #0x45c
  404a70:	ldr	w0, [x0]
  404a74:	cmp	w0, #0x0
  404a78:	b.eq	404a98 <ferror@plt+0x2a98>  // b.none
  404a7c:	ldrb	w0, [sp, #47]
  404a80:	eor	w0, w0, #0x1
  404a84:	and	w0, w0, #0xff
  404a88:	cmp	w0, #0x0
  404a8c:	b.eq	404a98 <ferror@plt+0x2a98>  // b.none
  404a90:	mov	w0, #0x1                   	// #1
  404a94:	str	w0, [sp, #68]
  404a98:	add	x0, sp, #0x3c
  404a9c:	ldr	w2, [sp, #68]
  404aa0:	mov	x1, x0
  404aa4:	mov	w0, #0xffffffff            	// #-1
  404aa8:	bl	401fc0 <waitpid@plt>
  404aac:	str	w0, [sp, #64]
  404ab0:	ldr	w0, [sp, #64]
  404ab4:	cmn	w0, #0x1
  404ab8:	b.eq	404a34 <ferror@plt+0x2a34>  // b.none
  404abc:	ldr	w0, [sp, #64]
  404ac0:	cmp	w0, #0x0
  404ac4:	b.eq	404b1c <ferror@plt+0x2b1c>  // b.none
  404ac8:	str	wzr, [sp, #72]
  404acc:	b	404adc <ferror@plt+0x2adc>
  404ad0:	ldr	w0, [sp, #72]
  404ad4:	add	w0, w0, #0x1
  404ad8:	str	w0, [sp, #72]
  404adc:	ldr	w1, [sp, #72]
  404ae0:	adrp	x0, 422000 <ferror@plt+0x20000>
  404ae4:	add	x0, x0, #0x450
  404ae8:	ldr	x0, [x0]
  404aec:	cmp	x1, x0
  404af0:	b.cs	404b1c <ferror@plt+0x2b1c>  // b.hs, b.nlast
  404af4:	adrp	x0, 422000 <ferror@plt+0x20000>
  404af8:	add	x0, x0, #0x448
  404afc:	ldr	x1, [x0]
  404b00:	ldr	w0, [sp, #72]
  404b04:	lsl	x0, x0, #2
  404b08:	add	x0, x1, x0
  404b0c:	ldr	w0, [x0]
  404b10:	ldr	w1, [sp, #64]
  404b14:	cmp	w1, w0
  404b18:	b.ne	404ad0 <ferror@plt+0x2ad0>  // b.any
  404b1c:	ldr	w0, [sp, #64]
  404b20:	cmp	w0, #0x0
  404b24:	b.eq	404b40 <ferror@plt+0x2b40>  // b.none
  404b28:	ldr	w1, [sp, #72]
  404b2c:	adrp	x0, 422000 <ferror@plt+0x20000>
  404b30:	add	x0, x0, #0x450
  404b34:	ldr	x0, [x0]
  404b38:	cmp	x1, x0
  404b3c:	b.eq	404a98 <ferror@plt+0x2a98>  // b.none
  404b40:	ldr	w0, [sp, #64]
  404b44:	cmp	w0, #0x0
  404b48:	b.ne	404b90 <ferror@plt+0x2b90>  // b.any
  404b4c:	ldr	w0, [sp, #68]
  404b50:	and	w0, w0, #0x1
  404b54:	cmp	w0, #0x0
  404b58:	b.ne	404d10 <ferror@plt+0x2d10>  // b.any
  404b5c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404b60:	add	x0, x0, #0x200
  404b64:	bl	401fd0 <gettext@plt>
  404b68:	mov	x1, x0
  404b6c:	adrp	x0, 422000 <ferror@plt+0x20000>
  404b70:	add	x0, x0, #0x440
  404b74:	ldr	x0, [x0]
  404b78:	mov	x3, x0
  404b7c:	mov	x2, x1
  404b80:	mov	w1, #0x0                   	// #0
  404b84:	mov	w0, #0x0                   	// #0
  404b88:	bl	401b60 <error@plt>
  404b8c:	b	404d14 <ferror@plt+0x2d14>
  404b90:	adrp	x0, 422000 <ferror@plt+0x20000>
  404b94:	add	x0, x0, #0x448
  404b98:	ldr	x1, [x0]
  404b9c:	ldr	w0, [sp, #72]
  404ba0:	lsl	x0, x0, #2
  404ba4:	add	x0, x1, x0
  404ba8:	str	wzr, [x0]
  404bac:	adrp	x0, 422000 <ferror@plt+0x20000>
  404bb0:	add	x0, x0, #0x440
  404bb4:	ldr	x0, [x0]
  404bb8:	sub	x1, x0, #0x1
  404bbc:	adrp	x0, 422000 <ferror@plt+0x20000>
  404bc0:	add	x0, x0, #0x440
  404bc4:	str	x1, [x0]
  404bc8:	ldr	w0, [sp, #76]
  404bcc:	add	w0, w0, #0x1
  404bd0:	str	w0, [sp, #76]
  404bd4:	ldr	w0, [sp, #60]
  404bd8:	asr	w0, w0, #8
  404bdc:	and	w0, w0, #0xff
  404be0:	cmp	w0, #0xff
  404be4:	b.ne	404c1c <ferror@plt+0x2c1c>  // b.any
  404be8:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404bec:	add	x0, x0, #0x230
  404bf0:	bl	401fd0 <gettext@plt>
  404bf4:	mov	x1, x0
  404bf8:	adrp	x0, 422000 <ferror@plt+0x20000>
  404bfc:	add	x0, x0, #0x380
  404c00:	ldr	x0, [x0, #8]
  404c04:	ldr	x0, [x0]
  404c08:	mov	x3, x0
  404c0c:	mov	x2, x1
  404c10:	mov	w1, #0x0                   	// #0
  404c14:	mov	w0, #0x7c                  	// #124
  404c18:	bl	401b60 <error@plt>
  404c1c:	ldr	w0, [sp, #60]
  404c20:	and	w0, w0, #0xff
  404c24:	cmp	w0, #0x7f
  404c28:	b.ne	404c6c <ferror@plt+0x2c6c>  // b.any
  404c2c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404c30:	add	x0, x0, #0x258
  404c34:	bl	401fd0 <gettext@plt>
  404c38:	mov	x2, x0
  404c3c:	adrp	x0, 422000 <ferror@plt+0x20000>
  404c40:	add	x0, x0, #0x380
  404c44:	ldr	x0, [x0, #8]
  404c48:	ldr	x1, [x0]
  404c4c:	ldr	w0, [sp, #60]
  404c50:	asr	w0, w0, #8
  404c54:	and	w0, w0, #0xff
  404c58:	mov	w4, w0
  404c5c:	mov	x3, x1
  404c60:	mov	w1, #0x0                   	// #0
  404c64:	mov	w0, #0x7d                  	// #125
  404c68:	bl	401b60 <error@plt>
  404c6c:	ldr	w0, [sp, #60]
  404c70:	and	w0, w0, #0xff
  404c74:	and	w0, w0, #0x7f
  404c78:	and	w0, w0, #0xff
  404c7c:	add	w0, w0, #0x1
  404c80:	and	w0, w0, #0xff
  404c84:	sxtb	w0, w0
  404c88:	asr	w0, w0, #1
  404c8c:	sxtb	w0, w0
  404c90:	cmp	w0, #0x0
  404c94:	b.le	404cd4 <ferror@plt+0x2cd4>
  404c98:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404c9c:	add	x0, x0, #0x278
  404ca0:	bl	401fd0 <gettext@plt>
  404ca4:	mov	x2, x0
  404ca8:	adrp	x0, 422000 <ferror@plt+0x20000>
  404cac:	add	x0, x0, #0x380
  404cb0:	ldr	x0, [x0, #8]
  404cb4:	ldr	x1, [x0]
  404cb8:	ldr	w0, [sp, #60]
  404cbc:	and	w0, w0, #0x7f
  404cc0:	mov	w4, w0
  404cc4:	mov	x3, x1
  404cc8:	mov	w1, #0x0                   	// #0
  404ccc:	mov	w0, #0x7d                  	// #125
  404cd0:	bl	401b60 <error@plt>
  404cd4:	ldr	w0, [sp, #60]
  404cd8:	asr	w0, w0, #8
  404cdc:	and	w0, w0, #0xff
  404ce0:	cmp	w0, #0x0
  404ce4:	b.eq	404cf8 <ferror@plt+0x2cf8>  // b.none
  404ce8:	adrp	x0, 422000 <ferror@plt+0x20000>
  404cec:	add	x0, x0, #0x460
  404cf0:	mov	w1, #0x7b                  	// #123
  404cf4:	str	w1, [x0]
  404cf8:	adrp	x0, 422000 <ferror@plt+0x20000>
  404cfc:	add	x0, x0, #0x440
  404d00:	ldr	x0, [x0]
  404d04:	cmp	x0, #0x0
  404d08:	b.ne	4049f4 <ferror@plt+0x29f4>  // b.any
  404d0c:	b	404d14 <ferror@plt+0x2d14>
  404d10:	nop
  404d14:	nop
  404d18:	ldr	x19, [sp, #16]
  404d1c:	ldp	x29, x30, [sp], #80
  404d20:	ret
  404d24:	stp	x29, x30, [sp, #-16]!
  404d28:	mov	x29, sp
  404d2c:	bl	401c50 <getpid@plt>
  404d30:	mov	w1, w0
  404d34:	adrp	x0, 422000 <ferror@plt+0x20000>
  404d38:	add	x0, x0, #0x458
  404d3c:	ldr	w0, [x0]
  404d40:	cmp	w1, w0
  404d44:	b.eq	404d68 <ferror@plt+0x2d68>  // b.none
  404d48:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404d4c:	add	x3, x0, #0xee8
  404d50:	mov	w2, #0x616                 	// #1558
  404d54:	adrp	x0, 40d000 <ferror@plt+0xb000>
  404d58:	add	x1, x0, #0x638
  404d5c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404d60:	add	x0, x0, #0x298
  404d64:	bl	401f90 <__assert_fail@plt>
  404d68:	adrp	x0, 422000 <ferror@plt+0x20000>
  404d6c:	add	x0, x0, #0x488
  404d70:	ldrb	w0, [x0]
  404d74:	cmp	w0, #0x0
  404d78:	b.ne	404dd4 <ferror@plt+0x2dd4>  // b.any
  404d7c:	adrp	x0, 422000 <ferror@plt+0x20000>
  404d80:	add	x0, x0, #0x488
  404d84:	mov	w1, #0x1                   	// #1
  404d88:	strb	w1, [x0]
  404d8c:	mov	w1, #0x0                   	// #0
  404d90:	mov	w0, #0x1                   	// #1
  404d94:	bl	4049d8 <ferror@plt+0x29d8>
  404d98:	adrp	x0, 422000 <ferror@plt+0x20000>
  404d9c:	add	x0, x0, #0x488
  404da0:	strb	wzr, [x0]
  404da4:	adrp	x0, 422000 <ferror@plt+0x20000>
  404da8:	add	x0, x0, #0x464
  404dac:	ldr	w1, [x0]
  404db0:	adrp	x0, 422000 <ferror@plt+0x20000>
  404db4:	add	x0, x0, #0x460
  404db8:	ldr	w0, [x0]
  404dbc:	cmp	w1, w0
  404dc0:	b.eq	404dd8 <ferror@plt+0x2dd8>  // b.none
  404dc4:	adrp	x0, 422000 <ferror@plt+0x20000>
  404dc8:	add	x0, x0, #0x460
  404dcc:	ldr	w0, [x0]
  404dd0:	bl	401b10 <_exit@plt>
  404dd4:	nop
  404dd8:	ldp	x29, x30, [sp], #16
  404ddc:	ret
  404de0:	sub	sp, sp, #0x10
  404de4:	str	w0, [sp, #12]
  404de8:	adrp	x0, 422000 <ferror@plt+0x20000>
  404dec:	add	x0, x0, #0x2a4
  404df0:	ldr	w1, [x0]
  404df4:	mov	w0, #0x7fffffff            	// #2147483647
  404df8:	cmp	w1, w0
  404dfc:	b.eq	404e1c <ferror@plt+0x2e1c>  // b.none
  404e00:	adrp	x0, 422000 <ferror@plt+0x20000>
  404e04:	add	x0, x0, #0x2a4
  404e08:	ldr	w0, [x0]
  404e0c:	add	w1, w0, #0x1
  404e10:	adrp	x0, 422000 <ferror@plt+0x20000>
  404e14:	add	x0, x0, #0x2a4
  404e18:	str	w1, [x0]
  404e1c:	adrp	x0, 422000 <ferror@plt+0x20000>
  404e20:	add	x0, x0, #0x45c
  404e24:	mov	w1, #0x1                   	// #1
  404e28:	str	w1, [x0]
  404e2c:	nop
  404e30:	add	sp, sp, #0x10
  404e34:	ret
  404e38:	sub	sp, sp, #0x10
  404e3c:	str	w0, [sp, #12]
  404e40:	adrp	x0, 422000 <ferror@plt+0x20000>
  404e44:	add	x0, x0, #0x2a4
  404e48:	ldr	w0, [x0]
  404e4c:	cmp	w0, #0x1
  404e50:	b.le	404e70 <ferror@plt+0x2e70>
  404e54:	adrp	x0, 422000 <ferror@plt+0x20000>
  404e58:	add	x0, x0, #0x2a4
  404e5c:	ldr	w0, [x0]
  404e60:	sub	w1, w0, #0x1
  404e64:	adrp	x0, 422000 <ferror@plt+0x20000>
  404e68:	add	x0, x0, #0x2a4
  404e6c:	str	w1, [x0]
  404e70:	nop
  404e74:	add	sp, sp, #0x10
  404e78:	ret
  404e7c:	stp	x29, x30, [sp, #-80]!
  404e80:	mov	x29, sp
  404e84:	str	x19, [sp, #16]
  404e88:	str	x0, [sp, #56]
  404e8c:	str	w1, [sp, #52]
  404e90:	str	x2, [sp, #40]
  404e94:	str	x3, [sp, #32]
  404e98:	str	w4, [sp, #48]
  404e9c:	add	x0, sp, #0x40
  404ea0:	mov	w2, #0xa                   	// #10
  404ea4:	mov	x1, x0
  404ea8:	ldr	x0, [sp, #56]
  404eac:	bl	401e40 <strtol@plt>
  404eb0:	str	x0, [sp, #72]
  404eb4:	ldr	x0, [sp, #64]
  404eb8:	ldr	x1, [sp, #56]
  404ebc:	cmp	x1, x0
  404ec0:	b.eq	404ed4 <ferror@plt+0x2ed4>  // b.none
  404ec4:	ldr	x0, [sp, #64]
  404ec8:	ldrb	w0, [x0]
  404ecc:	cmp	w0, #0x0
  404ed0:	b.eq	404f18 <ferror@plt+0x2f18>  // b.none
  404ed4:	adrp	x0, 422000 <ferror@plt+0x20000>
  404ed8:	add	x0, x0, #0x320
  404edc:	ldr	x19, [x0]
  404ee0:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404ee4:	add	x0, x0, #0x2b0
  404ee8:	bl	401fd0 <gettext@plt>
  404eec:	mov	x1, x0
  404ef0:	adrp	x0, 422000 <ferror@plt+0x20000>
  404ef4:	add	x0, x0, #0x4c8
  404ef8:	ldr	x0, [x0]
  404efc:	ldr	w4, [sp, #52]
  404f00:	ldr	x3, [sp, #56]
  404f04:	mov	x2, x0
  404f08:	mov	x0, x19
  404f0c:	bl	401fe0 <fprintf@plt>
  404f10:	mov	w0, #0x1                   	// #1
  404f14:	bl	405010 <ferror@plt+0x3010>
  404f18:	ldr	x1, [sp, #72]
  404f1c:	ldr	x0, [sp, #40]
  404f20:	cmp	x1, x0
  404f24:	b.ge	404f88 <ferror@plt+0x2f88>  // b.tcont
  404f28:	adrp	x0, 422000 <ferror@plt+0x20000>
  404f2c:	add	x0, x0, #0x320
  404f30:	ldr	x19, [x0]
  404f34:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404f38:	add	x0, x0, #0x2d8
  404f3c:	bl	401fd0 <gettext@plt>
  404f40:	mov	x1, x0
  404f44:	adrp	x0, 422000 <ferror@plt+0x20000>
  404f48:	add	x0, x0, #0x4c8
  404f4c:	ldr	x0, [x0]
  404f50:	ldr	x5, [sp, #40]
  404f54:	ldr	w4, [sp, #52]
  404f58:	ldr	x3, [sp, #56]
  404f5c:	mov	x2, x0
  404f60:	mov	x0, x19
  404f64:	bl	401fe0 <fprintf@plt>
  404f68:	ldr	w0, [sp, #48]
  404f6c:	cmp	w0, #0x0
  404f70:	b.eq	404f7c <ferror@plt+0x2f7c>  // b.none
  404f74:	mov	w0, #0x1                   	// #1
  404f78:	bl	405010 <ferror@plt+0x3010>
  404f7c:	ldr	x0, [sp, #40]
  404f80:	str	x0, [sp, #72]
  404f84:	b	405000 <ferror@plt+0x3000>
  404f88:	ldr	x0, [sp, #32]
  404f8c:	cmp	x0, #0x0
  404f90:	b.lt	405000 <ferror@plt+0x3000>  // b.tstop
  404f94:	ldr	x1, [sp, #72]
  404f98:	ldr	x0, [sp, #32]
  404f9c:	cmp	x1, x0
  404fa0:	b.le	405000 <ferror@plt+0x3000>
  404fa4:	adrp	x0, 422000 <ferror@plt+0x20000>
  404fa8:	add	x0, x0, #0x320
  404fac:	ldr	x19, [x0]
  404fb0:	adrp	x0, 40e000 <ferror@plt+0xc000>
  404fb4:	add	x0, x0, #0x308
  404fb8:	bl	401fd0 <gettext@plt>
  404fbc:	mov	x1, x0
  404fc0:	adrp	x0, 422000 <ferror@plt+0x20000>
  404fc4:	add	x0, x0, #0x4c8
  404fc8:	ldr	x0, [x0]
  404fcc:	ldr	x5, [sp, #32]
  404fd0:	ldr	w4, [sp, #52]
  404fd4:	ldr	x3, [sp, #56]
  404fd8:	mov	x2, x0
  404fdc:	mov	x0, x19
  404fe0:	bl	401fe0 <fprintf@plt>
  404fe4:	ldr	w0, [sp, #48]
  404fe8:	cmp	w0, #0x0
  404fec:	b.eq	404ff8 <ferror@plt+0x2ff8>  // b.none
  404ff0:	mov	w0, #0x1                   	// #1
  404ff4:	bl	405010 <ferror@plt+0x3010>
  404ff8:	ldr	x0, [sp, #32]
  404ffc:	str	x0, [sp, #72]
  405000:	ldr	x0, [sp, #72]
  405004:	ldr	x19, [sp, #16]
  405008:	ldp	x29, x30, [sp], #80
  40500c:	ret
  405010:	stp	x29, x30, [sp, #-48]!
  405014:	mov	x29, sp
  405018:	str	x19, [sp, #16]
  40501c:	str	w0, [sp, #44]
  405020:	ldr	w0, [sp, #44]
  405024:	cmp	w0, #0x0
  405028:	b.eq	405068 <ferror@plt+0x3068>  // b.none
  40502c:	adrp	x0, 422000 <ferror@plt+0x20000>
  405030:	add	x0, x0, #0x320
  405034:	ldr	x19, [x0]
  405038:	adrp	x0, 40e000 <ferror@plt+0xc000>
  40503c:	add	x0, x0, #0x338
  405040:	bl	401fd0 <gettext@plt>
  405044:	mov	x1, x0
  405048:	adrp	x0, 422000 <ferror@plt+0x20000>
  40504c:	add	x0, x0, #0x4c8
  405050:	ldr	x0, [x0]
  405054:	mov	x2, x0
  405058:	mov	x0, x19
  40505c:	bl	401fe0 <fprintf@plt>
  405060:	ldr	w0, [sp, #44]
  405064:	bl	401b50 <exit@plt>
  405068:	adrp	x0, 422000 <ferror@plt+0x20000>
  40506c:	add	x0, x0, #0x338
  405070:	ldr	x19, [x0]
  405074:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405078:	add	x0, x0, #0x360
  40507c:	bl	401fd0 <gettext@plt>
  405080:	mov	x1, x0
  405084:	adrp	x0, 422000 <ferror@plt+0x20000>
  405088:	add	x0, x0, #0x4c8
  40508c:	ldr	x0, [x0]
  405090:	mov	x2, x0
  405094:	mov	x0, x19
  405098:	bl	401fe0 <fprintf@plt>
  40509c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4050a0:	add	x0, x0, #0x398
  4050a4:	bl	401fd0 <gettext@plt>
  4050a8:	mov	x2, x0
  4050ac:	adrp	x0, 422000 <ferror@plt+0x20000>
  4050b0:	add	x0, x0, #0x338
  4050b4:	ldr	x0, [x0]
  4050b8:	mov	x1, x0
  4050bc:	mov	x0, x2
  4050c0:	bl	401b40 <fputs@plt>
  4050c4:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4050c8:	add	x0, x0, #0x3e8
  4050cc:	bl	401fd0 <gettext@plt>
  4050d0:	mov	x2, x0
  4050d4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4050d8:	add	x0, x0, #0x338
  4050dc:	ldr	x0, [x0]
  4050e0:	mov	x1, x0
  4050e4:	mov	x0, x2
  4050e8:	bl	401b40 <fputs@plt>
  4050ec:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4050f0:	add	x0, x0, #0x460
  4050f4:	bl	401fd0 <gettext@plt>
  4050f8:	mov	x2, x0
  4050fc:	adrp	x0, 422000 <ferror@plt+0x20000>
  405100:	add	x0, x0, #0x338
  405104:	ldr	x0, [x0]
  405108:	mov	x1, x0
  40510c:	mov	x0, x2
  405110:	bl	401b40 <fputs@plt>
  405114:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405118:	add	x0, x0, #0x538
  40511c:	bl	401fd0 <gettext@plt>
  405120:	mov	x2, x0
  405124:	adrp	x0, 422000 <ferror@plt+0x20000>
  405128:	add	x0, x0, #0x338
  40512c:	ldr	x0, [x0]
  405130:	mov	x1, x0
  405134:	mov	x0, x2
  405138:	bl	401b40 <fputs@plt>
  40513c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405140:	add	x0, x0, #0x588
  405144:	bl	401fd0 <gettext@plt>
  405148:	mov	x2, x0
  40514c:	adrp	x0, 422000 <ferror@plt+0x20000>
  405150:	add	x0, x0, #0x338
  405154:	ldr	x0, [x0]
  405158:	mov	x1, x0
  40515c:	mov	x0, x2
  405160:	bl	401b40 <fputs@plt>
  405164:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405168:	add	x0, x0, #0x678
  40516c:	bl	401fd0 <gettext@plt>
  405170:	mov	x2, x0
  405174:	adrp	x0, 422000 <ferror@plt+0x20000>
  405178:	add	x0, x0, #0x338
  40517c:	ldr	x0, [x0]
  405180:	mov	x1, x0
  405184:	mov	x0, x2
  405188:	bl	401b40 <fputs@plt>
  40518c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405190:	add	x0, x0, #0x760
  405194:	bl	401fd0 <gettext@plt>
  405198:	mov	x2, x0
  40519c:	adrp	x0, 422000 <ferror@plt+0x20000>
  4051a0:	add	x0, x0, #0x338
  4051a4:	ldr	x0, [x0]
  4051a8:	mov	x1, x0
  4051ac:	mov	x0, x2
  4051b0:	bl	401b40 <fputs@plt>
  4051b4:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4051b8:	add	x0, x0, #0x7f8
  4051bc:	bl	401fd0 <gettext@plt>
  4051c0:	mov	x2, x0
  4051c4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4051c8:	add	x0, x0, #0x338
  4051cc:	ldr	x0, [x0]
  4051d0:	mov	x1, x0
  4051d4:	mov	x0, x2
  4051d8:	bl	401b40 <fputs@plt>
  4051dc:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4051e0:	add	x0, x0, #0x830
  4051e4:	bl	401fd0 <gettext@plt>
  4051e8:	mov	x2, x0
  4051ec:	adrp	x0, 422000 <ferror@plt+0x20000>
  4051f0:	add	x0, x0, #0x338
  4051f4:	ldr	x0, [x0]
  4051f8:	mov	x1, x0
  4051fc:	mov	x0, x2
  405200:	bl	401b40 <fputs@plt>
  405204:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405208:	add	x0, x0, #0x8f0
  40520c:	bl	401fd0 <gettext@plt>
  405210:	mov	x2, x0
  405214:	adrp	x0, 422000 <ferror@plt+0x20000>
  405218:	add	x0, x0, #0x338
  40521c:	ldr	x0, [x0]
  405220:	mov	x1, x0
  405224:	mov	x0, x2
  405228:	bl	401b40 <fputs@plt>
  40522c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405230:	add	x0, x0, #0x970
  405234:	bl	401fd0 <gettext@plt>
  405238:	mov	x2, x0
  40523c:	adrp	x0, 422000 <ferror@plt+0x20000>
  405240:	add	x0, x0, #0x338
  405244:	ldr	x0, [x0]
  405248:	mov	x1, x0
  40524c:	mov	x0, x2
  405250:	bl	401b40 <fputs@plt>
  405254:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405258:	add	x0, x0, #0xa10
  40525c:	bl	401fd0 <gettext@plt>
  405260:	mov	x2, x0
  405264:	adrp	x0, 422000 <ferror@plt+0x20000>
  405268:	add	x0, x0, #0x338
  40526c:	ldr	x0, [x0]
  405270:	mov	x1, x0
  405274:	mov	x0, x2
  405278:	bl	401b40 <fputs@plt>
  40527c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405280:	add	x0, x0, #0xa60
  405284:	bl	401fd0 <gettext@plt>
  405288:	mov	x2, x0
  40528c:	adrp	x0, 422000 <ferror@plt+0x20000>
  405290:	add	x0, x0, #0x338
  405294:	ldr	x0, [x0]
  405298:	mov	x1, x0
  40529c:	mov	x0, x2
  4052a0:	bl	401b40 <fputs@plt>
  4052a4:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4052a8:	add	x0, x0, #0xb38
  4052ac:	bl	401fd0 <gettext@plt>
  4052b0:	mov	x2, x0
  4052b4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4052b8:	add	x0, x0, #0x338
  4052bc:	ldr	x0, [x0]
  4052c0:	mov	x1, x0
  4052c4:	mov	x0, x2
  4052c8:	bl	401b40 <fputs@plt>
  4052cc:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4052d0:	add	x0, x0, #0xb88
  4052d4:	bl	401fd0 <gettext@plt>
  4052d8:	mov	x2, x0
  4052dc:	adrp	x0, 422000 <ferror@plt+0x20000>
  4052e0:	add	x0, x0, #0x338
  4052e4:	ldr	x0, [x0]
  4052e8:	mov	x1, x0
  4052ec:	mov	x0, x2
  4052f0:	bl	401b40 <fputs@plt>
  4052f4:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4052f8:	add	x0, x0, #0xbc8
  4052fc:	bl	401fd0 <gettext@plt>
  405300:	mov	x2, x0
  405304:	adrp	x0, 422000 <ferror@plt+0x20000>
  405308:	add	x0, x0, #0x338
  40530c:	ldr	x0, [x0]
  405310:	mov	x1, x0
  405314:	mov	x0, x2
  405318:	bl	401b40 <fputs@plt>
  40531c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405320:	add	x0, x0, #0xc18
  405324:	bl	401fd0 <gettext@plt>
  405328:	mov	x2, x0
  40532c:	adrp	x0, 422000 <ferror@plt+0x20000>
  405330:	add	x0, x0, #0x338
  405334:	ldr	x0, [x0]
  405338:	mov	x1, x0
  40533c:	mov	x0, x2
  405340:	bl	401b40 <fputs@plt>
  405344:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405348:	add	x0, x0, #0xcf0
  40534c:	bl	401fd0 <gettext@plt>
  405350:	mov	x2, x0
  405354:	adrp	x0, 422000 <ferror@plt+0x20000>
  405358:	add	x0, x0, #0x338
  40535c:	ldr	x0, [x0]
  405360:	mov	x1, x0
  405364:	mov	x0, x2
  405368:	bl	401b40 <fputs@plt>
  40536c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405370:	add	x0, x0, #0xd40
  405374:	bl	401fd0 <gettext@plt>
  405378:	mov	x2, x0
  40537c:	adrp	x0, 422000 <ferror@plt+0x20000>
  405380:	add	x0, x0, #0x338
  405384:	ldr	x0, [x0]
  405388:	mov	x1, x0
  40538c:	mov	x0, x2
  405390:	bl	401b40 <fputs@plt>
  405394:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405398:	add	x0, x0, #0xd88
  40539c:	bl	401fd0 <gettext@plt>
  4053a0:	mov	x2, x0
  4053a4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4053a8:	add	x0, x0, #0x338
  4053ac:	ldr	x0, [x0]
  4053b0:	mov	x1, x0
  4053b4:	mov	x0, x2
  4053b8:	bl	401b40 <fputs@plt>
  4053bc:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4053c0:	add	x0, x0, #0xdd0
  4053c4:	bl	401fd0 <gettext@plt>
  4053c8:	mov	x2, x0
  4053cc:	adrp	x0, 422000 <ferror@plt+0x20000>
  4053d0:	add	x0, x0, #0x338
  4053d4:	ldr	x0, [x0]
  4053d8:	mov	x1, x0
  4053dc:	mov	x0, x2
  4053e0:	bl	401b40 <fputs@plt>
  4053e4:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4053e8:	add	x0, x0, #0xe18
  4053ec:	bl	401fd0 <gettext@plt>
  4053f0:	mov	x2, x0
  4053f4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4053f8:	add	x0, x0, #0x338
  4053fc:	ldr	x0, [x0]
  405400:	mov	x1, x0
  405404:	mov	x0, x2
  405408:	bl	401b40 <fputs@plt>
  40540c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405410:	add	x0, x0, #0xe58
  405414:	bl	401fd0 <gettext@plt>
  405418:	mov	x2, x0
  40541c:	adrp	x0, 422000 <ferror@plt+0x20000>
  405420:	add	x0, x0, #0x338
  405424:	ldr	x0, [x0]
  405428:	mov	x1, x0
  40542c:	mov	x0, x2
  405430:	bl	401b40 <fputs@plt>
  405434:	adrp	x0, 422000 <ferror@plt+0x20000>
  405438:	add	x0, x0, #0x338
  40543c:	ldr	x2, [x0]
  405440:	adrp	x0, 422000 <ferror@plt+0x20000>
  405444:	add	x0, x0, #0x4c8
  405448:	ldr	x0, [x0]
  40544c:	mov	x1, x0
  405450:	mov	x0, x2
  405454:	bl	406fbc <ferror@plt+0x4fbc>
  405458:	ldr	w0, [sp, #44]
  40545c:	bl	401b50 <exit@plt>
  405460:	stp	x29, x30, [sp, #-32]!
  405464:	mov	x29, sp
  405468:	str	x0, [sp, #24]
  40546c:	str	x1, [sp, #16]
  405470:	adrp	x0, 422000 <ferror@plt+0x20000>
  405474:	add	x0, x0, #0x2a8
  405478:	ldr	x0, [x0]
  40547c:	mov	w6, #0x0                   	// #0
  405480:	mov	x5, #0x0                   	// #0
  405484:	mov	x4, #0x0                   	// #0
  405488:	mov	x3, #0x0                   	// #0
  40548c:	mov	x2, x0
  405490:	ldr	x1, [sp, #16]
  405494:	ldr	x0, [sp, #24]
  405498:	bl	405c54 <ferror@plt+0x3c54>
  40549c:	nop
  4054a0:	ldp	x29, x30, [sp], #32
  4054a4:	ret
  4054a8:	stp	x29, x30, [sp, #-112]!
  4054ac:	mov	x29, sp
  4054b0:	str	x0, [sp, #72]
  4054b4:	str	x1, [sp, #64]
  4054b8:	str	x2, [sp, #56]
  4054bc:	str	x3, [sp, #48]
  4054c0:	str	x4, [sp, #40]
  4054c4:	str	x5, [sp, #32]
  4054c8:	str	x6, [sp, #24]
  4054cc:	str	x7, [sp, #16]
  4054d0:	ldr	x0, [sp, #72]
  4054d4:	ldr	x0, [x0, #24]
  4054d8:	sub	x0, x0, #0x1
  4054dc:	str	x0, [sp, #96]
  4054e0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4054e4:	add	x0, x0, #0x490
  4054e8:	ldr	x0, [x0]
  4054ec:	cmp	x0, #0x0
  4054f0:	b.ne	405514 <ferror@plt+0x3514>  // b.any
  4054f4:	ldr	x0, [sp, #72]
  4054f8:	ldr	x0, [x0, #24]
  4054fc:	add	x0, x0, #0x1
  405500:	bl	40ba14 <ferror@plt+0x9a14>
  405504:	mov	x1, x0
  405508:	adrp	x0, 422000 <ferror@plt+0x20000>
  40550c:	add	x0, x0, #0x490
  405510:	str	x1, [x0]
  405514:	adrp	x0, 422000 <ferror@plt+0x20000>
  405518:	add	x0, x0, #0x490
  40551c:	ldr	x0, [x0]
  405520:	str	x0, [sp, #104]
  405524:	ldr	x0, [sp, #72]
  405528:	ldr	x0, [x0, #48]
  40552c:	mov	x1, x0
  405530:	ldr	x0, [sp, #56]
  405534:	bl	408118 <ferror@plt+0x6118>
  405538:	str	x0, [sp, #80]
  40553c:	ldr	x0, [sp, #80]
  405540:	cmp	x0, #0x0
  405544:	b.eq	40555c <ferror@plt+0x355c>  // b.none
  405548:	ldr	x1, [sp, #80]
  40554c:	ldr	x0, [sp, #56]
  405550:	sub	x0, x1, x0
  405554:	str	x0, [sp, #88]
  405558:	b	405564 <ferror@plt+0x3564>
  40555c:	ldr	x0, [sp, #48]
  405560:	str	x0, [sp, #88]
  405564:	ldr	x1, [sp, #96]
  405568:	ldr	x0, [sp, #88]
  40556c:	cmp	x1, x0
  405570:	b.ls	405680 <ferror@plt+0x3680>  // b.plast
  405574:	ldr	x1, [sp, #96]
  405578:	ldr	x0, [sp, #88]
  40557c:	sub	x0, x1, x0
  405580:	str	x0, [sp, #96]
  405584:	ldr	x2, [sp, #88]
  405588:	ldr	x1, [sp, #56]
  40558c:	ldr	x0, [sp, #104]
  405590:	bl	401f60 <strncpy@plt>
  405594:	ldr	x1, [sp, #104]
  405598:	ldr	x0, [sp, #88]
  40559c:	add	x0, x1, x0
  4055a0:	str	x0, [sp, #104]
  4055a4:	ldr	x1, [sp, #56]
  4055a8:	ldr	x0, [sp, #88]
  4055ac:	add	x0, x1, x0
  4055b0:	str	x0, [sp, #56]
  4055b4:	ldr	x1, [sp, #48]
  4055b8:	ldr	x0, [sp, #88]
  4055bc:	sub	x0, x1, x0
  4055c0:	str	x0, [sp, #48]
  4055c4:	ldr	x0, [sp, #80]
  4055c8:	cmp	x0, #0x0
  4055cc:	b.eq	40566c <ferror@plt+0x366c>  // b.none
  4055d0:	ldr	x1, [sp, #16]
  4055d4:	ldr	x0, [sp, #32]
  4055d8:	add	x0, x1, x0
  4055dc:	ldr	x1, [sp, #96]
  4055e0:	cmp	x1, x0
  4055e4:	b.ls	405688 <ferror@plt+0x3688>  // b.plast
  4055e8:	ldr	x1, [sp, #16]
  4055ec:	ldr	x0, [sp, #32]
  4055f0:	add	x0, x1, x0
  4055f4:	ldr	x1, [sp, #96]
  4055f8:	sub	x0, x1, x0
  4055fc:	str	x0, [sp, #96]
  405600:	ldr	x0, [sp, #40]
  405604:	cmp	x0, #0x0
  405608:	b.eq	405628 <ferror@plt+0x3628>  // b.none
  40560c:	ldr	x1, [sp, #40]
  405610:	ldr	x0, [sp, #104]
  405614:	bl	401ec0 <strcpy@plt>
  405618:	ldr	x1, [sp, #104]
  40561c:	ldr	x0, [sp, #32]
  405620:	add	x0, x1, x0
  405624:	str	x0, [sp, #104]
  405628:	ldr	x1, [sp, #24]
  40562c:	ldr	x0, [sp, #104]
  405630:	bl	401ec0 <strcpy@plt>
  405634:	ldr	x1, [sp, #104]
  405638:	ldr	x0, [sp, #16]
  40563c:	add	x0, x1, x0
  405640:	str	x0, [sp, #104]
  405644:	ldr	x0, [sp, #72]
  405648:	ldr	x0, [x0, #40]
  40564c:	ldr	x1, [sp, #56]
  405650:	add	x0, x1, x0
  405654:	str	x0, [sp, #56]
  405658:	ldr	x0, [sp, #72]
  40565c:	ldr	x0, [x0, #40]
  405660:	ldr	x1, [sp, #48]
  405664:	sub	x0, x1, x0
  405668:	str	x0, [sp, #48]
  40566c:	ldr	x0, [sp, #56]
  405670:	ldrb	w0, [x0]
  405674:	cmp	w0, #0x0
  405678:	b.ne	405524 <ferror@plt+0x3524>  // b.any
  40567c:	b	40568c <ferror@plt+0x368c>
  405680:	nop
  405684:	b	40568c <ferror@plt+0x368c>
  405688:	nop
  40568c:	ldr	x0, [sp, #56]
  405690:	ldrb	w0, [x0]
  405694:	cmp	w0, #0x0
  405698:	b.eq	4056b8 <ferror@plt+0x36b8>  // b.none
  40569c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4056a0:	add	x0, x0, #0xf10
  4056a4:	bl	401fd0 <gettext@plt>
  4056a8:	mov	x2, x0
  4056ac:	mov	w1, #0x0                   	// #0
  4056b0:	mov	w0, #0x1                   	// #1
  4056b4:	bl	401b60 <error@plt>
  4056b8:	ldr	x0, [sp, #104]
  4056bc:	add	x1, x0, #0x1
  4056c0:	str	x1, [sp, #104]
  4056c4:	strb	wzr, [x0]
  4056c8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4056cc:	add	x0, x0, #0x490
  4056d0:	ldr	x2, [x0]
  4056d4:	adrp	x0, 422000 <ferror@plt+0x20000>
  4056d8:	add	x0, x0, #0x490
  4056dc:	ldr	x0, [x0]
  4056e0:	ldr	x1, [sp, #104]
  4056e4:	sub	x0, x1, x0
  4056e8:	ldr	w6, [sp, #112]
  4056ec:	mov	x5, #0x0                   	// #0
  4056f0:	mov	x4, #0x0                   	// #0
  4056f4:	mov	x3, x0
  4056f8:	ldr	x1, [sp, #64]
  4056fc:	ldr	x0, [sp, #72]
  405700:	bl	405c54 <ferror@plt+0x3c54>
  405704:	nop
  405708:	ldp	x29, x30, [sp], #112
  40570c:	ret
  405710:	sub	sp, sp, #0x30
  405714:	str	x0, [sp, #24]
  405718:	str	x1, [sp, #16]
  40571c:	strb	w2, [sp, #15]
  405720:	str	x3, [sp]
  405724:	ldrb	w0, [sp, #15]
  405728:	cmp	w0, #0x0
  40572c:	b.eq	405754 <ferror@plt+0x3754>  // b.none
  405730:	ldr	x0, [sp, #16]
  405734:	ldr	x0, [x0, #64]
  405738:	ldr	x1, [sp]
  40573c:	cmp	x1, x0
  405740:	b.ls	405784 <ferror@plt+0x3784>  // b.plast
  405744:	ldr	x0, [sp, #16]
  405748:	ldr	x1, [sp]
  40574c:	str	x1, [x0, #64]
  405750:	b	405784 <ferror@plt+0x3784>
  405754:	ldr	x0, [sp, #16]
  405758:	ldr	x0, [x0, #72]
  40575c:	ldr	x1, [sp]
  405760:	cmp	x1, x0
  405764:	b.cc	405778 <ferror@plt+0x3778>  // b.lo, b.ul, b.last
  405768:	ldr	x0, [sp, #16]
  40576c:	ldr	x0, [x0, #72]
  405770:	cmp	x0, #0x0
  405774:	b.ne	405784 <ferror@plt+0x3784>  // b.any
  405778:	ldr	x0, [sp, #16]
  40577c:	ldr	x1, [sp]
  405780:	str	x1, [x0, #72]
  405784:	ldr	x0, [sp, #16]
  405788:	ldr	x0, [x0, #64]
  40578c:	cmp	x0, #0x0
  405790:	b.eq	4057ac <ferror@plt+0x37ac>  // b.none
  405794:	ldr	x0, [sp, #16]
  405798:	ldr	x1, [x0, #72]
  40579c:	ldr	x0, [sp, #16]
  4057a0:	ldr	x0, [x0, #64]
  4057a4:	cmp	x1, x0
  4057a8:	b.hi	4057e4 <ferror@plt+0x37e4>  // b.pmore
  4057ac:	ldrb	w0, [sp, #15]
  4057b0:	cmp	w0, #0x0
  4057b4:	b.eq	4057d4 <ferror@plt+0x37d4>  // b.none
  4057b8:	ldr	x0, [sp]
  4057bc:	cmn	x0, #0x1
  4057c0:	b.eq	40586c <ferror@plt+0x386c>  // b.none
  4057c4:	ldr	x0, [sp]
  4057c8:	add	x0, x0, #0x1
  4057cc:	str	x0, [sp]
  4057d0:	b	40586c <ferror@plt+0x386c>
  4057d4:	ldr	x0, [sp]
  4057d8:	lsr	x0, x0, #1
  4057dc:	str	x0, [sp]
  4057e0:	b	40586c <ferror@plt+0x386c>
  4057e4:	ldr	x0, [sp, #16]
  4057e8:	ldr	x1, [x0, #72]
  4057ec:	ldr	x0, [sp, #16]
  4057f0:	ldr	x0, [x0, #64]
  4057f4:	sub	x0, x1, x0
  4057f8:	lsr	x0, x0, #1
  4057fc:	str	x0, [sp, #40]
  405800:	ldrb	w0, [sp, #15]
  405804:	cmp	w0, #0x0
  405808:	b.eq	40583c <ferror@plt+0x383c>  // b.none
  40580c:	ldr	x0, [sp, #40]
  405810:	cmp	x0, #0x0
  405814:	b.eq	40582c <ferror@plt+0x382c>  // b.none
  405818:	ldr	x1, [sp]
  40581c:	ldr	x0, [sp, #40]
  405820:	add	x0, x1, x0
  405824:	str	x0, [sp]
  405828:	b	405870 <ferror@plt+0x3870>
  40582c:	ldr	x0, [sp]
  405830:	add	x0, x0, #0x1
  405834:	str	x0, [sp]
  405838:	b	405870 <ferror@plt+0x3870>
  40583c:	ldr	x0, [sp, #40]
  405840:	cmp	x0, #0x0
  405844:	b.eq	40585c <ferror@plt+0x385c>  // b.none
  405848:	ldr	x1, [sp]
  40584c:	ldr	x0, [sp, #40]
  405850:	sub	x0, x1, x0
  405854:	str	x0, [sp]
  405858:	b	405870 <ferror@plt+0x3870>
  40585c:	ldr	x0, [sp]
  405860:	sub	x0, x0, #0x1
  405864:	str	x0, [sp]
  405868:	b	405870 <ferror@plt+0x3870>
  40586c:	nop
  405870:	ldr	x0, [sp, #24]
  405874:	ldr	x0, [x0, #56]
  405878:	cmp	x0, #0x0
  40587c:	b.eq	4058a8 <ferror@plt+0x38a8>  // b.none
  405880:	ldr	x0, [sp, #24]
  405884:	ldr	x0, [x0, #56]
  405888:	add	x0, x0, #0x1
  40588c:	ldr	x1, [sp]
  405890:	cmp	x1, x0
  405894:	b.hi	4058a8 <ferror@plt+0x38a8>  // b.pmore
  405898:	ldr	x0, [sp, #24]
  40589c:	ldr	x0, [x0, #56]
  4058a0:	add	x0, x0, #0x1
  4058a4:	str	x0, [sp]
  4058a8:	ldr	x0, [sp]
  4058ac:	cmp	x0, #0x0
  4058b0:	b.ne	4058bc <ferror@plt+0x38bc>  // b.any
  4058b4:	mov	x0, #0x1                   	// #1
  4058b8:	str	x0, [sp]
  4058bc:	ldr	x0, [sp]
  4058c0:	add	sp, sp, #0x30
  4058c4:	ret
  4058c8:	stp	x29, x30, [sp, #-80]!
  4058cc:	mov	x29, sp
  4058d0:	str	x0, [sp, #56]
  4058d4:	str	x1, [sp, #48]
  4058d8:	str	x2, [sp, #40]
  4058dc:	str	x3, [sp, #32]
  4058e0:	str	x4, [sp, #24]
  4058e4:	str	xzr, [sp, #72]
  4058e8:	str	xzr, [sp, #64]
  4058ec:	b	40592c <ferror@plt+0x392c>
  4058f0:	ldr	x0, [sp, #48]
  4058f4:	ldr	x1, [x0, #8]
  4058f8:	ldr	x0, [sp, #64]
  4058fc:	add	x2, x0, #0x1
  405900:	str	x2, [sp, #64]
  405904:	lsl	x0, x0, #3
  405908:	add	x1, x1, x0
  40590c:	ldr	x0, [sp, #72]
  405910:	add	x2, x0, #0x1
  405914:	str	x2, [sp, #72]
  405918:	lsl	x0, x0, #3
  40591c:	ldr	x2, [sp, #40]
  405920:	add	x0, x2, x0
  405924:	ldr	x1, [x1]
  405928:	str	x1, [x0]
  40592c:	ldr	x0, [sp, #56]
  405930:	ldr	x0, [x0, #56]
  405934:	ldr	x1, [sp, #64]
  405938:	cmp	x1, x0
  40593c:	b.cc	4058f0 <ferror@plt+0x38f0>  // b.lo, b.ul, b.last
  405940:	ldr	x1, [sp, #64]
  405944:	ldr	x0, [sp, #24]
  405948:	add	x0, x1, x0
  40594c:	str	x0, [sp, #64]
  405950:	b	405990 <ferror@plt+0x3990>
  405954:	ldr	x0, [sp, #48]
  405958:	ldr	x1, [x0, #8]
  40595c:	ldr	x0, [sp, #64]
  405960:	add	x2, x0, #0x1
  405964:	str	x2, [sp, #64]
  405968:	lsl	x0, x0, #3
  40596c:	add	x1, x1, x0
  405970:	ldr	x0, [sp, #72]
  405974:	add	x2, x0, #0x1
  405978:	str	x2, [sp, #72]
  40597c:	lsl	x0, x0, #3
  405980:	ldr	x2, [sp, #40]
  405984:	add	x0, x2, x0
  405988:	ldr	x1, [x1]
  40598c:	str	x1, [x0]
  405990:	ldr	x0, [sp, #48]
  405994:	ldr	x0, [x0]
  405998:	ldr	x1, [sp, #64]
  40599c:	cmp	x1, x0
  4059a0:	b.cs	4059b4 <ferror@plt+0x39b4>  // b.hs, b.nlast
  4059a4:	ldr	x1, [sp, #72]
  4059a8:	ldr	x0, [sp, #32]
  4059ac:	cmp	x1, x0
  4059b0:	b.cc	405954 <ferror@plt+0x3954>  // b.lo, b.ul, b.last
  4059b4:	ldr	x0, [sp, #56]
  4059b8:	ldr	x0, [x0, #56]
  4059bc:	ldr	x1, [sp, #72]
  4059c0:	cmp	x1, x0
  4059c4:	b.cs	4059e8 <ferror@plt+0x39e8>  // b.hs, b.nlast
  4059c8:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4059cc:	add	x3, x0, #0x110
  4059d0:	mov	w2, #0xf2                  	// #242
  4059d4:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4059d8:	add	x1, x0, #0xf28
  4059dc:	adrp	x0, 40e000 <ferror@plt+0xc000>
  4059e0:	add	x0, x0, #0xf38
  4059e4:	bl	401f90 <__assert_fail@plt>
  4059e8:	ldr	x0, [sp, #72]
  4059ec:	lsl	x0, x0, #3
  4059f0:	ldr	x1, [sp, #40]
  4059f4:	add	x0, x1, x0
  4059f8:	str	xzr, [x0]
  4059fc:	ldr	x0, [sp, #72]
  405a00:	ldp	x29, x30, [sp], #80
  405a04:	ret
  405a08:	stp	x29, x30, [sp, #-64]!
  405a0c:	mov	x29, sp
  405a10:	str	x0, [sp, #24]
  405a14:	str	x1, [sp, #16]
  405a18:	ldr	x1, [sp, #16]
  405a1c:	ldr	x0, [sp, #24]
  405a20:	bl	405460 <ferror@plt+0x3460>
  405a24:	ldr	x0, [sp, #16]
  405a28:	ldr	x0, [x0]
  405a2c:	cmp	x0, #0x0
  405a30:	b.ne	405a54 <ferror@plt+0x3a54>  // b.any
  405a34:	adrp	x0, 40f000 <ferror@plt+0xd000>
  405a38:	add	x3, x0, #0x120
  405a3c:	mov	w2, #0x105                 	// #261
  405a40:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405a44:	add	x1, x0, #0xf28
  405a48:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405a4c:	add	x0, x0, #0xf58
  405a50:	bl	401f90 <__assert_fail@plt>
  405a54:	ldr	x0, [sp, #16]
  405a58:	ldr	x1, [x0, #8]
  405a5c:	ldr	x0, [sp, #16]
  405a60:	ldr	x0, [x0]
  405a64:	lsl	x0, x0, #3
  405a68:	sub	x0, x0, #0x8
  405a6c:	add	x0, x1, x0
  405a70:	ldr	x0, [x0]
  405a74:	cmp	x0, #0x0
  405a78:	b.eq	405a9c <ferror@plt+0x3a9c>  // b.none
  405a7c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  405a80:	add	x3, x0, #0x120
  405a84:	mov	w2, #0x106                 	// #262
  405a88:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405a8c:	add	x1, x0, #0xf28
  405a90:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405a94:	add	x0, x0, #0xf70
  405a98:	bl	401f90 <__assert_fail@plt>
  405a9c:	ldr	x0, [sp, #16]
  405aa0:	ldr	x0, [x0]
  405aa4:	add	x0, x0, #0x1
  405aa8:	lsl	x0, x0, #3
  405aac:	bl	40ba14 <ferror@plt+0x9a14>
  405ab0:	str	x0, [sp, #40]
  405ab4:	str	xzr, [sp, #48]
  405ab8:	ldr	x0, [sp, #16]
  405abc:	ldr	x0, [x0]
  405ac0:	str	x0, [sp, #56]
  405ac4:	ldr	x4, [sp, #48]
  405ac8:	ldr	x3, [sp, #56]
  405acc:	ldr	x2, [sp, #40]
  405ad0:	ldr	x1, [sp, #16]
  405ad4:	ldr	x0, [sp, #24]
  405ad8:	bl	4058c8 <ferror@plt+0x38c8>
  405adc:	str	x0, [sp, #32]
  405ae0:	ldr	x0, [sp, #24]
  405ae4:	ldr	x4, [x0, #64]
  405ae8:	ldr	x0, [sp, #16]
  405aec:	ldr	x0, [x0, #48]
  405af0:	ldr	x1, [sp, #32]
  405af4:	ldr	x3, [sp, #40]
  405af8:	mov	w2, w1
  405afc:	mov	x1, x0
  405b00:	ldr	x0, [sp, #24]
  405b04:	blr	x4
  405b08:	cmp	w0, #0x0
  405b0c:	b.eq	405b48 <ferror@plt+0x3b48>  // b.none
  405b10:	ldr	x3, [sp, #56]
  405b14:	mov	w2, #0x1                   	// #1
  405b18:	ldr	x1, [sp, #16]
  405b1c:	ldr	x0, [sp, #24]
  405b20:	bl	405710 <ferror@plt+0x3710>
  405b24:	str	x0, [sp, #56]
  405b28:	ldr	x0, [sp, #24]
  405b2c:	ldr	x0, [x0, #56]
  405b30:	ldr	x1, [sp, #32]
  405b34:	sub	x0, x1, x0
  405b38:	ldr	x1, [sp, #48]
  405b3c:	add	x0, x1, x0
  405b40:	str	x0, [sp, #48]
  405b44:	b	405b94 <ferror@plt+0x3b94>
  405b48:	ldr	x0, [sp, #24]
  405b4c:	ldr	x0, [x0, #56]
  405b50:	add	x0, x0, #0x1
  405b54:	ldr	x1, [sp, #56]
  405b58:	cmp	x1, x0
  405b5c:	b.hi	405b7c <ferror@plt+0x3b7c>  // b.pmore
  405b60:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405b64:	add	x0, x0, #0xfa0
  405b68:	bl	401fd0 <gettext@plt>
  405b6c:	mov	x2, x0
  405b70:	mov	w1, #0x0                   	// #0
  405b74:	mov	w0, #0x1                   	// #1
  405b78:	bl	401b60 <error@plt>
  405b7c:	ldr	x3, [sp, #56]
  405b80:	mov	w2, #0x0                   	// #0
  405b84:	ldr	x1, [sp, #16]
  405b88:	ldr	x0, [sp, #24]
  405b8c:	bl	405710 <ferror@plt+0x3710>
  405b90:	str	x0, [sp, #56]
  405b94:	ldr	x0, [sp, #48]
  405b98:	add	x1, x0, #0x1
  405b9c:	ldr	x0, [sp, #16]
  405ba0:	ldr	x2, [x0]
  405ba4:	ldr	x0, [sp, #24]
  405ba8:	ldr	x0, [x0, #56]
  405bac:	sub	x0, x2, x0
  405bb0:	cmp	x1, x0
  405bb4:	b.cc	405ac4 <ferror@plt+0x3ac4>  // b.lo, b.ul, b.last
  405bb8:	ldr	x0, [sp, #40]
  405bbc:	bl	401e60 <free@plt>
  405bc0:	ldr	x1, [sp, #16]
  405bc4:	ldr	x0, [sp, #24]
  405bc8:	bl	4062e4 <ferror@plt+0x42e4>
  405bcc:	nop
  405bd0:	ldp	x29, x30, [sp], #64
  405bd4:	ret
  405bd8:	sub	sp, sp, #0x20
  405bdc:	str	w0, [sp, #28]
  405be0:	str	x1, [sp, #16]
  405be4:	str	x2, [sp, #8]
  405be8:	ldr	w0, [sp, #28]
  405bec:	cmp	w0, #0x0
  405bf0:	b.ne	405c30 <ferror@plt+0x3c30>  // b.any
  405bf4:	ldr	x0, [sp, #16]
  405bf8:	ldr	x0, [x0, #80]
  405bfc:	cmp	x0, #0x0
  405c00:	b.eq	405c30 <ferror@plt+0x3c30>  // b.none
  405c04:	ldr	x0, [sp, #8]
  405c08:	ldr	x1, [x0]
  405c0c:	ldr	x0, [sp, #16]
  405c10:	ldr	x0, [x0, #56]
  405c14:	sub	x1, x1, x0
  405c18:	ldr	x0, [sp, #16]
  405c1c:	ldr	x0, [x0, #80]
  405c20:	cmp	x1, x0
  405c24:	b.ne	405c30 <ferror@plt+0x3c30>  // b.any
  405c28:	mov	w0, #0x1                   	// #1
  405c2c:	b	405c4c <ferror@plt+0x3c4c>
  405c30:	ldr	x0, [sp, #8]
  405c34:	ldr	x1, [x0]
  405c38:	ldr	x0, [sp, #16]
  405c3c:	ldr	x0, [x0, #32]
  405c40:	cmp	x1, x0
  405c44:	cset	w0, eq  // eq = none
  405c48:	and	w0, w0, #0xff
  405c4c:	add	sp, sp, #0x20
  405c50:	ret
  405c54:	stp	x29, x30, [sp, #-96]!
  405c58:	mov	x29, sp
  405c5c:	str	x0, [sp, #72]
  405c60:	str	x1, [sp, #64]
  405c64:	str	x2, [sp, #56]
  405c68:	str	x3, [sp, #48]
  405c6c:	str	x4, [sp, #40]
  405c70:	str	x5, [sp, #32]
  405c74:	str	w6, [sp, #28]
  405c78:	adrp	x0, 422000 <ferror@plt+0x20000>
  405c7c:	add	x0, x0, #0x2a8
  405c80:	ldr	x0, [x0]
  405c84:	ldr	x1, [sp, #56]
  405c88:	cmp	x1, x0
  405c8c:	cset	w0, eq  // eq = none
  405c90:	and	w0, w0, #0xff
  405c94:	str	w0, [sp, #92]
  405c98:	ldr	x0, [sp, #56]
  405c9c:	cmp	x0, #0x0
  405ca0:	b.ne	405cc4 <ferror@plt+0x3cc4>  // b.any
  405ca4:	adrp	x0, 40f000 <ferror@plt+0xd000>
  405ca8:	add	x3, x0, #0x130
  405cac:	mov	w2, #0x155                 	// #341
  405cb0:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405cb4:	add	x1, x0, #0xf28
  405cb8:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405cbc:	add	x0, x0, #0xfd8
  405cc0:	bl	401f90 <__assert_fail@plt>
  405cc4:	ldr	w0, [sp, #92]
  405cc8:	cmp	w0, #0x0
  405ccc:	b.ne	405dc4 <ferror@plt+0x3dc4>  // b.any
  405cd0:	ldr	x0, [sp, #64]
  405cd4:	ldr	x1, [x0, #32]
  405cd8:	ldr	x0, [sp, #48]
  405cdc:	add	x1, x1, x0
  405ce0:	ldr	x0, [sp, #32]
  405ce4:	add	x1, x1, x0
  405ce8:	ldr	x0, [sp, #72]
  405cec:	ldr	x0, [x0, #24]
  405cf0:	cmp	x1, x0
  405cf4:	b.ls	405da0 <ferror@plt+0x3da0>  // b.plast
  405cf8:	ldr	w0, [sp, #28]
  405cfc:	cmp	w0, #0x0
  405d00:	b.ne	405d1c <ferror@plt+0x3d1c>  // b.any
  405d04:	ldr	x0, [sp, #64]
  405d08:	ldr	x1, [x0]
  405d0c:	ldr	x0, [sp, #72]
  405d10:	ldr	x0, [x0, #56]
  405d14:	cmp	x1, x0
  405d18:	b.ne	405d38 <ferror@plt+0x3d38>  // b.any
  405d1c:	adrp	x0, 40e000 <ferror@plt+0xc000>
  405d20:	add	x0, x0, #0xfe8
  405d24:	bl	401fd0 <gettext@plt>
  405d28:	mov	x2, x0
  405d2c:	mov	w1, #0x0                   	// #0
  405d30:	mov	w0, #0x1                   	// #1
  405d34:	bl	401b60 <error@plt>
  405d38:	ldr	x0, [sp, #72]
  405d3c:	ldr	x0, [x0, #48]
  405d40:	cmp	x0, #0x0
  405d44:	b.ne	405d78 <ferror@plt+0x3d78>  // b.any
  405d48:	ldr	x0, [sp, #72]
  405d4c:	ldr	w0, [x0]
  405d50:	cmp	w0, #0x0
  405d54:	b.eq	405d94 <ferror@plt+0x3d94>  // b.none
  405d58:	ldr	x0, [sp, #72]
  405d5c:	ldr	x0, [x0, #72]
  405d60:	cmp	x0, #0x0
  405d64:	b.ne	405d78 <ferror@plt+0x3d78>  // b.any
  405d68:	ldr	x0, [sp, #72]
  405d6c:	ldr	x0, [x0, #80]
  405d70:	cmp	x0, #0x0
  405d74:	b.eq	405d94 <ferror@plt+0x3d94>  // b.none
  405d78:	adrp	x0, 40f000 <ferror@plt+0xd000>
  405d7c:	add	x0, x0, #0x28
  405d80:	bl	401fd0 <gettext@plt>
  405d84:	mov	x2, x0
  405d88:	mov	w1, #0x0                   	// #0
  405d8c:	mov	w0, #0x1                   	// #1
  405d90:	bl	401b60 <error@plt>
  405d94:	ldr	x1, [sp, #64]
  405d98:	ldr	x0, [sp, #72]
  405d9c:	bl	405a08 <ferror@plt+0x3a08>
  405da0:	ldr	x2, [sp, #64]
  405da4:	ldr	x1, [sp, #72]
  405da8:	ldr	w0, [sp, #28]
  405dac:	bl	405bd8 <ferror@plt+0x3bd8>
  405db0:	cmp	w0, #0x0
  405db4:	b.eq	405dc4 <ferror@plt+0x3dc4>  // b.none
  405db8:	ldr	x1, [sp, #64]
  405dbc:	ldr	x0, [sp, #72]
  405dc0:	bl	405a08 <ferror@plt+0x3a08>
  405dc4:	ldr	w0, [sp, #28]
  405dc8:	cmp	w0, #0x0
  405dcc:	b.ne	405ddc <ferror@plt+0x3ddc>  // b.any
  405dd0:	ldr	x0, [sp, #64]
  405dd4:	mov	w1, #0x1                   	// #1
  405dd8:	str	w1, [x0, #56]
  405ddc:	ldr	x0, [sp, #64]
  405de0:	ldr	x1, [x0]
  405de4:	ldr	x0, [sp, #64]
  405de8:	ldr	x0, [x0, #16]
  405dec:	cmp	x1, x0
  405df0:	b.cc	405e70 <ferror@plt+0x3e70>  // b.lo, b.ul, b.last
  405df4:	ldr	x0, [sp, #64]
  405df8:	ldr	x0, [x0, #8]
  405dfc:	cmp	x0, #0x0
  405e00:	b.ne	405e30 <ferror@plt+0x3e30>  // b.any
  405e04:	ldr	x0, [sp, #64]
  405e08:	mov	x1, #0x40                  	// #64
  405e0c:	str	x1, [x0, #16]
  405e10:	ldr	x0, [sp, #64]
  405e14:	ldr	x0, [x0, #16]
  405e18:	lsl	x0, x0, #3
  405e1c:	bl	40ba14 <ferror@plt+0x9a14>
  405e20:	mov	x1, x0
  405e24:	ldr	x0, [sp, #64]
  405e28:	str	x1, [x0, #8]
  405e2c:	b	405e70 <ferror@plt+0x3e70>
  405e30:	ldr	x0, [sp, #64]
  405e34:	ldr	x0, [x0, #16]
  405e38:	lsl	x1, x0, #1
  405e3c:	ldr	x0, [sp, #64]
  405e40:	str	x1, [x0, #16]
  405e44:	ldr	x0, [sp, #64]
  405e48:	ldr	x2, [x0, #8]
  405e4c:	ldr	x0, [sp, #64]
  405e50:	ldr	x0, [x0, #16]
  405e54:	lsl	x0, x0, #3
  405e58:	mov	x1, x0
  405e5c:	mov	x0, x2
  405e60:	bl	40ba54 <ferror@plt+0x9a54>
  405e64:	mov	x1, x0
  405e68:	ldr	x0, [sp, #64]
  405e6c:	str	x1, [x0, #8]
  405e70:	ldr	w0, [sp, #92]
  405e74:	cmp	w0, #0x0
  405e78:	b.eq	405ea8 <ferror@plt+0x3ea8>  // b.none
  405e7c:	ldr	x0, [sp, #64]
  405e80:	ldr	x1, [x0, #8]
  405e84:	ldr	x0, [sp, #64]
  405e88:	ldr	x0, [x0]
  405e8c:	add	x3, x0, #0x1
  405e90:	ldr	x2, [sp, #64]
  405e94:	str	x3, [x2]
  405e98:	lsl	x0, x0, #3
  405e9c:	add	x0, x1, x0
  405ea0:	str	xzr, [x0]
  405ea4:	b	405f7c <ferror@plt+0x3f7c>
  405ea8:	ldr	x0, [sp, #64]
  405eac:	ldr	x2, [x0, #24]
  405eb0:	ldr	x0, [sp, #64]
  405eb4:	ldr	x1, [x0, #32]
  405eb8:	ldr	x0, [sp, #64]
  405ebc:	ldr	x3, [x0, #8]
  405ec0:	ldr	x0, [sp, #64]
  405ec4:	ldr	x0, [x0]
  405ec8:	add	x5, x0, #0x1
  405ecc:	ldr	x4, [sp, #64]
  405ed0:	str	x5, [x4]
  405ed4:	lsl	x0, x0, #3
  405ed8:	add	x0, x3, x0
  405edc:	add	x1, x2, x1
  405ee0:	str	x1, [x0]
  405ee4:	ldr	x0, [sp, #40]
  405ee8:	cmp	x0, #0x0
  405eec:	b.eq	405f24 <ferror@plt+0x3f24>  // b.none
  405ef0:	ldr	x0, [sp, #64]
  405ef4:	ldr	x1, [x0, #24]
  405ef8:	ldr	x0, [sp, #64]
  405efc:	ldr	x0, [x0, #32]
  405f00:	add	x0, x1, x0
  405f04:	ldr	x1, [sp, #40]
  405f08:	bl	401ec0 <strcpy@plt>
  405f0c:	ldr	x0, [sp, #64]
  405f10:	ldr	x1, [x0, #32]
  405f14:	ldr	x0, [sp, #32]
  405f18:	add	x1, x1, x0
  405f1c:	ldr	x0, [sp, #64]
  405f20:	str	x1, [x0, #32]
  405f24:	ldr	x0, [sp, #64]
  405f28:	ldr	x1, [x0, #24]
  405f2c:	ldr	x0, [sp, #64]
  405f30:	ldr	x0, [x0, #32]
  405f34:	add	x0, x1, x0
  405f38:	ldr	x1, [sp, #56]
  405f3c:	bl	401ec0 <strcpy@plt>
  405f40:	ldr	x0, [sp, #64]
  405f44:	ldr	x1, [x0, #32]
  405f48:	ldr	x0, [sp, #48]
  405f4c:	add	x1, x1, x0
  405f50:	ldr	x0, [sp, #64]
  405f54:	str	x1, [x0, #32]
  405f58:	ldr	x2, [sp, #64]
  405f5c:	ldr	x1, [sp, #72]
  405f60:	ldr	w0, [sp, #28]
  405f64:	bl	405bd8 <ferror@plt+0x3bd8>
  405f68:	cmp	w0, #0x0
  405f6c:	b.eq	405f7c <ferror@plt+0x3f7c>  // b.none
  405f70:	ldr	x1, [sp, #64]
  405f74:	ldr	x0, [sp, #72]
  405f78:	bl	405a08 <ferror@plt+0x3a08>
  405f7c:	ldr	w0, [sp, #28]
  405f80:	cmp	w0, #0x0
  405f84:	b.eq	405f98 <ferror@plt+0x3f98>  // b.none
  405f88:	ldr	x0, [sp, #64]
  405f8c:	ldr	x1, [x0, #32]
  405f90:	ldr	x0, [sp, #64]
  405f94:	str	x1, [x0, #40]
  405f98:	nop
  405f9c:	ldp	x29, x30, [sp], #96
  405fa0:	ret
  405fa4:	stp	x29, x30, [sp, #-32]!
  405fa8:	mov	x29, sp
  405fac:	mov	w0, #0x0                   	// #0
  405fb0:	bl	401f30 <sysconf@plt>
  405fb4:	str	x0, [sp, #24]
  405fb8:	ldr	x0, [sp, #24]
  405fbc:	cmp	x0, #0x0
  405fc0:	b.le	405fcc <ferror@plt+0x3fcc>
  405fc4:	ldr	x0, [sp, #24]
  405fc8:	b	405fd0 <ferror@plt+0x3fd0>
  405fcc:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405fd0:	ldp	x29, x30, [sp], #32
  405fd4:	ret
  405fd8:	sub	sp, sp, #0x20
  405fdc:	str	x0, [sp, #24]
  405fe0:	str	x1, [sp, #16]
  405fe4:	str	w2, [sp, #12]
  405fe8:	str	x3, [sp]
  405fec:	mov	w0, #0x0                   	// #0
  405ff0:	add	sp, sp, #0x20
  405ff4:	ret
  405ff8:	stp	x29, x30, [sp, #-32]!
  405ffc:	mov	x29, sp
  406000:	str	xzr, [sp, #24]
  406004:	adrp	x0, 422000 <ferror@plt+0x20000>
  406008:	add	x0, x0, #0x348
  40600c:	ldr	x0, [x0]
  406010:	str	x0, [sp, #16]
  406014:	b	40603c <ferror@plt+0x403c>
  406018:	ldr	x0, [sp, #16]
  40601c:	add	x1, x0, #0x8
  406020:	str	x1, [sp, #16]
  406024:	ldr	x0, [x0]
  406028:	bl	401b30 <strlen@plt>
  40602c:	add	x0, x0, #0x1
  406030:	ldr	x1, [sp, #24]
  406034:	add	x0, x1, x0
  406038:	str	x0, [sp, #24]
  40603c:	ldr	x0, [sp, #16]
  406040:	ldr	x0, [x0]
  406044:	cmp	x0, #0x0
  406048:	b.ne	406018 <ferror@plt+0x4018>  // b.any
  40604c:	ldr	x0, [sp, #24]
  406050:	ldp	x29, x30, [sp], #32
  406054:	ret
  406058:	stp	x29, x30, [sp, #-48]!
  40605c:	mov	x29, sp
  406060:	str	x0, [sp, #24]
  406064:	str	x1, [sp, #16]
  406068:	bl	405ff8 <ferror@plt+0x3ff8>
  40606c:	str	x0, [sp, #40]
  406070:	ldr	x0, [sp, #24]
  406074:	mov	x1, #0x1000                	// #4096
  406078:	str	x1, [x0, #16]
  40607c:	bl	405fa4 <ferror@plt+0x3fa4>
  406080:	mov	x1, x0
  406084:	ldr	x0, [sp, #24]
  406088:	str	x1, [x0, #8]
  40608c:	ldr	x0, [sp, #24]
  406090:	str	wzr, [x0]
  406094:	ldr	x0, [sp, #24]
  406098:	ldr	x0, [x0, #8]
  40609c:	ldr	x1, [sp, #40]
  4060a0:	cmp	x1, x0
  4060a4:	b.ls	4060b0 <ferror@plt+0x40b0>  // b.plast
  4060a8:	mov	w0, #0x1                   	// #1
  4060ac:	b	406198 <ferror@plt+0x4198>
  4060b0:	ldr	x1, [sp, #16]
  4060b4:	ldr	x0, [sp, #40]
  4060b8:	add	x1, x1, x0
  4060bc:	ldr	x0, [sp, #24]
  4060c0:	ldr	x0, [x0, #8]
  4060c4:	cmp	x1, x0
  4060c8:	b.cc	4060d4 <ferror@plt+0x40d4>  // b.lo, b.ul, b.last
  4060cc:	mov	w0, #0x2                   	// #2
  4060d0:	b	406198 <ferror@plt+0x4198>
  4060d4:	ldr	x0, [sp, #24]
  4060d8:	ldr	x1, [x0, #8]
  4060dc:	ldr	x0, [sp, #40]
  4060e0:	sub	x1, x1, x0
  4060e4:	ldr	x0, [sp, #24]
  4060e8:	str	x1, [x0, #8]
  4060ec:	ldr	x0, [sp, #24]
  4060f0:	ldr	x1, [x0, #8]
  4060f4:	ldr	x0, [sp, #16]
  4060f8:	sub	x1, x1, x0
  4060fc:	ldr	x0, [sp, #24]
  406100:	str	x1, [x0, #8]
  406104:	ldr	x0, [sp, #24]
  406108:	ldr	x0, [x0, #8]
  40610c:	lsr	x0, x0, #3
  406110:	sub	x1, x0, #0x2
  406114:	ldr	x0, [sp, #24]
  406118:	str	x1, [x0, #32]
  40611c:	ldr	x0, [sp, #24]
  406120:	ldr	x0, [x0, #32]
  406124:	cmp	x0, #0x0
  406128:	b.ne	40614c <ferror@plt+0x414c>  // b.any
  40612c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406130:	add	x3, x0, #0x140
  406134:	mov	w2, #0x206                 	// #518
  406138:	adrp	x0, 40e000 <ferror@plt+0xc000>
  40613c:	add	x1, x0, #0xf28
  406140:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406144:	add	x0, x0, #0x40
  406148:	bl	401f90 <__assert_fail@plt>
  40614c:	ldr	x0, [sp, #24]
  406150:	str	xzr, [x0, #40]
  406154:	ldr	x0, [sp, #24]
  406158:	str	xzr, [x0, #48]
  40615c:	ldr	x0, [sp, #24]
  406160:	str	xzr, [x0, #56]
  406164:	ldr	x0, [sp, #24]
  406168:	adrp	x1, 405000 <ferror@plt+0x3000>
  40616c:	add	x1, x1, #0xfd8
  406170:	str	x1, [x0, #64]
  406174:	ldr	x0, [sp, #24]
  406178:	str	xzr, [x0, #72]
  40617c:	ldr	x0, [sp, #24]
  406180:	str	xzr, [x0, #80]
  406184:	ldr	x0, [sp, #24]
  406188:	ldr	x1, [x0, #8]
  40618c:	ldr	x0, [sp, #24]
  406190:	str	x1, [x0, #24]
  406194:	mov	w0, #0x0                   	// #0
  406198:	ldp	x29, x30, [sp], #48
  40619c:	ret
  4061a0:	sub	sp, sp, #0x10
  4061a4:	str	x0, [sp, #8]
  4061a8:	ldr	x0, [sp, #8]
  4061ac:	ldr	x1, [x0, #8]
  4061b0:	mov	x0, #0x1ffff               	// #131071
  4061b4:	cmp	x1, x0
  4061b8:	b.hi	4061d0 <ferror@plt+0x41d0>  // b.pmore
  4061bc:	ldr	x0, [sp, #8]
  4061c0:	ldr	x1, [x0, #8]
  4061c4:	ldr	x0, [sp, #8]
  4061c8:	str	x1, [x0, #24]
  4061cc:	b	406200 <ferror@plt+0x4200>
  4061d0:	ldr	x0, [sp, #8]
  4061d4:	ldr	x0, [x0, #16]
  4061d8:	cmp	x0, #0x20, lsl #12
  4061dc:	b.ls	4061f4 <ferror@plt+0x41f4>  // b.plast
  4061e0:	ldr	x0, [sp, #8]
  4061e4:	ldr	x1, [x0, #16]
  4061e8:	ldr	x0, [sp, #8]
  4061ec:	str	x1, [x0, #24]
  4061f0:	b	406200 <ferror@plt+0x4200>
  4061f4:	ldr	x0, [sp, #8]
  4061f8:	mov	x1, #0x20000               	// #131072
  4061fc:	str	x1, [x0, #24]
  406200:	nop
  406204:	add	sp, sp, #0x10
  406208:	ret
  40620c:	stp	x29, x30, [sp, #-48]!
  406210:	mov	x29, sp
  406214:	str	x0, [sp, #40]
  406218:	str	x1, [sp, #32]
  40621c:	str	x2, [sp, #24]
  406220:	ldr	x0, [sp, #32]
  406224:	str	xzr, [x0]
  406228:	ldr	x0, [sp, #32]
  40622c:	str	xzr, [x0, #32]
  406230:	ldr	x0, [sp, #32]
  406234:	str	xzr, [x0, #8]
  406238:	ldr	x0, [sp, #32]
  40623c:	str	xzr, [x0, #16]
  406240:	ldr	x0, [sp, #32]
  406244:	str	xzr, [x0, #64]
  406248:	ldr	x0, [sp, #32]
  40624c:	str	xzr, [x0, #72]
  406250:	ldr	x0, [sp, #40]
  406254:	ldr	x1, [x0, #24]
  406258:	mov	x0, #0x7ffffffffffff800    	// #9223372036854773760
  40625c:	cmp	x1, x0
  406260:	b.cc	406284 <ferror@plt+0x4284>  // b.lo, b.ul, b.last
  406264:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406268:	add	x3, x0, #0x158
  40626c:	mov	w2, #0x23c                 	// #572
  406270:	adrp	x0, 40e000 <ferror@plt+0xc000>
  406274:	add	x1, x0, #0xf28
  406278:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40627c:	add	x0, x0, #0x58
  406280:	bl	401f90 <__assert_fail@plt>
  406284:	ldr	x0, [sp, #40]
  406288:	ldr	x0, [x0, #24]
  40628c:	add	x0, x0, #0x1
  406290:	bl	40ba14 <ferror@plt+0x9a14>
  406294:	mov	x1, x0
  406298:	ldr	x0, [sp, #32]
  40629c:	str	x1, [x0, #24]
  4062a0:	ldr	x0, [sp, #32]
  4062a4:	str	xzr, [x0, #40]
  4062a8:	ldr	x0, [sp, #32]
  4062ac:	ldr	x1, [x0, #40]
  4062b0:	ldr	x0, [sp, #32]
  4062b4:	str	x1, [x0, #32]
  4062b8:	ldr	x0, [sp, #32]
  4062bc:	str	wzr, [x0, #56]
  4062c0:	ldr	x0, [sp, #32]
  4062c4:	mov	w1, #0xffffffff            	// #-1
  4062c8:	str	w1, [x0, #60]
  4062cc:	ldr	x0, [sp, #32]
  4062d0:	ldr	x1, [sp, #24]
  4062d4:	str	x1, [x0, #48]
  4062d8:	nop
  4062dc:	ldp	x29, x30, [sp], #48
  4062e0:	ret
  4062e4:	sub	sp, sp, #0x10
  4062e8:	str	x0, [sp, #8]
  4062ec:	str	x1, [sp]
  4062f0:	ldr	x0, [sp, #8]
  4062f4:	ldr	x1, [x0, #56]
  4062f8:	ldr	x0, [sp]
  4062fc:	str	x1, [x0]
  406300:	ldr	x0, [sp]
  406304:	ldr	x1, [x0, #40]
  406308:	ldr	x0, [sp]
  40630c:	str	x1, [x0, #32]
  406310:	ldr	x0, [sp]
  406314:	str	wzr, [x0, #56]
  406318:	ldr	x0, [sp]
  40631c:	mov	w1, #0xffffffff            	// #-1
  406320:	str	w1, [x0, #60]
  406324:	nop
  406328:	add	sp, sp, #0x10
  40632c:	ret
  406330:	stp	x29, x30, [sp, #-80]!
  406334:	mov	x29, sp
  406338:	str	x19, [sp, #16]
  40633c:	str	x0, [sp, #40]
  406340:	str	x1, [sp, #32]
  406344:	ldr	x0, [sp, #40]
  406348:	bl	401fb0 <getenv@plt>
  40634c:	str	x0, [sp, #72]
  406350:	ldr	x0, [sp, #72]
  406354:	cmp	x0, #0x0
  406358:	b.eq	4063c4 <ferror@plt+0x43c4>  // b.none
  40635c:	add	x1, sp, #0x38
  406360:	add	x0, sp, #0x40
  406364:	mov	x4, #0x0                   	// #0
  406368:	mov	x3, x1
  40636c:	mov	w2, #0xa                   	// #10
  406370:	mov	x1, x0
  406374:	ldr	x0, [sp, #72]
  406378:	bl	40bcfc <ferror@plt+0x9cfc>
  40637c:	cmp	w0, #0x0
  406380:	b.ne	40639c <ferror@plt+0x439c>  // b.any
  406384:	ldr	x0, [sp, #56]
  406388:	ldr	x1, [sp, #32]
  40638c:	cmp	x1, x0
  406390:	b.ls	4063c4 <ferror@plt+0x43c4>  // b.plast
  406394:	mov	w0, #0x1                   	// #1
  406398:	b	4063c8 <ferror@plt+0x43c8>
  40639c:	bl	401fa0 <__errno_location@plt>
  4063a0:	ldr	w19, [x0]
  4063a4:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4063a8:	add	x0, x0, #0x80
  4063ac:	bl	401fd0 <gettext@plt>
  4063b0:	ldr	x3, [sp, #40]
  4063b4:	mov	x2, x0
  4063b8:	mov	w1, w19
  4063bc:	mov	w0, #0x1                   	// #1
  4063c0:	bl	401b60 <error@plt>
  4063c4:	mov	w0, #0x0                   	// #0
  4063c8:	ldr	x19, [sp, #16]
  4063cc:	ldp	x29, x30, [sp], #80
  4063d0:	ret
  4063d4:	stp	x29, x30, [sp, #-48]!
  4063d8:	mov	x29, sp
  4063dc:	str	x0, [sp, #24]
  4063e0:	str	xzr, [sp, #32]
  4063e4:	ldr	x0, [sp, #32]
  4063e8:	str	x0, [sp, #40]
  4063ec:	b	406424 <ferror@plt+0x4424>
  4063f0:	ldr	x0, [sp, #32]
  4063f4:	add	x0, x0, #0x1
  4063f8:	str	x0, [sp, #32]
  4063fc:	ldr	x0, [sp, #24]
  406400:	ldr	x0, [x0]
  406404:	bl	401b30 <strlen@plt>
  406408:	mov	x1, x0
  40640c:	ldr	x0, [sp, #40]
  406410:	add	x0, x0, x1
  406414:	str	x0, [sp, #40]
  406418:	ldr	x0, [sp, #24]
  40641c:	add	x0, x0, #0x8
  406420:	str	x0, [sp, #24]
  406424:	ldr	x0, [sp, #24]
  406428:	ldr	x0, [x0]
  40642c:	cmp	x0, #0x0
  406430:	b.ne	4063f0 <ferror@plt+0x43f0>  // b.any
  406434:	ldr	x1, [sp, #32]
  406438:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40643c:	add	x0, x0, #0xc0
  406440:	bl	406330 <ferror@plt+0x4330>
  406444:	cmp	w0, #0x0
  406448:	b.ne	406464 <ferror@plt+0x4464>  // b.any
  40644c:	ldr	x1, [sp, #40]
  406450:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406454:	add	x0, x0, #0xe8
  406458:	bl	406330 <ferror@plt+0x4330>
  40645c:	cmp	w0, #0x0
  406460:	b.eq	40646c <ferror@plt+0x446c>  // b.none
  406464:	mov	w0, #0x1                   	// #1
  406468:	b	406470 <ferror@plt+0x4470>
  40646c:	mov	w0, #0x0                   	// #0
  406470:	and	w0, w0, #0x1
  406474:	and	w0, w0, #0xff
  406478:	ldp	x29, x30, [sp], #48
  40647c:	ret
  406480:	stp	x29, x30, [sp, #-80]!
  406484:	mov	x29, sp
  406488:	str	x19, [sp, #16]
  40648c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406490:	add	x0, x0, #0x168
  406494:	str	x0, [sp, #64]
  406498:	mov	w0, #0xffffffff            	// #-1
  40649c:	str	w0, [sp, #76]
  4064a0:	ldr	x0, [sp, #64]
  4064a4:	bl	407570 <ferror@plt+0x5570>
  4064a8:	str	x0, [sp, #56]
  4064ac:	ldr	x0, [sp, #56]
  4064b0:	cmp	x0, #0x0
  4064b4:	b.eq	4065bc <ferror@plt+0x45bc>  // b.none
  4064b8:	str	wzr, [sp, #72]
  4064bc:	bl	401fa0 <__errno_location@plt>
  4064c0:	str	wzr, [x0]
  4064c4:	ldr	x0, [sp, #56]
  4064c8:	bl	401d20 <readdir@plt>
  4064cc:	str	x0, [sp, #48]
  4064d0:	ldr	x0, [sp, #48]
  4064d4:	cmp	x0, #0x0
  4064d8:	b.ne	406524 <ferror@plt+0x4524>  // b.any
  4064dc:	bl	401fa0 <__errno_location@plt>
  4064e0:	ldr	w0, [x0]
  4064e4:	cmp	w0, #0x0
  4064e8:	b.eq	40659c <ferror@plt+0x459c>  // b.none
  4064ec:	bl	401fa0 <__errno_location@plt>
  4064f0:	ldr	w19, [x0]
  4064f4:	ldr	x2, [sp, #64]
  4064f8:	mov	w1, #0x8                   	// #8
  4064fc:	mov	w0, #0x0                   	// #0
  406500:	bl	40aa48 <ferror@plt+0x8a48>
  406504:	mov	x3, x0
  406508:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40650c:	add	x2, x0, #0x178
  406510:	mov	w1, w19
  406514:	mov	w0, #0x0                   	// #0
  406518:	bl	401b60 <error@plt>
  40651c:	str	wzr, [sp, #72]
  406520:	b	40659c <ferror@plt+0x459c>
  406524:	ldr	x0, [sp, #48]
  406528:	ldrb	w0, [x0, #19]
  40652c:	cmp	w0, #0x2e
  406530:	b.ne	406564 <ferror@plt+0x4564>  // b.any
  406534:	ldr	x0, [sp, #48]
  406538:	ldrb	w0, [x0, #20]
  40653c:	cmp	w0, #0x0
  406540:	b.eq	4064bc <ferror@plt+0x44bc>  // b.none
  406544:	ldr	x0, [sp, #48]
  406548:	ldrb	w0, [x0, #20]
  40654c:	cmp	w0, #0x2e
  406550:	b.ne	406564 <ferror@plt+0x4564>  // b.any
  406554:	ldr	x0, [sp, #48]
  406558:	ldrb	w0, [x0, #21]
  40655c:	cmp	w0, #0x0
  406560:	b.eq	4064bc <ferror@plt+0x44bc>  // b.none
  406564:	ldr	x0, [sp, #48]
  406568:	add	x0, x0, #0x13
  40656c:	mov	w1, #0x0                   	// #0
  406570:	bl	406e08 <ferror@plt+0x4e08>
  406574:	str	w0, [sp, #44]
  406578:	ldr	w1, [sp, #44]
  40657c:	ldr	w0, [sp, #76]
  406580:	cmp	w1, w0
  406584:	b.le	406590 <ferror@plt+0x4590>
  406588:	ldr	w0, [sp, #44]
  40658c:	str	w0, [sp, #76]
  406590:	mov	w0, #0x1                   	// #1
  406594:	str	w0, [sp, #72]
  406598:	b	4064bc <ferror@plt+0x44bc>
  40659c:	nop
  4065a0:	ldr	x0, [sp, #56]
  4065a4:	bl	401d50 <closedir@plt>
  4065a8:	ldr	w0, [sp, #72]
  4065ac:	cmp	w0, #0x0
  4065b0:	b.eq	4065bc <ferror@plt+0x45bc>  // b.none
  4065b4:	ldr	w0, [sp, #76]
  4065b8:	b	4065c0 <ferror@plt+0x45c0>
  4065bc:	mov	w0, #0xffffffff            	// #-1
  4065c0:	ldr	x19, [sp, #16]
  4065c4:	ldp	x29, x30, [sp], #80
  4065c8:	ret
  4065cc:	stp	x29, x30, [sp, #-48]!
  4065d0:	mov	x29, sp
  4065d4:	bl	406480 <ferror@plt+0x4480>
  4065d8:	sxtw	x0, w0
  4065dc:	str	x0, [sp, #40]
  4065e0:	ldr	x0, [sp, #40]
  4065e4:	cmp	x0, #0x0
  4065e8:	b.lt	4065f4 <ferror@plt+0x45f4>  // b.tstop
  4065ec:	ldr	x0, [sp, #40]
  4065f0:	b	40664c <ferror@plt+0x464c>
  4065f4:	mov	w0, #0x4                   	// #4
  4065f8:	bl	401f30 <sysconf@plt>
  4065fc:	str	x0, [sp, #40]
  406600:	ldr	x0, [sp, #40]
  406604:	cmn	x0, #0x1
  406608:	b.ne	406614 <ferror@plt+0x4614>  // b.any
  40660c:	mov	x0, #0x14                  	// #20
  406610:	str	x0, [sp, #40]
  406614:	add	x0, sp, #0x18
  406618:	mov	x1, x0
  40661c:	mov	w0, #0x7                   	// #7
  406620:	bl	401ee0 <getrlimit@plt>
  406624:	cmp	w0, #0x0
  406628:	b.ne	406648 <ferror@plt+0x4648>  // b.any
  40662c:	ldr	x0, [sp, #24]
  406630:	cmn	x0, #0x1
  406634:	b.ne	406640 <ferror@plt+0x4640>  // b.any
  406638:	ldr	x0, [sp, #40]
  40663c:	b	40664c <ferror@plt+0x464c>
  406640:	ldr	x0, [sp, #24]
  406644:	b	40664c <ferror@plt+0x464c>
  406648:	ldr	x0, [sp, #40]
  40664c:	ldp	x29, x30, [sp], #48
  406650:	ret
  406654:	sub	sp, sp, #0x240
  406658:	stp	x29, x30, [sp]
  40665c:	mov	x29, sp
  406660:	str	w0, [sp, #44]
  406664:	str	w1, [sp, #40]
  406668:	str	x2, [sp, #32]
  40666c:	str	x3, [sp, #24]
  406670:	str	wzr, [sp, #560]
  406674:	b	4067a8 <ferror@plt+0x47a8>
  406678:	ldr	w1, [sp, #40]
  40667c:	ldr	w0, [sp, #44]
  406680:	sub	w0, w1, w0
  406684:	str	w0, [sp, #568]
  406688:	ldr	w0, [sp, #568]
  40668c:	cmp	w0, #0x40
  406690:	b.le	40669c <ferror@plt+0x469c>
  406694:	mov	w0, #0x40                  	// #64
  406698:	str	w0, [sp, #568]
  40669c:	str	wzr, [sp, #572]
  4066a0:	b	4066f0 <ferror@plt+0x46f0>
  4066a4:	ldrsw	x0, [sp, #572]
  4066a8:	lsl	x0, x0, #3
  4066ac:	add	x1, sp, #0x34
  4066b0:	mov	w2, #0x5                   	// #5
  4066b4:	strh	w2, [x1, x0]
  4066b8:	ldrsw	x0, [sp, #572]
  4066bc:	lsl	x0, x0, #3
  4066c0:	add	x1, sp, #0x36
  4066c4:	strh	wzr, [x1, x0]
  4066c8:	ldr	w1, [sp, #44]
  4066cc:	ldr	w0, [sp, #572]
  4066d0:	add	w2, w1, w0
  4066d4:	ldrsw	x0, [sp, #572]
  4066d8:	lsl	x0, x0, #3
  4066dc:	add	x1, sp, #0x30
  4066e0:	str	w2, [x1, x0]
  4066e4:	ldr	w0, [sp, #572]
  4066e8:	add	w0, w0, #0x1
  4066ec:	str	w0, [sp, #572]
  4066f0:	ldr	w1, [sp, #572]
  4066f4:	ldr	w0, [sp, #568]
  4066f8:	cmp	w1, w0
  4066fc:	b.lt	4066a4 <ferror@plt+0x46a4>  // b.tstop
  406700:	ldrsw	x1, [sp, #568]
  406704:	add	x0, sp, #0x30
  406708:	mov	w2, #0x0                   	// #0
  40670c:	bl	401ca0 <poll@plt>
  406710:	str	w0, [sp, #560]
  406714:	ldr	w0, [sp, #560]
  406718:	cmn	w0, #0x1
  40671c:	b.ne	406728 <ferror@plt+0x4728>  // b.any
  406720:	mov	w0, #0xffffffff            	// #-1
  406724:	b	4067bc <ferror@plt+0x47bc>
  406728:	str	wzr, [sp, #564]
  40672c:	b	406788 <ferror@plt+0x4788>
  406730:	ldrsw	x0, [sp, #564]
  406734:	lsl	x0, x0, #3
  406738:	add	x1, sp, #0x36
  40673c:	ldrsh	w0, [x1, x0]
  406740:	cmp	w0, #0x20
  406744:	b.eq	40677c <ferror@plt+0x477c>  // b.none
  406748:	ldrsw	x0, [sp, #564]
  40674c:	lsl	x0, x0, #3
  406750:	add	x1, sp, #0x30
  406754:	ldr	w0, [x1, x0]
  406758:	ldr	x2, [sp, #32]
  40675c:	ldr	x1, [sp, #24]
  406760:	blr	x2
  406764:	str	w0, [sp, #560]
  406768:	ldr	w0, [sp, #560]
  40676c:	cmp	w0, #0x0
  406770:	b.eq	40677c <ferror@plt+0x477c>  // b.none
  406774:	ldr	w0, [sp, #560]
  406778:	b	4067bc <ferror@plt+0x47bc>
  40677c:	ldr	w0, [sp, #564]
  406780:	add	w0, w0, #0x1
  406784:	str	w0, [sp, #564]
  406788:	ldr	w1, [sp, #564]
  40678c:	ldr	w0, [sp, #568]
  406790:	cmp	w1, w0
  406794:	b.lt	406730 <ferror@plt+0x4730>  // b.tstop
  406798:	ldr	w1, [sp, #44]
  40679c:	ldr	w0, [sp, #568]
  4067a0:	add	w0, w1, w0
  4067a4:	str	w0, [sp, #44]
  4067a8:	ldr	w1, [sp, #44]
  4067ac:	ldr	w0, [sp, #40]
  4067b0:	cmp	w1, w0
  4067b4:	b.lt	406678 <ferror@plt+0x4678>  // b.tstop
  4067b8:	mov	w0, #0x0                   	// #0
  4067bc:	ldp	x29, x30, [sp]
  4067c0:	add	sp, sp, #0x240
  4067c4:	ret
  4067c8:	stp	x29, x30, [sp, #-48]!
  4067cc:	mov	x29, sp
  4067d0:	str	w0, [sp, #28]
  4067d4:	mov	w1, #0x1                   	// #1
  4067d8:	ldr	w0, [sp, #28]
  4067dc:	bl	40c268 <ferror@plt+0xa268>
  4067e0:	str	w0, [sp, #44]
  4067e4:	ldr	w0, [sp, #44]
  4067e8:	and	w0, w0, #0x1
  4067ec:	ldp	x29, x30, [sp], #48
  4067f0:	ret
  4067f4:	stp	x29, x30, [sp, #-48]!
  4067f8:	mov	x29, sp
  4067fc:	str	w0, [sp, #28]
  406800:	str	x1, [sp, #16]
  406804:	ldr	w0, [sp, #28]
  406808:	bl	4067c8 <ferror@plt+0x47c8>
  40680c:	cmp	w0, #0x0
  406810:	b.eq	40681c <ferror@plt+0x481c>  // b.none
  406814:	mov	w0, #0x0                   	// #0
  406818:	b	4068ac <ferror@plt+0x48ac>
  40681c:	ldr	x0, [sp, #16]
  406820:	str	x0, [sp, #40]
  406824:	ldr	x0, [sp, #40]
  406828:	ldr	x3, [x0]
  40682c:	ldr	x0, [sp, #40]
  406830:	ldr	x0, [x0, #8]
  406834:	add	x0, x0, #0x1
  406838:	lsl	x1, x0, #2
  40683c:	ldr	x0, [sp, #40]
  406840:	add	x0, x0, #0x10
  406844:	mov	x2, x0
  406848:	mov	x0, x3
  40684c:	bl	407084 <ferror@plt+0x5084>
  406850:	str	x0, [sp, #32]
  406854:	ldr	x0, [sp, #32]
  406858:	cmp	x0, #0x0
  40685c:	b.eq	4068a8 <ferror@plt+0x48a8>  // b.none
  406860:	ldr	x0, [sp, #40]
  406864:	ldr	x1, [sp, #32]
  406868:	str	x1, [x0]
  40686c:	ldr	x0, [sp, #40]
  406870:	ldr	x1, [x0]
  406874:	ldr	x0, [sp, #40]
  406878:	ldr	x0, [x0, #8]
  40687c:	lsl	x0, x0, #2
  406880:	add	x0, x1, x0
  406884:	ldr	w1, [sp, #28]
  406888:	str	w1, [x0]
  40688c:	ldr	x0, [sp, #40]
  406890:	ldr	x0, [x0, #8]
  406894:	add	x1, x0, #0x1
  406898:	ldr	x0, [sp, #40]
  40689c:	str	x1, [x0, #8]
  4068a0:	mov	w0, #0x0                   	// #0
  4068a4:	b	4068ac <ferror@plt+0x48ac>
  4068a8:	mov	w0, #0xffffffff            	// #-1
  4068ac:	ldp	x29, x30, [sp], #48
  4068b0:	ret
  4068b4:	stp	x29, x30, [sp, #-48]!
  4068b8:	mov	x29, sp
  4068bc:	bl	4065cc <ferror@plt+0x45cc>
  4068c0:	str	w0, [sp, #44]
  4068c4:	str	xzr, [sp, #16]
  4068c8:	str	xzr, [sp, #32]
  4068cc:	ldr	x0, [sp, #32]
  4068d0:	str	x0, [sp, #24]
  4068d4:	ldr	w1, [sp, #44]
  4068d8:	mov	w0, #0x7fffffff            	// #2147483647
  4068dc:	cmp	w1, w0
  4068e0:	b.eq	4068f0 <ferror@plt+0x48f0>  // b.none
  4068e4:	ldr	w0, [sp, #44]
  4068e8:	add	w0, w0, #0x1
  4068ec:	str	w0, [sp, #44]
  4068f0:	add	x0, sp, #0x10
  4068f4:	mov	x3, x0
  4068f8:	adrp	x0, 406000 <ferror@plt+0x4000>
  4068fc:	add	x2, x0, #0x7f4
  406900:	ldr	w1, [sp, #44]
  406904:	mov	w0, #0x0                   	// #0
  406908:	bl	406654 <ferror@plt+0x4654>
  40690c:	ldr	x1, [sp, #16]
  406910:	adrp	x0, 422000 <ferror@plt+0x20000>
  406914:	add	x0, x0, #0x498
  406918:	str	x1, [x0]
  40691c:	ldr	x1, [sp, #24]
  406920:	adrp	x0, 422000 <ferror@plt+0x20000>
  406924:	add	x0, x0, #0x4a0
  406928:	str	x1, [x0]
  40692c:	nop
  406930:	ldp	x29, x30, [sp], #48
  406934:	ret
  406938:	stp	x29, x30, [sp, #-48]!
  40693c:	mov	x29, sp
  406940:	str	w0, [sp, #28]
  406944:	str	x1, [sp, #16]
  406948:	ldr	w0, [sp, #28]
  40694c:	bl	4067c8 <ferror@plt+0x47c8>
  406950:	cmp	w0, #0x0
  406954:	b.ne	406a08 <ferror@plt+0x4a08>  // b.any
  406958:	ldr	x0, [sp, #16]
  40695c:	str	x0, [sp, #40]
  406960:	b	4069d4 <ferror@plt+0x49d4>
  406964:	ldr	x0, [sp, #40]
  406968:	ldr	x1, [x0]
  40696c:	ldr	x0, [sp, #40]
  406970:	ldr	x0, [x0, #16]
  406974:	lsl	x0, x0, #2
  406978:	add	x0, x1, x0
  40697c:	ldr	w0, [x0]
  406980:	ldr	w1, [sp, #28]
  406984:	cmp	w1, w0
  406988:	b.le	4069a4 <ferror@plt+0x49a4>
  40698c:	ldr	x0, [sp, #40]
  406990:	ldr	x0, [x0, #16]
  406994:	add	x1, x0, #0x1
  406998:	ldr	x0, [sp, #40]
  40699c:	str	x1, [x0, #16]
  4069a0:	b	4069d4 <ferror@plt+0x49d4>
  4069a4:	ldr	x0, [sp, #40]
  4069a8:	ldr	x1, [x0]
  4069ac:	ldr	x0, [sp, #40]
  4069b0:	ldr	x0, [x0, #16]
  4069b4:	lsl	x0, x0, #2
  4069b8:	add	x0, x1, x0
  4069bc:	ldr	w0, [x0]
  4069c0:	ldr	w1, [sp, #28]
  4069c4:	cmp	w1, w0
  4069c8:	b.ne	4069f0 <ferror@plt+0x49f0>  // b.any
  4069cc:	mov	w0, #0x0                   	// #0
  4069d0:	b	406a0c <ferror@plt+0x4a0c>
  4069d4:	ldr	x0, [sp, #40]
  4069d8:	ldr	x1, [x0, #16]
  4069dc:	ldr	x0, [sp, #40]
  4069e0:	ldr	x0, [x0, #8]
  4069e4:	cmp	x1, x0
  4069e8:	b.cc	406964 <ferror@plt+0x4964>  // b.lo, b.ul, b.last
  4069ec:	b	4069f4 <ferror@plt+0x49f4>
  4069f0:	nop
  4069f4:	ldr	x0, [sp, #40]
  4069f8:	ldr	w1, [sp, #28]
  4069fc:	str	w1, [x0, #24]
  406a00:	mov	w0, #0xffffffff            	// #-1
  406a04:	b	406a0c <ferror@plt+0x4a0c>
  406a08:	mov	w0, #0x0                   	// #0
  406a0c:	ldp	x29, x30, [sp], #48
  406a10:	ret
  406a14:	stp	x29, x30, [sp, #-80]!
  406a18:	mov	x29, sp
  406a1c:	str	x0, [sp, #24]
  406a20:	str	x1, [sp, #16]
  406a24:	bl	4065cc <ferror@plt+0x45cc>
  406a28:	str	w0, [sp, #76]
  406a2c:	ldr	w1, [sp, #76]
  406a30:	mov	w0, #0x7fffffff            	// #2147483647
  406a34:	cmp	w1, w0
  406a38:	b.eq	406a48 <ferror@plt+0x4a48>  // b.none
  406a3c:	ldr	w0, [sp, #76]
  406a40:	add	w0, w0, #0x1
  406a44:	str	w0, [sp, #76]
  406a48:	ldr	x0, [sp, #24]
  406a4c:	str	x0, [sp, #40]
  406a50:	ldr	x0, [sp, #16]
  406a54:	str	x0, [sp, #48]
  406a58:	str	xzr, [sp, #56]
  406a5c:	mov	w0, #0xffffffff            	// #-1
  406a60:	str	w0, [sp, #64]
  406a64:	add	x0, sp, #0x28
  406a68:	mov	x3, x0
  406a6c:	adrp	x0, 406000 <ferror@plt+0x4000>
  406a70:	add	x2, x0, #0x938
  406a74:	ldr	w1, [sp, #76]
  406a78:	mov	w0, #0x0                   	// #0
  406a7c:	bl	406654 <ferror@plt+0x4654>
  406a80:	ldr	w0, [sp, #64]
  406a84:	ldp	x29, x30, [sp], #80
  406a88:	ret
  406a8c:	stp	x29, x30, [sp, #-32]!
  406a90:	mov	x29, sp
  406a94:	strb	wzr, [sp, #31]
  406a98:	mov	w1, #0x80000               	// #524288
  406a9c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406aa0:	add	x0, x0, #0x180
  406aa4:	bl	407644 <ferror@plt+0x5644>
  406aa8:	str	w0, [sp, #24]
  406aac:	ldr	w0, [sp, #24]
  406ab0:	cmp	w0, #0x0
  406ab4:	b.lt	406ad4 <ferror@plt+0x4ad4>  // b.tstop
  406ab8:	ldr	w0, [sp, #24]
  406abc:	bl	4067c8 <ferror@plt+0x47c8>
  406ac0:	cmp	w0, #0x0
  406ac4:	cset	w0, ne  // ne = any
  406ac8:	strb	w0, [sp, #31]
  406acc:	ldr	w0, [sp, #24]
  406ad0:	bl	401d60 <close@plt>
  406ad4:	ldrb	w0, [sp, #31]
  406ad8:	ldp	x29, x30, [sp], #32
  406adc:	ret
  406ae0:	stp	x29, x30, [sp, #-256]!
  406ae4:	mov	x29, sp
  406ae8:	str	x0, [sp, #24]
  406aec:	str	w1, [sp, #20]
  406af0:	str	x2, [sp, #208]
  406af4:	str	x3, [sp, #216]
  406af8:	str	x4, [sp, #224]
  406afc:	str	x5, [sp, #232]
  406b00:	str	x6, [sp, #240]
  406b04:	str	x7, [sp, #248]
  406b08:	str	q0, [sp, #80]
  406b0c:	str	q1, [sp, #96]
  406b10:	str	q2, [sp, #112]
  406b14:	str	q3, [sp, #128]
  406b18:	str	q4, [sp, #144]
  406b1c:	str	q5, [sp, #160]
  406b20:	str	q6, [sp, #176]
  406b24:	str	q7, [sp, #192]
  406b28:	str	wzr, [sp, #76]
  406b2c:	ldr	w0, [sp, #20]
  406b30:	and	w0, w0, #0x40
  406b34:	cmp	w0, #0x0
  406b38:	b.eq	406bbc <ferror@plt+0x4bbc>  // b.none
  406b3c:	add	x0, sp, #0x100
  406b40:	str	x0, [sp, #40]
  406b44:	add	x0, sp, #0x100
  406b48:	str	x0, [sp, #48]
  406b4c:	add	x0, sp, #0xd0
  406b50:	str	x0, [sp, #56]
  406b54:	mov	w0, #0xffffffd0            	// #-48
  406b58:	str	w0, [sp, #64]
  406b5c:	mov	w0, #0xffffff80            	// #-128
  406b60:	str	w0, [sp, #68]
  406b64:	ldr	w1, [sp, #64]
  406b68:	ldr	x0, [sp, #40]
  406b6c:	cmp	w1, #0x0
  406b70:	b.lt	406b84 <ferror@plt+0x4b84>  // b.tstop
  406b74:	add	x1, x0, #0xb
  406b78:	and	x1, x1, #0xfffffffffffffff8
  406b7c:	str	x1, [sp, #40]
  406b80:	b	406bb4 <ferror@plt+0x4bb4>
  406b84:	add	w2, w1, #0x8
  406b88:	str	w2, [sp, #64]
  406b8c:	ldr	w2, [sp, #64]
  406b90:	cmp	w2, #0x0
  406b94:	b.le	406ba8 <ferror@plt+0x4ba8>
  406b98:	add	x1, x0, #0xb
  406b9c:	and	x1, x1, #0xfffffffffffffff8
  406ba0:	str	x1, [sp, #40]
  406ba4:	b	406bb4 <ferror@plt+0x4bb4>
  406ba8:	ldr	x2, [sp, #48]
  406bac:	sxtw	x0, w1
  406bb0:	add	x0, x2, x0
  406bb4:	ldr	w0, [x0]
  406bb8:	str	w0, [sp, #76]
  406bbc:	adrp	x0, 422000 <ferror@plt+0x20000>
  406bc0:	add	x0, x0, #0x4a8
  406bc4:	ldrb	w0, [x0]
  406bc8:	eor	w0, w0, #0x1
  406bcc:	and	w0, w0, #0xff
  406bd0:	cmp	w0, #0x0
  406bd4:	b.eq	406bfc <ferror@plt+0x4bfc>  // b.none
  406bd8:	bl	406a8c <ferror@plt+0x4a8c>
  406bdc:	and	w1, w0, #0xff
  406be0:	adrp	x0, 422000 <ferror@plt+0x20000>
  406be4:	add	x0, x0, #0x4a9
  406be8:	strb	w1, [x0]
  406bec:	adrp	x0, 422000 <ferror@plt+0x20000>
  406bf0:	add	x0, x0, #0x4a8
  406bf4:	mov	w1, #0x1                   	// #1
  406bf8:	strb	w1, [x0]
  406bfc:	ldr	w0, [sp, #20]
  406c00:	orr	w0, w0, #0x80000
  406c04:	ldr	w2, [sp, #76]
  406c08:	mov	w1, w0
  406c0c:	ldr	x0, [sp, #24]
  406c10:	bl	407644 <ferror@plt+0x5644>
  406c14:	str	w0, [sp, #72]
  406c18:	ldr	w0, [sp, #72]
  406c1c:	cmp	w0, #0x0
  406c20:	b.lt	406c4c <ferror@plt+0x4c4c>  // b.tstop
  406c24:	adrp	x0, 422000 <ferror@plt+0x20000>
  406c28:	add	x0, x0, #0x4a9
  406c2c:	ldrb	w0, [x0]
  406c30:	eor	w0, w0, #0x1
  406c34:	and	w0, w0, #0xff
  406c38:	cmp	w0, #0x0
  406c3c:	b.eq	406c4c <ferror@plt+0x4c4c>  // b.none
  406c40:	mov	w1, #0x1                   	// #1
  406c44:	ldr	w0, [sp, #72]
  406c48:	bl	407204 <ferror@plt+0x5204>
  406c4c:	ldr	w0, [sp, #72]
  406c50:	ldp	x29, x30, [sp], #256
  406c54:	ret
  406c58:	stp	x29, x30, [sp, #-16]!
  406c5c:	mov	x29, sp
  406c60:	adrp	x0, 422000 <ferror@plt+0x20000>
  406c64:	add	x0, x0, #0x498
  406c68:	ldr	x0, [x0]
  406c6c:	bl	401e60 <free@plt>
  406c70:	adrp	x0, 422000 <ferror@plt+0x20000>
  406c74:	add	x0, x0, #0x498
  406c78:	str	xzr, [x0]
  406c7c:	adrp	x0, 422000 <ferror@plt+0x20000>
  406c80:	add	x0, x0, #0x4a0
  406c84:	str	xzr, [x0]
  406c88:	nop
  406c8c:	ldp	x29, x30, [sp], #16
  406c90:	ret
  406c94:	stp	x29, x30, [sp, #-16]!
  406c98:	mov	x29, sp
  406c9c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406ca0:	add	x0, x0, #0x188
  406ca4:	bl	401fb0 <getenv@plt>
  406ca8:	cmp	x0, #0x0
  406cac:	b.eq	406cb8 <ferror@plt+0x4cb8>  // b.none
  406cb0:	mov	w0, #0x1                   	// #1
  406cb4:	b	406cbc <ferror@plt+0x4cbc>
  406cb8:	mov	w0, #0x0                   	// #0
  406cbc:	ldp	x29, x30, [sp], #16
  406cc0:	ret
  406cc4:	stp	x29, x30, [sp, #-32]!
  406cc8:	mov	x29, sp
  406ccc:	mov	w0, #0x1                   	// #1
  406cd0:	str	w0, [sp, #28]
  406cd4:	adrp	x0, 422000 <ferror@plt+0x20000>
  406cd8:	add	x0, x0, #0x498
  406cdc:	ldr	x2, [x0]
  406ce0:	adrp	x0, 422000 <ferror@plt+0x20000>
  406ce4:	add	x0, x0, #0x4a0
  406ce8:	ldr	x0, [x0]
  406cec:	mov	x1, x0
  406cf0:	mov	x0, x2
  406cf4:	bl	406a14 <ferror@plt+0x4a14>
  406cf8:	str	w0, [sp, #24]
  406cfc:	ldr	w0, [sp, #24]
  406d00:	cmp	w0, #0x0
  406d04:	b.lt	406d2c <ferror@plt+0x4d2c>  // b.tstop
  406d08:	str	wzr, [sp, #28]
  406d0c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406d10:	add	x0, x0, #0x1a8
  406d14:	bl	401fd0 <gettext@plt>
  406d18:	ldr	w3, [sp, #24]
  406d1c:	mov	x2, x0
  406d20:	mov	w1, #0x0                   	// #0
  406d24:	mov	w0, #0x0                   	// #0
  406d28:	bl	401b60 <error@plt>
  406d2c:	ldr	w0, [sp, #28]
  406d30:	cmp	w0, #0x0
  406d34:	b.ne	406d58 <ferror@plt+0x4d58>  // b.any
  406d38:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406d3c:	add	x3, x0, #0x260
  406d40:	mov	w2, #0x18c                 	// #396
  406d44:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406d48:	add	x1, x0, #0x240
  406d4c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406d50:	add	x0, x0, #0x250
  406d54:	bl	401f90 <__assert_fail@plt>
  406d58:	nop
  406d5c:	ldp	x29, x30, [sp], #32
  406d60:	ret
  406d64:	stp	x29, x30, [sp, #-64]!
  406d68:	mov	x29, sp
  406d6c:	stp	x19, x20, [sp, #16]
  406d70:	stp	x21, x22, [sp, #32]
  406d74:	str	x0, [sp, #56]
  406d78:	adrp	x0, 422000 <ferror@plt+0x20000>
  406d7c:	add	x0, x0, #0x320
  406d80:	ldr	x0, [x0]
  406d84:	bl	40c74c <ferror@plt+0xa74c>
  406d88:	adrp	x0, 422000 <ferror@plt+0x20000>
  406d8c:	add	x0, x0, #0x338
  406d90:	ldr	x19, [x0]
  406d94:	adrp	x0, 422000 <ferror@plt+0x20000>
  406d98:	add	x0, x0, #0x2b0
  406d9c:	ldr	x20, [x0]
  406da0:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406da4:	add	x0, x0, #0x288
  406da8:	bl	401fd0 <gettext@plt>
  406dac:	mov	x21, x0
  406db0:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406db4:	add	x0, x0, #0x298
  406db8:	bl	401fd0 <gettext@plt>
  406dbc:	mov	x22, x0
  406dc0:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406dc4:	add	x0, x0, #0x2a8
  406dc8:	bl	401fd0 <gettext@plt>
  406dcc:	mov	x7, #0x0                   	// #0
  406dd0:	mov	x6, x0
  406dd4:	mov	x5, x22
  406dd8:	mov	x4, x21
  406ddc:	mov	x3, x20
  406de0:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406de4:	add	x2, x0, #0x2b8
  406de8:	ldr	x1, [sp, #56]
  406dec:	mov	x0, x19
  406df0:	bl	40b6ac <ferror@plt+0x96ac>
  406df4:	nop
  406df8:	ldp	x19, x20, [sp, #16]
  406dfc:	ldp	x21, x22, [sp, #32]
  406e00:	ldp	x29, x30, [sp], #64
  406e04:	ret
  406e08:	stp	x29, x30, [sp, #-80]!
  406e0c:	mov	x29, sp
  406e10:	stp	x19, x20, [sp, #16]
  406e14:	str	x21, [sp, #32]
  406e18:	str	x0, [sp, #56]
  406e1c:	str	w1, [sp, #52]
  406e20:	bl	401fa0 <__errno_location@plt>
  406e24:	str	wzr, [x0]
  406e28:	add	x0, sp, #0x40
  406e2c:	mov	w2, #0xa                   	// #10
  406e30:	mov	x1, x0
  406e34:	ldr	x0, [sp, #56]
  406e38:	bl	401e40 <strtol@plt>
  406e3c:	str	x0, [sp, #72]
  406e40:	ldr	x1, [sp, #72]
  406e44:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  406e48:	cmp	x1, x0
  406e4c:	b.eq	406e60 <ferror@plt+0x4e60>  // b.none
  406e50:	ldr	x1, [sp, #72]
  406e54:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  406e58:	cmp	x1, x0
  406e5c:	b.ne	406ea8 <ferror@plt+0x4ea8>  // b.any
  406e60:	bl	401fa0 <__errno_location@plt>
  406e64:	ldr	w0, [x0]
  406e68:	cmp	w0, #0x22
  406e6c:	b.ne	406e8c <ferror@plt+0x4e8c>  // b.any
  406e70:	bl	401fa0 <__errno_location@plt>
  406e74:	ldr	w1, [x0]
  406e78:	ldr	x3, [sp, #56]
  406e7c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406e80:	add	x2, x0, #0x2c8
  406e84:	mov	w0, #0x1                   	// #1
  406e88:	bl	401b60 <error@plt>
  406e8c:	bl	401fa0 <__errno_location@plt>
  406e90:	ldr	w1, [x0]
  406e94:	ldr	x3, [sp, #56]
  406e98:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406e9c:	add	x2, x0, #0x2c8
  406ea0:	mov	w0, #0x1                   	// #1
  406ea4:	bl	401b60 <error@plt>
  406ea8:	ldr	x1, [sp, #72]
  406eac:	mov	x0, #0x7fffffff            	// #2147483647
  406eb0:	cmp	x1, x0
  406eb4:	b.gt	406ec8 <ferror@plt+0x4ec8>
  406eb8:	ldr	x1, [sp, #72]
  406ebc:	mov	x0, #0xffffffff80000000    	// #-2147483648
  406ec0:	cmp	x1, x0
  406ec4:	b.ge	406ef4 <ferror@plt+0x4ef4>  // b.tcont
  406ec8:	bl	401fa0 <__errno_location@plt>
  406ecc:	mov	x1, x0
  406ed0:	mov	w0, #0x22                  	// #34
  406ed4:	str	w0, [x1]
  406ed8:	bl	401fa0 <__errno_location@plt>
  406edc:	ldr	w1, [x0]
  406ee0:	ldr	x3, [sp, #56]
  406ee4:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406ee8:	add	x2, x0, #0x2c8
  406eec:	mov	w0, #0x1                   	// #1
  406ef0:	bl	401b60 <error@plt>
  406ef4:	ldr	x0, [sp, #64]
  406ef8:	ldrb	w0, [x0]
  406efc:	cmp	w0, #0x0
  406f00:	b.eq	406f5c <ferror@plt+0x4f5c>  // b.none
  406f04:	bl	401fa0 <__errno_location@plt>
  406f08:	ldr	w19, [x0]
  406f0c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406f10:	add	x0, x0, #0x2d0
  406f14:	bl	401fd0 <gettext@plt>
  406f18:	mov	x20, x0
  406f1c:	ldr	x0, [sp, #64]
  406f20:	mov	x2, x0
  406f24:	ldr	w1, [sp, #52]
  406f28:	mov	w0, #0x0                   	// #0
  406f2c:	bl	40aa48 <ferror@plt+0x8a48>
  406f30:	mov	x21, x0
  406f34:	ldr	x2, [sp, #56]
  406f38:	ldr	w1, [sp, #52]
  406f3c:	mov	w0, #0x1                   	// #1
  406f40:	bl	40aa48 <ferror@plt+0x8a48>
  406f44:	mov	x4, x0
  406f48:	mov	x3, x21
  406f4c:	mov	x2, x20
  406f50:	mov	w1, w19
  406f54:	mov	w0, #0x1                   	// #1
  406f58:	bl	401b60 <error@plt>
  406f5c:	ldr	x0, [sp, #64]
  406f60:	ldr	x1, [sp, #56]
  406f64:	cmp	x1, x0
  406f68:	b.ne	406fa8 <ferror@plt+0x4fa8>  // b.any
  406f6c:	bl	401fa0 <__errno_location@plt>
  406f70:	ldr	w19, [x0]
  406f74:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406f78:	add	x0, x0, #0x2f0
  406f7c:	bl	401fd0 <gettext@plt>
  406f80:	mov	x20, x0
  406f84:	ldr	x2, [sp, #56]
  406f88:	ldr	w1, [sp, #52]
  406f8c:	mov	w0, #0x0                   	// #0
  406f90:	bl	40aa48 <ferror@plt+0x8a48>
  406f94:	mov	x3, x0
  406f98:	mov	x2, x20
  406f9c:	mov	w1, w19
  406fa0:	mov	w0, #0x1                   	// #1
  406fa4:	bl	401b60 <error@plt>
  406fa8:	ldr	x0, [sp, #72]
  406fac:	ldp	x19, x20, [sp, #16]
  406fb0:	ldr	x21, [sp, #32]
  406fb4:	ldp	x29, x30, [sp], #80
  406fb8:	ret
  406fbc:	stp	x29, x30, [sp, #-32]!
  406fc0:	mov	x29, sp
  406fc4:	str	x0, [sp, #24]
  406fc8:	str	x1, [sp, #16]
  406fcc:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406fd0:	add	x0, x0, #0x308
  406fd4:	bl	401fd0 <gettext@plt>
  406fd8:	mov	x1, x0
  406fdc:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406fe0:	add	x6, x0, #0x3d8
  406fe4:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406fe8:	add	x5, x0, #0x3f0
  406fec:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406ff0:	add	x4, x0, #0x420
  406ff4:	ldr	x3, [sp, #16]
  406ff8:	adrp	x0, 40f000 <ferror@plt+0xd000>
  406ffc:	add	x2, x0, #0x430
  407000:	ldr	x0, [sp, #24]
  407004:	bl	401fe0 <fprintf@plt>
  407008:	ldp	x29, x30, [sp], #32
  40700c:	ret
  407010:	sub	sp, sp, #0x20
  407014:	str	x0, [sp, #8]
  407018:	str	x1, [sp]
  40701c:	ldr	x0, [sp, #8]
  407020:	cmp	x0, #0x0
  407024:	b.ne	407034 <ferror@plt+0x5034>  // b.any
  407028:	mov	x0, #0x10                  	// #16
  40702c:	str	x0, [sp, #24]
  407030:	b	407068 <ferror@plt+0x5068>
  407034:	ldr	x0, [sp, #8]
  407038:	str	x0, [sp, #24]
  40703c:	b	407068 <ferror@plt+0x5068>
  407040:	ldr	x0, [sp, #24]
  407044:	lsl	x0, x0, #1
  407048:	ldr	x1, [sp, #24]
  40704c:	cmp	x1, x0
  407050:	b.ls	40705c <ferror@plt+0x505c>  // b.plast
  407054:	ldr	x0, [sp]
  407058:	b	40707c <ferror@plt+0x507c>
  40705c:	ldr	x0, [sp, #24]
  407060:	lsl	x0, x0, #1
  407064:	str	x0, [sp, #24]
  407068:	ldr	x1, [sp, #24]
  40706c:	ldr	x0, [sp]
  407070:	cmp	x1, x0
  407074:	b.cc	407040 <ferror@plt+0x5040>  // b.lo, b.ul, b.last
  407078:	ldr	x0, [sp, #24]
  40707c:	add	sp, sp, #0x20
  407080:	ret
  407084:	stp	x29, x30, [sp, #-80]!
  407088:	mov	x29, sp
  40708c:	str	x0, [sp, #40]
  407090:	str	x1, [sp, #32]
  407094:	str	x2, [sp, #24]
  407098:	bl	401fa0 <__errno_location@plt>
  40709c:	ldr	w0, [x0]
  4070a0:	str	w0, [sp, #76]
  4070a4:	ldr	x0, [sp, #32]
  4070a8:	cmp	x0, #0x0
  4070ac:	b.ne	4070d0 <ferror@plt+0x50d0>  // b.any
  4070b0:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4070b4:	add	x3, x0, #0x490
  4070b8:	mov	w2, #0x47                  	// #71
  4070bc:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4070c0:	add	x1, x0, #0x458
  4070c4:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4070c8:	add	x0, x0, #0x468
  4070cc:	bl	401f90 <__assert_fail@plt>
  4070d0:	ldr	x0, [sp, #24]
  4070d4:	ldr	x0, [x0]
  4070d8:	ldr	x1, [sp, #32]
  4070dc:	bl	407010 <ferror@plt+0x5010>
  4070e0:	str	x0, [sp, #56]
  4070e4:	ldr	x0, [sp, #24]
  4070e8:	ldr	x0, [x0]
  4070ec:	cmp	x0, #0x0
  4070f0:	b.ne	40713c <ferror@plt+0x513c>  // b.any
  4070f4:	ldr	x0, [sp, #40]
  4070f8:	cmp	x0, #0x0
  4070fc:	b.eq	407120 <ferror@plt+0x5120>  // b.none
  407100:	adrp	x0, 40f000 <ferror@plt+0xd000>
  407104:	add	x3, x0, #0x490
  407108:	mov	w2, #0x4f                  	// #79
  40710c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  407110:	add	x1, x0, #0x458
  407114:	adrp	x0, 40f000 <ferror@plt+0xd000>
  407118:	add	x0, x0, #0x478
  40711c:	bl	401f90 <__assert_fail@plt>
  407120:	ldr	x0, [sp, #24]
  407124:	ldr	x1, [sp, #56]
  407128:	str	x1, [x0]
  40712c:	ldr	x0, [sp, #56]
  407130:	bl	401c70 <malloc@plt>
  407134:	str	x0, [sp, #64]
  407138:	b	407190 <ferror@plt+0x5190>
  40713c:	ldr	x0, [sp, #24]
  407140:	ldr	x0, [x0]
  407144:	ldr	x1, [sp, #56]
  407148:	cmp	x1, x0
  40714c:	b.eq	407188 <ferror@plt+0x5188>  // b.none
  407150:	ldr	x0, [sp, #24]
  407154:	ldr	x1, [sp, #56]
  407158:	str	x1, [x0]
  40715c:	ldr	x1, [sp, #56]
  407160:	ldr	x0, [sp, #40]
  407164:	bl	401d30 <realloc@plt>
  407168:	str	x0, [sp, #64]
  40716c:	ldr	x0, [sp, #64]
  407170:	cmp	x0, #0x0
  407174:	b.ne	407190 <ferror@plt+0x5190>  // b.any
  407178:	bl	401fa0 <__errno_location@plt>
  40717c:	ldr	w0, [x0]
  407180:	str	w0, [sp, #76]
  407184:	b	407190 <ferror@plt+0x5190>
  407188:	ldr	x0, [sp, #40]
  40718c:	str	x0, [sp, #64]
  407190:	ldr	x0, [sp, #64]
  407194:	cmp	x0, #0x0
  407198:	b.eq	4071ac <ferror@plt+0x51ac>  // b.none
  40719c:	bl	401fa0 <__errno_location@plt>
  4071a0:	mov	x1, x0
  4071a4:	ldr	w0, [sp, #76]
  4071a8:	str	w0, [x1]
  4071ac:	ldr	x0, [sp, #64]
  4071b0:	ldp	x29, x30, [sp], #80
  4071b4:	ret
  4071b8:	stp	x29, x30, [sp, #-64]!
  4071bc:	mov	x29, sp
  4071c0:	str	x0, [sp, #40]
  4071c4:	str	x1, [sp, #32]
  4071c8:	str	x2, [sp, #24]
  4071cc:	ldr	x2, [sp, #24]
  4071d0:	ldr	x1, [sp, #32]
  4071d4:	ldr	x0, [sp, #40]
  4071d8:	bl	407084 <ferror@plt+0x5084>
  4071dc:	str	x0, [sp, #56]
  4071e0:	ldr	x0, [sp, #56]
  4071e4:	cmp	x0, #0x0
  4071e8:	b.ne	4071f8 <ferror@plt+0x51f8>  // b.any
  4071ec:	ldr	x0, [sp, #40]
  4071f0:	bl	401e60 <free@plt>
  4071f4:	bl	40bbf4 <ferror@plt+0x9bf4>
  4071f8:	ldr	x0, [sp, #56]
  4071fc:	ldp	x29, x30, [sp], #64
  407200:	ret
  407204:	stp	x29, x30, [sp, #-48]!
  407208:	mov	x29, sp
  40720c:	str	w0, [sp, #28]
  407210:	strb	w1, [sp, #27]
  407214:	mov	w2, #0x0                   	// #0
  407218:	mov	w1, #0x1                   	// #1
  40721c:	ldr	w0, [sp, #28]
  407220:	bl	40c268 <ferror@plt+0xa268>
  407224:	str	w0, [sp, #44]
  407228:	ldr	w0, [sp, #44]
  40722c:	cmp	w0, #0x0
  407230:	b.lt	407288 <ferror@plt+0x5288>  // b.tstop
  407234:	ldrb	w0, [sp, #27]
  407238:	cmp	w0, #0x0
  40723c:	b.eq	40724c <ferror@plt+0x524c>  // b.none
  407240:	ldr	w0, [sp, #44]
  407244:	orr	w0, w0, #0x1
  407248:	b	407254 <ferror@plt+0x5254>
  40724c:	ldr	w0, [sp, #44]
  407250:	and	w0, w0, #0xfffffffe
  407254:	str	w0, [sp, #40]
  407258:	ldr	w1, [sp, #44]
  40725c:	ldr	w0, [sp, #40]
  407260:	cmp	w1, w0
  407264:	b.eq	407280 <ferror@plt+0x5280>  // b.none
  407268:	ldr	w2, [sp, #40]
  40726c:	mov	w1, #0x2                   	// #2
  407270:	ldr	w0, [sp, #28]
  407274:	bl	40c268 <ferror@plt+0xa268>
  407278:	cmn	w0, #0x1
  40727c:	b.eq	407288 <ferror@plt+0x5288>  // b.none
  407280:	mov	w0, #0x0                   	// #0
  407284:	b	40728c <ferror@plt+0x528c>
  407288:	mov	w0, #0xffffffff            	// #-1
  40728c:	ldp	x29, x30, [sp], #48
  407290:	ret
  407294:	stp	x29, x30, [sp, #-32]!
  407298:	mov	x29, sp
  40729c:	str	w0, [sp, #28]
  4072a0:	mov	w2, #0x0                   	// #0
  4072a4:	mov	w1, #0x406                 	// #1030
  4072a8:	ldr	w0, [sp, #28]
  4072ac:	bl	40c268 <ferror@plt+0xa268>
  4072b0:	ldp	x29, x30, [sp], #32
  4072b4:	ret
  4072b8:	sub	sp, sp, #0x10
  4072bc:	str	x0, [sp, #8]
  4072c0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4072c4:	add	x0, x0, #0x4b0
  4072c8:	ldr	x1, [sp, #8]
  4072cc:	str	x1, [x0]
  4072d0:	nop
  4072d4:	add	sp, sp, #0x10
  4072d8:	ret
  4072dc:	stp	x29, x30, [sp, #-48]!
  4072e0:	mov	x29, sp
  4072e4:	str	x19, [sp, #16]
  4072e8:	strb	wzr, [sp, #47]
  4072ec:	adrp	x0, 422000 <ferror@plt+0x20000>
  4072f0:	add	x0, x0, #0x340
  4072f4:	ldr	x0, [x0]
  4072f8:	bl	40c798 <ferror@plt+0xa798>
  4072fc:	cmp	x0, #0x0
  407300:	b.eq	407344 <ferror@plt+0x5344>  // b.none
  407304:	adrp	x0, 422000 <ferror@plt+0x20000>
  407308:	add	x0, x0, #0x340
  40730c:	ldr	x0, [x0]
  407310:	mov	w2, #0x1                   	// #1
  407314:	mov	x1, #0x0                   	// #0
  407318:	bl	40c810 <ferror@plt+0xa810>
  40731c:	cmp	w0, #0x0
  407320:	b.ne	407344 <ferror@plt+0x5344>  // b.any
  407324:	adrp	x0, 422000 <ferror@plt+0x20000>
  407328:	add	x0, x0, #0x340
  40732c:	ldr	x0, [x0]
  407330:	bl	40c74c <ferror@plt+0xa74c>
  407334:	cmp	w0, #0x0
  407338:	b.eq	407344 <ferror@plt+0x5344>  // b.none
  40733c:	mov	w0, #0x1                   	// #1
  407340:	strb	w0, [sp, #47]
  407344:	adrp	x0, 422000 <ferror@plt+0x20000>
  407348:	add	x0, x0, #0x340
  40734c:	ldr	x0, [x0]
  407350:	bl	40c9fc <ferror@plt+0xa9fc>
  407354:	cmp	w0, #0x0
  407358:	b.eq	407364 <ferror@plt+0x5364>  // b.none
  40735c:	mov	w0, #0x1                   	// #1
  407360:	strb	w0, [sp, #47]
  407364:	ldrb	w0, [sp, #47]
  407368:	cmp	w0, #0x0
  40736c:	b.eq	4073e8 <ferror@plt+0x53e8>  // b.none
  407370:	adrp	x0, 40f000 <ferror@plt+0xd000>
  407374:	add	x0, x0, #0x4a0
  407378:	bl	401fd0 <gettext@plt>
  40737c:	str	x0, [sp, #32]
  407380:	adrp	x0, 422000 <ferror@plt+0x20000>
  407384:	add	x0, x0, #0x4b0
  407388:	ldr	x0, [x0]
  40738c:	cmp	x0, #0x0
  407390:	b.eq	4073cc <ferror@plt+0x53cc>  // b.none
  407394:	bl	401fa0 <__errno_location@plt>
  407398:	ldr	w19, [x0]
  40739c:	adrp	x0, 422000 <ferror@plt+0x20000>
  4073a0:	add	x0, x0, #0x4b0
  4073a4:	ldr	x0, [x0]
  4073a8:	bl	40abc4 <ferror@plt+0x8bc4>
  4073ac:	ldr	x4, [sp, #32]
  4073b0:	mov	x3, x0
  4073b4:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4073b8:	add	x2, x0, #0x4b8
  4073bc:	mov	w1, w19
  4073c0:	mov	w0, #0x0                   	// #0
  4073c4:	bl	401b60 <error@plt>
  4073c8:	b	4073e8 <ferror@plt+0x53e8>
  4073cc:	bl	401fa0 <__errno_location@plt>
  4073d0:	ldr	w1, [x0]
  4073d4:	ldr	x3, [sp, #32]
  4073d8:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4073dc:	add	x2, x0, #0x4c0
  4073e0:	mov	w0, #0x0                   	// #0
  4073e4:	bl	401b60 <error@plt>
  4073e8:	bl	407460 <ferror@plt+0x5460>
  4073ec:	ldrb	w0, [sp, #47]
  4073f0:	cmp	w0, #0x0
  4073f4:	b.eq	407408 <ferror@plt+0x5408>  // b.none
  4073f8:	adrp	x0, 422000 <ferror@plt+0x20000>
  4073fc:	add	x0, x0, #0x2b8
  407400:	ldr	w0, [x0]
  407404:	bl	401b10 <_exit@plt>
  407408:	nop
  40740c:	ldr	x19, [sp, #16]
  407410:	ldp	x29, x30, [sp], #48
  407414:	ret
  407418:	sub	sp, sp, #0x10
  40741c:	str	x0, [sp, #8]
  407420:	adrp	x0, 422000 <ferror@plt+0x20000>
  407424:	add	x0, x0, #0x4b8
  407428:	ldr	x1, [sp, #8]
  40742c:	str	x1, [x0]
  407430:	nop
  407434:	add	sp, sp, #0x10
  407438:	ret
  40743c:	sub	sp, sp, #0x10
  407440:	strb	w0, [sp, #15]
  407444:	adrp	x0, 422000 <ferror@plt+0x20000>
  407448:	add	x0, x0, #0x4c0
  40744c:	ldrb	w1, [sp, #15]
  407450:	strb	w1, [x0]
  407454:	nop
  407458:	add	sp, sp, #0x10
  40745c:	ret
  407460:	stp	x29, x30, [sp, #-48]!
  407464:	mov	x29, sp
  407468:	str	x19, [sp, #16]
  40746c:	adrp	x0, 422000 <ferror@plt+0x20000>
  407470:	add	x0, x0, #0x338
  407474:	ldr	x0, [x0]
  407478:	bl	40c9fc <ferror@plt+0xa9fc>
  40747c:	cmp	w0, #0x0
  407480:	b.eq	407538 <ferror@plt+0x5538>  // b.none
  407484:	adrp	x0, 422000 <ferror@plt+0x20000>
  407488:	add	x0, x0, #0x4c0
  40748c:	ldrb	w0, [x0]
  407490:	eor	w0, w0, #0x1
  407494:	and	w0, w0, #0xff
  407498:	cmp	w0, #0x0
  40749c:	b.ne	4074b0 <ferror@plt+0x54b0>  // b.any
  4074a0:	bl	401fa0 <__errno_location@plt>
  4074a4:	ldr	w0, [x0]
  4074a8:	cmp	w0, #0x20
  4074ac:	b.eq	407538 <ferror@plt+0x5538>  // b.none
  4074b0:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4074b4:	add	x0, x0, #0x4c8
  4074b8:	bl	401fd0 <gettext@plt>
  4074bc:	str	x0, [sp, #40]
  4074c0:	adrp	x0, 422000 <ferror@plt+0x20000>
  4074c4:	add	x0, x0, #0x4b8
  4074c8:	ldr	x0, [x0]
  4074cc:	cmp	x0, #0x0
  4074d0:	b.eq	40750c <ferror@plt+0x550c>  // b.none
  4074d4:	bl	401fa0 <__errno_location@plt>
  4074d8:	ldr	w19, [x0]
  4074dc:	adrp	x0, 422000 <ferror@plt+0x20000>
  4074e0:	add	x0, x0, #0x4b8
  4074e4:	ldr	x0, [x0]
  4074e8:	bl	40abc4 <ferror@plt+0x8bc4>
  4074ec:	ldr	x4, [sp, #40]
  4074f0:	mov	x3, x0
  4074f4:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4074f8:	add	x2, x0, #0x4d8
  4074fc:	mov	w1, w19
  407500:	mov	w0, #0x0                   	// #0
  407504:	bl	401b60 <error@plt>
  407508:	b	407528 <ferror@plt+0x5528>
  40750c:	bl	401fa0 <__errno_location@plt>
  407510:	ldr	w1, [x0]
  407514:	ldr	x3, [sp, #40]
  407518:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40751c:	add	x2, x0, #0x4e0
  407520:	mov	w0, #0x0                   	// #0
  407524:	bl	401b60 <error@plt>
  407528:	adrp	x0, 422000 <ferror@plt+0x20000>
  40752c:	add	x0, x0, #0x2b8
  407530:	ldr	w0, [x0]
  407534:	bl	401b10 <_exit@plt>
  407538:	adrp	x0, 422000 <ferror@plt+0x20000>
  40753c:	add	x0, x0, #0x320
  407540:	ldr	x0, [x0]
  407544:	bl	40c9fc <ferror@plt+0xa9fc>
  407548:	cmp	w0, #0x0
  40754c:	b.eq	407560 <ferror@plt+0x5560>  // b.none
  407550:	adrp	x0, 422000 <ferror@plt+0x20000>
  407554:	add	x0, x0, #0x2b8
  407558:	ldr	w0, [x0]
  40755c:	bl	401b10 <_exit@plt>
  407560:	nop
  407564:	ldr	x19, [sp, #16]
  407568:	ldp	x29, x30, [sp], #48
  40756c:	ret
  407570:	stp	x29, x30, [sp, #-64]!
  407574:	mov	x29, sp
  407578:	str	x0, [sp, #24]
  40757c:	ldr	x0, [sp, #24]
  407580:	bl	401bb0 <opendir@plt>
  407584:	str	x0, [sp, #56]
  407588:	ldr	x0, [sp, #56]
  40758c:	cmp	x0, #0x0
  407590:	b.eq	407638 <ferror@plt+0x5638>  // b.none
  407594:	ldr	x0, [sp, #56]
  407598:	bl	401ed0 <dirfd@plt>
  40759c:	str	w0, [sp, #40]
  4075a0:	ldr	w0, [sp, #40]
  4075a4:	cmp	w0, #0x0
  4075a8:	b.lt	407638 <ferror@plt+0x5638>  // b.tstop
  4075ac:	ldr	w0, [sp, #40]
  4075b0:	cmp	w0, #0x2
  4075b4:	b.gt	407638 <ferror@plt+0x5638>
  4075b8:	mov	w2, #0x3                   	// #3
  4075bc:	mov	w1, #0x406                 	// #1030
  4075c0:	ldr	w0, [sp, #40]
  4075c4:	bl	40c268 <ferror@plt+0xa268>
  4075c8:	str	w0, [sp, #36]
  4075cc:	ldr	w0, [sp, #36]
  4075d0:	cmp	w0, #0x0
  4075d4:	b.ge	4075ec <ferror@plt+0x55ec>  // b.tcont
  4075d8:	bl	401fa0 <__errno_location@plt>
  4075dc:	ldr	w0, [x0]
  4075e0:	str	w0, [sp, #44]
  4075e4:	str	xzr, [sp, #48]
  4075e8:	b	407618 <ferror@plt+0x5618>
  4075ec:	ldr	w0, [sp, #36]
  4075f0:	bl	401da0 <fdopendir@plt>
  4075f4:	str	x0, [sp, #48]
  4075f8:	bl	401fa0 <__errno_location@plt>
  4075fc:	ldr	w0, [x0]
  407600:	str	w0, [sp, #44]
  407604:	ldr	x0, [sp, #48]
  407608:	cmp	x0, #0x0
  40760c:	b.ne	407618 <ferror@plt+0x5618>  // b.any
  407610:	ldr	w0, [sp, #36]
  407614:	bl	401d60 <close@plt>
  407618:	ldr	x0, [sp, #56]
  40761c:	bl	401d50 <closedir@plt>
  407620:	bl	401fa0 <__errno_location@plt>
  407624:	mov	x1, x0
  407628:	ldr	w0, [sp, #44]
  40762c:	str	w0, [x1]
  407630:	ldr	x0, [sp, #48]
  407634:	str	x0, [sp, #56]
  407638:	ldr	x0, [sp, #56]
  40763c:	ldp	x29, x30, [sp], #64
  407640:	ret
  407644:	stp	x29, x30, [sp, #-256]!
  407648:	mov	x29, sp
  40764c:	str	x0, [sp, #24]
  407650:	str	w1, [sp, #20]
  407654:	str	x2, [sp, #208]
  407658:	str	x3, [sp, #216]
  40765c:	str	x4, [sp, #224]
  407660:	str	x5, [sp, #232]
  407664:	str	x6, [sp, #240]
  407668:	str	x7, [sp, #248]
  40766c:	str	q0, [sp, #80]
  407670:	str	q1, [sp, #96]
  407674:	str	q2, [sp, #112]
  407678:	str	q3, [sp, #128]
  40767c:	str	q4, [sp, #144]
  407680:	str	q5, [sp, #160]
  407684:	str	q6, [sp, #176]
  407688:	str	q7, [sp, #192]
  40768c:	str	wzr, [sp, #76]
  407690:	ldr	w0, [sp, #20]
  407694:	and	w0, w0, #0x40
  407698:	cmp	w0, #0x0
  40769c:	b.eq	407720 <ferror@plt+0x5720>  // b.none
  4076a0:	add	x0, sp, #0x100
  4076a4:	str	x0, [sp, #40]
  4076a8:	add	x0, sp, #0x100
  4076ac:	str	x0, [sp, #48]
  4076b0:	add	x0, sp, #0xd0
  4076b4:	str	x0, [sp, #56]
  4076b8:	mov	w0, #0xffffffd0            	// #-48
  4076bc:	str	w0, [sp, #64]
  4076c0:	mov	w0, #0xffffff80            	// #-128
  4076c4:	str	w0, [sp, #68]
  4076c8:	ldr	w1, [sp, #64]
  4076cc:	ldr	x0, [sp, #40]
  4076d0:	cmp	w1, #0x0
  4076d4:	b.lt	4076e8 <ferror@plt+0x56e8>  // b.tstop
  4076d8:	add	x1, x0, #0xb
  4076dc:	and	x1, x1, #0xfffffffffffffff8
  4076e0:	str	x1, [sp, #40]
  4076e4:	b	407718 <ferror@plt+0x5718>
  4076e8:	add	w2, w1, #0x8
  4076ec:	str	w2, [sp, #64]
  4076f0:	ldr	w2, [sp, #64]
  4076f4:	cmp	w2, #0x0
  4076f8:	b.le	40770c <ferror@plt+0x570c>
  4076fc:	add	x1, x0, #0xb
  407700:	and	x1, x1, #0xfffffffffffffff8
  407704:	str	x1, [sp, #40]
  407708:	b	407718 <ferror@plt+0x5718>
  40770c:	ldr	x2, [sp, #48]
  407710:	sxtw	x0, w1
  407714:	add	x0, x2, x0
  407718:	ldr	w0, [x0]
  40771c:	str	w0, [sp, #76]
  407720:	ldr	w2, [sp, #76]
  407724:	ldr	w1, [sp, #20]
  407728:	ldr	x0, [sp, #24]
  40772c:	bl	401c90 <open@plt>
  407730:	bl	40af24 <ferror@plt+0x8f24>
  407734:	ldp	x29, x30, [sp], #256
  407738:	ret
  40773c:	stp	x29, x30, [sp, #-112]!
  407740:	mov	x29, sp
  407744:	str	x0, [x29, #40]
  407748:	str	x1, [x29, #32]
  40774c:	str	x2, [x29, #24]
  407750:	str	x3, [x29, #16]
  407754:	ldr	x0, [x29, #24]
  407758:	str	x0, [x29, #64]
  40775c:	mov	x0, #0x0                   	// #0
  407760:	ldr	x1, [x29, #64]
  407764:	lsl	x1, x1, #3
  407768:	ldr	x2, [x29, #64]
  40776c:	lsr	x2, x2, #61
  407770:	cmp	x2, #0x0
  407774:	b.eq	40777c <ferror@plt+0x577c>  // b.none
  407778:	mov	x0, #0x1                   	// #1
  40777c:	cmp	x1, #0x0
  407780:	b.ge	407788 <ferror@plt+0x5788>  // b.tcont
  407784:	mov	x0, #0x1                   	// #1
  407788:	and	w0, w0, #0x1
  40778c:	and	w0, w0, #0xff
  407790:	eor	w0, w0, #0x1
  407794:	and	w0, w0, #0xff
  407798:	cmp	w0, #0x0
  40779c:	b.eq	4077fc <ferror@plt+0x57fc>  // b.none
  4077a0:	ldr	x0, [x29, #64]
  4077a4:	lsl	x0, x0, #3
  4077a8:	cmp	x0, #0xfa0
  4077ac:	b.hi	4077ec <ferror@plt+0x57ec>  // b.pmore
  4077b0:	ldr	x0, [x29, #64]
  4077b4:	add	x0, x0, #0x4
  4077b8:	lsl	x0, x0, #3
  4077bc:	sub	x0, x0, #0x1
  4077c0:	add	x0, x0, #0xf
  4077c4:	lsr	x0, x0, #4
  4077c8:	lsl	x0, x0, #4
  4077cc:	sub	sp, sp, x0
  4077d0:	mov	x0, sp
  4077d4:	add	x0, x0, #0xf
  4077d8:	lsr	x0, x0, #4
  4077dc:	lsl	x0, x0, #4
  4077e0:	add	x0, x0, #0x1f
  4077e4:	and	x0, x0, #0xffffffffffffffe0
  4077e8:	b	407800 <ferror@plt+0x5800>
  4077ec:	ldr	x0, [x29, #64]
  4077f0:	lsl	x0, x0, #3
  4077f4:	bl	40cb6c <ferror@plt+0xab6c>
  4077f8:	b	407800 <ferror@plt+0x5800>
  4077fc:	mov	x0, #0x0                   	// #0
  407800:	str	x0, [x29, #56]
  407804:	ldr	x0, [x29, #56]
  407808:	cmp	x0, #0x0
  40780c:	b.ne	407818 <ferror@plt+0x5818>  // b.any
  407810:	mov	w0, #0x0                   	// #0
  407814:	b	407a00 <ferror@plt+0x5a00>
  407818:	ldr	x0, [x29, #56]
  40781c:	add	x0, x0, #0x8
  407820:	mov	x1, #0x1                   	// #1
  407824:	str	x1, [x0]
  407828:	str	xzr, [x29, #96]
  40782c:	mov	x0, #0x2                   	// #2
  407830:	str	x0, [x29, #104]
  407834:	b	4078f4 <ferror@plt+0x58f4>
  407838:	ldr	x0, [x29, #104]
  40783c:	sub	x0, x0, #0x1
  407840:	ldr	x1, [x29, #32]
  407844:	add	x0, x1, x0
  407848:	ldrb	w0, [x0]
  40784c:	strb	w0, [x29, #55]
  407850:	ldr	x1, [x29, #32]
  407854:	ldr	x0, [x29, #96]
  407858:	add	x0, x1, x0
  40785c:	ldrb	w0, [x0]
  407860:	ldrb	w1, [x29, #55]
  407864:	cmp	w1, w0
  407868:	b.ne	40789c <ferror@plt+0x589c>  // b.any
  40786c:	ldr	x0, [x29, #96]
  407870:	add	x0, x0, #0x1
  407874:	str	x0, [x29, #96]
  407878:	ldr	x0, [x29, #104]
  40787c:	lsl	x0, x0, #3
  407880:	ldr	x1, [x29, #56]
  407884:	add	x0, x1, x0
  407888:	ldr	x2, [x29, #104]
  40788c:	ldr	x1, [x29, #96]
  407890:	sub	x1, x2, x1
  407894:	str	x1, [x0]
  407898:	b	4078e8 <ferror@plt+0x58e8>
  40789c:	ldr	x0, [x29, #96]
  4078a0:	cmp	x0, #0x0
  4078a4:	b.ne	4078c4 <ferror@plt+0x58c4>  // b.any
  4078a8:	ldr	x0, [x29, #104]
  4078ac:	lsl	x0, x0, #3
  4078b0:	ldr	x1, [x29, #56]
  4078b4:	add	x0, x1, x0
  4078b8:	ldr	x1, [x29, #104]
  4078bc:	str	x1, [x0]
  4078c0:	b	4078e8 <ferror@plt+0x58e8>
  4078c4:	ldr	x0, [x29, #96]
  4078c8:	lsl	x0, x0, #3
  4078cc:	ldr	x1, [x29, #56]
  4078d0:	add	x0, x1, x0
  4078d4:	ldr	x0, [x0]
  4078d8:	ldr	x1, [x29, #96]
  4078dc:	sub	x0, x1, x0
  4078e0:	str	x0, [x29, #96]
  4078e4:	b	407850 <ferror@plt+0x5850>
  4078e8:	ldr	x0, [x29, #104]
  4078ec:	add	x0, x0, #0x1
  4078f0:	str	x0, [x29, #104]
  4078f4:	ldr	x1, [x29, #104]
  4078f8:	ldr	x0, [x29, #64]
  4078fc:	cmp	x1, x0
  407900:	b.cc	407838 <ferror@plt+0x5838>  // b.lo, b.ul, b.last
  407904:	ldr	x0, [x29, #16]
  407908:	str	xzr, [x0]
  40790c:	str	xzr, [x29, #88]
  407910:	ldr	x0, [x29, #40]
  407914:	str	x0, [x29, #80]
  407918:	ldr	x0, [x29, #40]
  40791c:	str	x0, [x29, #72]
  407920:	b	4079e4 <ferror@plt+0x59e4>
  407924:	ldr	x1, [x29, #32]
  407928:	ldr	x0, [x29, #88]
  40792c:	add	x0, x1, x0
  407930:	ldrb	w1, [x0]
  407934:	ldr	x0, [x29, #72]
  407938:	ldrb	w0, [x0]
  40793c:	cmp	w1, w0
  407940:	b.ne	40797c <ferror@plt+0x597c>  // b.any
  407944:	ldr	x0, [x29, #88]
  407948:	add	x0, x0, #0x1
  40794c:	str	x0, [x29, #88]
  407950:	ldr	x0, [x29, #72]
  407954:	add	x0, x0, #0x1
  407958:	str	x0, [x29, #72]
  40795c:	ldr	x1, [x29, #88]
  407960:	ldr	x0, [x29, #64]
  407964:	cmp	x1, x0
  407968:	b.ne	4079e4 <ferror@plt+0x59e4>  // b.any
  40796c:	ldr	x0, [x29, #16]
  407970:	ldr	x1, [x29, #80]
  407974:	str	x1, [x0]
  407978:	b	4079f4 <ferror@plt+0x59f4>
  40797c:	ldr	x0, [x29, #88]
  407980:	cmp	x0, #0x0
  407984:	b.eq	4079cc <ferror@plt+0x59cc>  // b.none
  407988:	ldr	x0, [x29, #88]
  40798c:	lsl	x0, x0, #3
  407990:	ldr	x1, [x29, #56]
  407994:	add	x0, x1, x0
  407998:	ldr	x0, [x0]
  40799c:	ldr	x1, [x29, #80]
  4079a0:	add	x0, x1, x0
  4079a4:	str	x0, [x29, #80]
  4079a8:	ldr	x0, [x29, #88]
  4079ac:	lsl	x0, x0, #3
  4079b0:	ldr	x1, [x29, #56]
  4079b4:	add	x0, x1, x0
  4079b8:	ldr	x0, [x0]
  4079bc:	ldr	x1, [x29, #88]
  4079c0:	sub	x0, x1, x0
  4079c4:	str	x0, [x29, #88]
  4079c8:	b	4079e4 <ferror@plt+0x59e4>
  4079cc:	ldr	x0, [x29, #80]
  4079d0:	add	x0, x0, #0x1
  4079d4:	str	x0, [x29, #80]
  4079d8:	ldr	x0, [x29, #72]
  4079dc:	add	x0, x0, #0x1
  4079e0:	str	x0, [x29, #72]
  4079e4:	ldr	x0, [x29, #72]
  4079e8:	ldrb	w0, [x0]
  4079ec:	cmp	w0, #0x0
  4079f0:	b.ne	407924 <ferror@plt+0x5924>  // b.any
  4079f4:	ldr	x0, [x29, #56]
  4079f8:	bl	40cbf0 <ferror@plt+0xabf0>
  4079fc:	mov	w0, #0x1                   	// #1
  407a00:	mov	sp, x29
  407a04:	ldp	x29, x30, [sp], #112
  407a08:	ret
  407a0c:	stp	x29, x30, [sp, #-304]!
  407a10:	mov	x29, sp
  407a14:	stp	x20, x21, [sp, #16]
  407a18:	stp	x22, x23, [sp, #32]
  407a1c:	str	x0, [x29, #72]
  407a20:	str	x1, [x29, #64]
  407a24:	str	x2, [x29, #56]
  407a28:	ldr	x0, [x29, #64]
  407a2c:	bl	40cda4 <ferror@plt+0xada4>
  407a30:	str	x0, [x29, #256]
  407a34:	mov	x0, #0x0                   	// #0
  407a38:	ldr	x2, [x29, #256]
  407a3c:	mov	x1, #0x38                  	// #56
  407a40:	mul	x3, x2, x1
  407a44:	umulh	x1, x2, x1
  407a48:	mov	x20, x3
  407a4c:	mov	x21, x1
  407a50:	mov	x22, x21
  407a54:	mov	x23, #0x0                   	// #0
  407a58:	cmp	x22, #0x0
  407a5c:	b.eq	407a64 <ferror@plt+0x5a64>  // b.none
  407a60:	mov	x0, #0x1                   	// #1
  407a64:	cmp	x20, #0x0
  407a68:	b.ge	407a70 <ferror@plt+0x5a70>  // b.tcont
  407a6c:	mov	x0, #0x1                   	// #1
  407a70:	and	w0, w0, #0x1
  407a74:	and	w0, w0, #0xff
  407a78:	cmp	w0, #0x0
  407a7c:	b.ne	407afc <ferror@plt+0x5afc>  // b.any
  407a80:	ldr	x1, [x29, #256]
  407a84:	mov	x0, x1
  407a88:	lsl	x0, x0, #3
  407a8c:	sub	x0, x0, x1
  407a90:	lsl	x0, x0, #3
  407a94:	cmp	x0, #0xfa0
  407a98:	b.hi	407ae0 <ferror@plt+0x5ae0>  // b.pmore
  407a9c:	ldr	x1, [x29, #256]
  407aa0:	mov	x0, x1
  407aa4:	lsl	x0, x0, #3
  407aa8:	sub	x0, x0, x1
  407aac:	lsl	x0, x0, #3
  407ab0:	add	x0, x0, #0x1f
  407ab4:	add	x0, x0, #0xf
  407ab8:	lsr	x0, x0, #4
  407abc:	lsl	x0, x0, #4
  407ac0:	sub	sp, sp, x0
  407ac4:	mov	x0, sp
  407ac8:	add	x0, x0, #0xf
  407acc:	lsr	x0, x0, #4
  407ad0:	lsl	x0, x0, #4
  407ad4:	add	x0, x0, #0x1f
  407ad8:	and	x0, x0, #0xffffffffffffffe0
  407adc:	b	407b00 <ferror@plt+0x5b00>
  407ae0:	ldr	x1, [x29, #256]
  407ae4:	mov	x0, x1
  407ae8:	lsl	x0, x0, #3
  407aec:	sub	x0, x0, x1
  407af0:	lsl	x0, x0, #3
  407af4:	bl	40cb6c <ferror@plt+0xab6c>
  407af8:	b	407b00 <ferror@plt+0x5b00>
  407afc:	mov	x0, #0x0                   	// #0
  407b00:	str	x0, [x29, #248]
  407b04:	ldr	x0, [x29, #248]
  407b08:	cmp	x0, #0x0
  407b0c:	b.ne	407b18 <ferror@plt+0x5b18>  // b.any
  407b10:	mov	w0, #0x0                   	// #0
  407b14:	b	408104 <ferror@plt+0x6104>
  407b18:	ldr	x0, [x29, #248]
  407b1c:	str	x0, [x29, #240]
  407b20:	ldr	x1, [x29, #256]
  407b24:	mov	x0, x1
  407b28:	lsl	x0, x0, #1
  407b2c:	add	x0, x0, x1
  407b30:	lsl	x0, x0, #4
  407b34:	mov	x1, x0
  407b38:	ldr	x0, [x29, #240]
  407b3c:	add	x0, x0, x1
  407b40:	str	x0, [x29, #232]
  407b44:	ldr	x0, [x29, #232]
  407b48:	str	x0, [x29, #224]
  407b4c:	str	xzr, [x29, #296]
  407b50:	ldr	x0, [x29, #64]
  407b54:	str	x0, [x29, #168]
  407b58:	strb	wzr, [x29, #152]
  407b5c:	add	x0, x29, #0x98
  407b60:	add	x0, x0, #0x4
  407b64:	mov	x2, #0x8                   	// #8
  407b68:	mov	w1, #0x0                   	// #0
  407b6c:	bl	401cf0 <memset@plt>
  407b70:	strb	wzr, [x29, #164]
  407b74:	b	407bcc <ferror@plt+0x5bcc>
  407b78:	ldr	x1, [x29, #296]
  407b7c:	mov	x0, x1
  407b80:	lsl	x0, x0, #1
  407b84:	add	x0, x0, x1
  407b88:	lsl	x0, x0, #4
  407b8c:	mov	x1, x0
  407b90:	ldr	x0, [x29, #240]
  407b94:	add	x2, x0, x1
  407b98:	add	x0, x29, #0x98
  407b9c:	add	x0, x0, #0x10
  407ba0:	mov	x1, x0
  407ba4:	mov	x0, x2
  407ba8:	bl	40cc9c <ferror@plt+0xac9c>
  407bac:	ldr	x1, [x29, #168]
  407bb0:	ldr	x0, [x29, #176]
  407bb4:	add	x0, x1, x0
  407bb8:	str	x0, [x29, #168]
  407bbc:	strb	wzr, [x29, #164]
  407bc0:	ldr	x0, [x29, #296]
  407bc4:	add	x0, x0, #0x1
  407bc8:	str	x0, [x29, #296]
  407bcc:	add	x0, x29, #0x98
  407bd0:	bl	4087fc <ferror@plt+0x67fc>
  407bd4:	ldrb	w0, [x29, #184]
  407bd8:	eor	w0, w0, #0x1
  407bdc:	and	w0, w0, #0xff
  407be0:	cmp	w0, #0x0
  407be4:	b.ne	407bf4 <ferror@plt+0x5bf4>  // b.any
  407be8:	ldr	w0, [x29, #188]
  407bec:	cmp	w0, #0x0
  407bf0:	b.eq	407bfc <ferror@plt+0x5bfc>  // b.none
  407bf4:	mov	w0, #0x1                   	// #1
  407bf8:	b	407c00 <ferror@plt+0x5c00>
  407bfc:	mov	w0, #0x0                   	// #0
  407c00:	cmp	w0, #0x0
  407c04:	b.ne	407b78 <ferror@plt+0x5b78>  // b.any
  407c08:	ldr	x0, [x29, #224]
  407c0c:	add	x0, x0, #0x8
  407c10:	mov	x1, #0x1                   	// #1
  407c14:	str	x1, [x0]
  407c18:	str	xzr, [x29, #280]
  407c1c:	mov	x0, #0x2                   	// #2
  407c20:	str	x0, [x29, #288]
  407c24:	b	407de4 <ferror@plt+0x5de4>
  407c28:	ldr	x1, [x29, #288]
  407c2c:	mov	x0, x1
  407c30:	lsl	x0, x0, #1
  407c34:	add	x0, x0, x1
  407c38:	lsl	x0, x0, #4
  407c3c:	sub	x0, x0, #0x30
  407c40:	ldr	x1, [x29, #240]
  407c44:	add	x0, x1, x0
  407c48:	str	x0, [x29, #216]
  407c4c:	ldr	x0, [x29, #216]
  407c50:	ldrb	w0, [x0, #16]
  407c54:	cmp	w0, #0x0
  407c58:	b.eq	407cc4 <ferror@plt+0x5cc4>  // b.none
  407c5c:	ldr	x1, [x29, #280]
  407c60:	mov	x0, x1
  407c64:	lsl	x0, x0, #1
  407c68:	add	x0, x0, x1
  407c6c:	lsl	x0, x0, #4
  407c70:	mov	x1, x0
  407c74:	ldr	x0, [x29, #240]
  407c78:	add	x0, x0, x1
  407c7c:	ldrb	w0, [x0, #16]
  407c80:	cmp	w0, #0x0
  407c84:	b.eq	407cc4 <ferror@plt+0x5cc4>  // b.none
  407c88:	ldr	x0, [x29, #216]
  407c8c:	ldr	w2, [x0, #20]
  407c90:	ldr	x1, [x29, #280]
  407c94:	mov	x0, x1
  407c98:	lsl	x0, x0, #1
  407c9c:	add	x0, x0, x1
  407ca0:	lsl	x0, x0, #4
  407ca4:	mov	x1, x0
  407ca8:	ldr	x0, [x29, #240]
  407cac:	add	x0, x0, x1
  407cb0:	ldr	w0, [x0, #20]
  407cb4:	cmp	w2, w0
  407cb8:	cset	w0, eq  // eq = none
  407cbc:	and	w0, w0, #0xff
  407cc0:	b	407d54 <ferror@plt+0x5d54>
  407cc4:	ldr	x0, [x29, #216]
  407cc8:	ldr	x2, [x0, #8]
  407ccc:	ldr	x1, [x29, #280]
  407cd0:	mov	x0, x1
  407cd4:	lsl	x0, x0, #1
  407cd8:	add	x0, x0, x1
  407cdc:	lsl	x0, x0, #4
  407ce0:	mov	x1, x0
  407ce4:	ldr	x0, [x29, #240]
  407ce8:	add	x0, x0, x1
  407cec:	ldr	x0, [x0, #8]
  407cf0:	cmp	x2, x0
  407cf4:	b.ne	407d48 <ferror@plt+0x5d48>  // b.any
  407cf8:	ldr	x0, [x29, #216]
  407cfc:	ldr	x3, [x0]
  407d00:	ldr	x1, [x29, #280]
  407d04:	mov	x0, x1
  407d08:	lsl	x0, x0, #1
  407d0c:	add	x0, x0, x1
  407d10:	lsl	x0, x0, #4
  407d14:	mov	x1, x0
  407d18:	ldr	x0, [x29, #240]
  407d1c:	add	x0, x0, x1
  407d20:	ldr	x1, [x0]
  407d24:	ldr	x0, [x29, #216]
  407d28:	ldr	x0, [x0, #8]
  407d2c:	mov	x2, x0
  407d30:	mov	x0, x3
  407d34:	bl	401de0 <memcmp@plt>
  407d38:	cmp	w0, #0x0
  407d3c:	b.ne	407d48 <ferror@plt+0x5d48>  // b.any
  407d40:	mov	w0, #0x1                   	// #1
  407d44:	b	407d4c <ferror@plt+0x5d4c>
  407d48:	mov	w0, #0x0                   	// #0
  407d4c:	and	w0, w0, #0x1
  407d50:	and	w0, w0, #0xff
  407d54:	cmp	w0, #0x0
  407d58:	b.eq	407d8c <ferror@plt+0x5d8c>  // b.none
  407d5c:	ldr	x0, [x29, #280]
  407d60:	add	x0, x0, #0x1
  407d64:	str	x0, [x29, #280]
  407d68:	ldr	x0, [x29, #288]
  407d6c:	lsl	x0, x0, #3
  407d70:	ldr	x1, [x29, #224]
  407d74:	add	x0, x1, x0
  407d78:	ldr	x2, [x29, #288]
  407d7c:	ldr	x1, [x29, #280]
  407d80:	sub	x1, x2, x1
  407d84:	str	x1, [x0]
  407d88:	b	407dd8 <ferror@plt+0x5dd8>
  407d8c:	ldr	x0, [x29, #280]
  407d90:	cmp	x0, #0x0
  407d94:	b.ne	407db4 <ferror@plt+0x5db4>  // b.any
  407d98:	ldr	x0, [x29, #288]
  407d9c:	lsl	x0, x0, #3
  407da0:	ldr	x1, [x29, #224]
  407da4:	add	x0, x1, x0
  407da8:	ldr	x1, [x29, #288]
  407dac:	str	x1, [x0]
  407db0:	b	407dd8 <ferror@plt+0x5dd8>
  407db4:	ldr	x0, [x29, #280]
  407db8:	lsl	x0, x0, #3
  407dbc:	ldr	x1, [x29, #224]
  407dc0:	add	x0, x1, x0
  407dc4:	ldr	x0, [x0]
  407dc8:	ldr	x1, [x29, #280]
  407dcc:	sub	x0, x1, x0
  407dd0:	str	x0, [x29, #280]
  407dd4:	b	407c4c <ferror@plt+0x5c4c>
  407dd8:	ldr	x0, [x29, #288]
  407ddc:	add	x0, x0, #0x1
  407de0:	str	x0, [x29, #288]
  407de4:	ldr	x1, [x29, #288]
  407de8:	ldr	x0, [x29, #256]
  407dec:	cmp	x1, x0
  407df0:	b.cc	407c28 <ferror@plt+0x5c28>  // b.lo, b.ul, b.last
  407df4:	ldr	x0, [x29, #56]
  407df8:	str	xzr, [x0]
  407dfc:	str	xzr, [x29, #272]
  407e00:	ldr	x0, [x29, #72]
  407e04:	str	x0, [x29, #104]
  407e08:	strb	wzr, [x29, #88]
  407e0c:	add	x0, x29, #0x58
  407e10:	add	x0, x0, #0x4
  407e14:	mov	x2, #0x8                   	// #8
  407e18:	mov	w1, #0x0                   	// #0
  407e1c:	bl	401cf0 <memset@plt>
  407e20:	strb	wzr, [x29, #100]
  407e24:	ldr	x0, [x29, #72]
  407e28:	str	x0, [x29, #168]
  407e2c:	strb	wzr, [x29, #152]
  407e30:	add	x0, x29, #0x98
  407e34:	add	x0, x0, #0x4
  407e38:	mov	x2, #0x8                   	// #8
  407e3c:	mov	w1, #0x0                   	// #0
  407e40:	bl	401cf0 <memset@plt>
  407e44:	strb	wzr, [x29, #164]
  407e48:	b	4080bc <ferror@plt+0x60bc>
  407e4c:	ldr	x1, [x29, #272]
  407e50:	mov	x0, x1
  407e54:	lsl	x0, x0, #1
  407e58:	add	x0, x0, x1
  407e5c:	lsl	x0, x0, #4
  407e60:	mov	x1, x0
  407e64:	ldr	x0, [x29, #240]
  407e68:	add	x0, x0, x1
  407e6c:	ldrb	w0, [x0, #16]
  407e70:	cmp	w0, #0x0
  407e74:	b.eq	407ebc <ferror@plt+0x5ebc>  // b.none
  407e78:	ldrb	w0, [x29, #184]
  407e7c:	cmp	w0, #0x0
  407e80:	b.eq	407ebc <ferror@plt+0x5ebc>  // b.none
  407e84:	ldr	x1, [x29, #272]
  407e88:	mov	x0, x1
  407e8c:	lsl	x0, x0, #1
  407e90:	add	x0, x0, x1
  407e94:	lsl	x0, x0, #4
  407e98:	mov	x1, x0
  407e9c:	ldr	x0, [x29, #240]
  407ea0:	add	x0, x0, x1
  407ea4:	ldr	w1, [x0, #20]
  407ea8:	ldr	w0, [x29, #188]
  407eac:	cmp	w1, w0
  407eb0:	cset	w0, eq  // eq = none
  407eb4:	and	w0, w0, #0xff
  407eb8:	b	407f64 <ferror@plt+0x5f64>
  407ebc:	ldr	x1, [x29, #272]
  407ec0:	mov	x0, x1
  407ec4:	lsl	x0, x0, #1
  407ec8:	add	x0, x0, x1
  407ecc:	lsl	x0, x0, #4
  407ed0:	mov	x1, x0
  407ed4:	ldr	x0, [x29, #240]
  407ed8:	add	x0, x0, x1
  407edc:	ldr	x1, [x0, #8]
  407ee0:	ldr	x0, [x29, #176]
  407ee4:	cmp	x1, x0
  407ee8:	b.ne	407f58 <ferror@plt+0x5f58>  // b.any
  407eec:	ldr	x1, [x29, #272]
  407ef0:	mov	x0, x1
  407ef4:	lsl	x0, x0, #1
  407ef8:	add	x0, x0, x1
  407efc:	lsl	x0, x0, #4
  407f00:	mov	x1, x0
  407f04:	ldr	x0, [x29, #240]
  407f08:	add	x0, x0, x1
  407f0c:	ldr	x3, [x0]
  407f10:	ldr	x4, [x29, #168]
  407f14:	ldr	x1, [x29, #272]
  407f18:	mov	x0, x1
  407f1c:	lsl	x0, x0, #1
  407f20:	add	x0, x0, x1
  407f24:	lsl	x0, x0, #4
  407f28:	mov	x1, x0
  407f2c:	ldr	x0, [x29, #240]
  407f30:	add	x0, x0, x1
  407f34:	ldr	x0, [x0, #8]
  407f38:	mov	x2, x0
  407f3c:	mov	x1, x4
  407f40:	mov	x0, x3
  407f44:	bl	401de0 <memcmp@plt>
  407f48:	cmp	w0, #0x0
  407f4c:	b.ne	407f58 <ferror@plt+0x5f58>  // b.any
  407f50:	mov	w0, #0x1                   	// #1
  407f54:	b	407f5c <ferror@plt+0x5f5c>
  407f58:	mov	w0, #0x0                   	// #0
  407f5c:	and	w0, w0, #0x1
  407f60:	and	w0, w0, #0xff
  407f64:	cmp	w0, #0x0
  407f68:	b.eq	407fac <ferror@plt+0x5fac>  // b.none
  407f6c:	ldr	x0, [x29, #272]
  407f70:	add	x0, x0, #0x1
  407f74:	str	x0, [x29, #272]
  407f78:	ldr	x1, [x29, #168]
  407f7c:	ldr	x0, [x29, #176]
  407f80:	add	x0, x1, x0
  407f84:	str	x0, [x29, #168]
  407f88:	strb	wzr, [x29, #164]
  407f8c:	ldr	x1, [x29, #272]
  407f90:	ldr	x0, [x29, #256]
  407f94:	cmp	x1, x0
  407f98:	b.ne	4080bc <ferror@plt+0x60bc>  // b.any
  407f9c:	ldr	x1, [x29, #104]
  407fa0:	ldr	x0, [x29, #56]
  407fa4:	str	x1, [x0]
  407fa8:	b	4080f8 <ferror@plt+0x60f8>
  407fac:	ldr	x0, [x29, #272]
  407fb0:	cmp	x0, #0x0
  407fb4:	b.eq	408054 <ferror@plt+0x6054>  // b.none
  407fb8:	ldr	x0, [x29, #272]
  407fbc:	lsl	x0, x0, #3
  407fc0:	ldr	x1, [x29, #224]
  407fc4:	add	x0, x1, x0
  407fc8:	ldr	x0, [x0]
  407fcc:	str	x0, [x29, #264]
  407fd0:	ldr	x1, [x29, #272]
  407fd4:	ldr	x0, [x29, #264]
  407fd8:	sub	x0, x1, x0
  407fdc:	str	x0, [x29, #272]
  407fe0:	b	408044 <ferror@plt+0x6044>
  407fe4:	add	x0, x29, #0x58
  407fe8:	bl	4087fc <ferror@plt+0x67fc>
  407fec:	ldrb	w0, [x29, #120]
  407ff0:	eor	w0, w0, #0x1
  407ff4:	and	w0, w0, #0xff
  407ff8:	cmp	w0, #0x0
  407ffc:	b.ne	40800c <ferror@plt+0x600c>  // b.any
  408000:	ldr	w0, [x29, #124]
  408004:	cmp	w0, #0x0
  408008:	b.eq	408014 <ferror@plt+0x6014>  // b.none
  40800c:	mov	w0, #0x1                   	// #1
  408010:	b	408018 <ferror@plt+0x6018>
  408014:	mov	w0, #0x0                   	// #0
  408018:	cmp	w0, #0x0
  40801c:	b.ne	408024 <ferror@plt+0x6024>  // b.any
  408020:	bl	401dc0 <abort@plt>
  408024:	ldr	x1, [x29, #104]
  408028:	ldr	x0, [x29, #112]
  40802c:	add	x0, x1, x0
  408030:	str	x0, [x29, #104]
  408034:	strb	wzr, [x29, #100]
  408038:	ldr	x0, [x29, #264]
  40803c:	sub	x0, x0, #0x1
  408040:	str	x0, [x29, #264]
  408044:	ldr	x0, [x29, #264]
  408048:	cmp	x0, #0x0
  40804c:	b.ne	407fe4 <ferror@plt+0x5fe4>  // b.any
  408050:	b	4080bc <ferror@plt+0x60bc>
  408054:	add	x0, x29, #0x58
  408058:	bl	4087fc <ferror@plt+0x67fc>
  40805c:	ldrb	w0, [x29, #120]
  408060:	eor	w0, w0, #0x1
  408064:	and	w0, w0, #0xff
  408068:	cmp	w0, #0x0
  40806c:	b.ne	40807c <ferror@plt+0x607c>  // b.any
  408070:	ldr	w0, [x29, #124]
  408074:	cmp	w0, #0x0
  408078:	b.eq	408084 <ferror@plt+0x6084>  // b.none
  40807c:	mov	w0, #0x1                   	// #1
  408080:	b	408088 <ferror@plt+0x6088>
  408084:	mov	w0, #0x0                   	// #0
  408088:	cmp	w0, #0x0
  40808c:	b.ne	408094 <ferror@plt+0x6094>  // b.any
  408090:	bl	401dc0 <abort@plt>
  408094:	ldr	x1, [x29, #104]
  408098:	ldr	x0, [x29, #112]
  40809c:	add	x0, x1, x0
  4080a0:	str	x0, [x29, #104]
  4080a4:	strb	wzr, [x29, #100]
  4080a8:	ldr	x1, [x29, #168]
  4080ac:	ldr	x0, [x29, #176]
  4080b0:	add	x0, x1, x0
  4080b4:	str	x0, [x29, #168]
  4080b8:	strb	wzr, [x29, #164]
  4080bc:	add	x0, x29, #0x98
  4080c0:	bl	4087fc <ferror@plt+0x67fc>
  4080c4:	ldrb	w0, [x29, #184]
  4080c8:	eor	w0, w0, #0x1
  4080cc:	and	w0, w0, #0xff
  4080d0:	cmp	w0, #0x0
  4080d4:	b.ne	4080e4 <ferror@plt+0x60e4>  // b.any
  4080d8:	ldr	w0, [x29, #188]
  4080dc:	cmp	w0, #0x0
  4080e0:	b.eq	4080ec <ferror@plt+0x60ec>  // b.none
  4080e4:	mov	w0, #0x1                   	// #1
  4080e8:	b	4080f0 <ferror@plt+0x60f0>
  4080ec:	mov	w0, #0x0                   	// #0
  4080f0:	cmp	w0, #0x0
  4080f4:	b.ne	407e4c <ferror@plt+0x5e4c>  // b.any
  4080f8:	ldr	x0, [x29, #248]
  4080fc:	bl	40cbf0 <ferror@plt+0xabf0>
  408100:	mov	w0, #0x1                   	// #1
  408104:	mov	sp, x29
  408108:	ldp	x20, x21, [sp, #16]
  40810c:	ldp	x22, x23, [sp, #32]
  408110:	ldp	x29, x30, [sp], #304
  408114:	ret
  408118:	stp	x29, x30, [sp, #-496]!
  40811c:	mov	x29, sp
  408120:	str	x19, [sp, #16]
  408124:	str	x0, [sp, #40]
  408128:	str	x1, [sp, #32]
  40812c:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  408130:	cmp	x0, #0x1
  408134:	b.ls	4085f4 <ferror@plt+0x65f4>  // b.plast
  408138:	ldr	x0, [sp, #32]
  40813c:	str	x0, [sp, #72]
  408140:	strb	wzr, [sp, #56]
  408144:	add	x0, sp, #0x38
  408148:	add	x0, x0, #0x4
  40814c:	mov	x2, #0x8                   	// #8
  408150:	mov	w1, #0x0                   	// #0
  408154:	bl	401cf0 <memset@plt>
  408158:	strb	wzr, [sp, #68]
  40815c:	add	x0, sp, #0x38
  408160:	bl	4087fc <ferror@plt+0x67fc>
  408164:	ldrb	w0, [sp, #88]
  408168:	eor	w0, w0, #0x1
  40816c:	and	w0, w0, #0xff
  408170:	cmp	w0, #0x0
  408174:	b.ne	408184 <ferror@plt+0x6184>  // b.any
  408178:	ldr	w0, [sp, #92]
  40817c:	cmp	w0, #0x0
  408180:	b.eq	40818c <ferror@plt+0x618c>  // b.none
  408184:	mov	w0, #0x1                   	// #1
  408188:	b	408190 <ferror@plt+0x6190>
  40818c:	mov	w0, #0x0                   	// #0
  408190:	cmp	w0, #0x0
  408194:	b.eq	4085ec <ferror@plt+0x65ec>  // b.none
  408198:	mov	w0, #0x1                   	// #1
  40819c:	strb	w0, [sp, #495]
  4081a0:	str	xzr, [sp, #480]
  4081a4:	str	xzr, [sp, #472]
  4081a8:	str	xzr, [sp, #464]
  4081ac:	ldr	x0, [sp, #32]
  4081b0:	str	x0, [sp, #136]
  4081b4:	strb	wzr, [sp, #120]
  4081b8:	add	x0, sp, #0x78
  4081bc:	add	x0, x0, #0x4
  4081c0:	mov	x2, #0x8                   	// #8
  4081c4:	mov	w1, #0x0                   	// #0
  4081c8:	bl	401cf0 <memset@plt>
  4081cc:	strb	wzr, [sp, #132]
  4081d0:	ldr	x0, [sp, #40]
  4081d4:	str	x0, [sp, #200]
  4081d8:	strb	wzr, [sp, #184]
  4081dc:	add	x0, sp, #0xb8
  4081e0:	add	x0, x0, #0x4
  4081e4:	mov	x2, #0x8                   	// #8
  4081e8:	mov	w1, #0x0                   	// #0
  4081ec:	bl	401cf0 <memset@plt>
  4081f0:	strb	wzr, [sp, #196]
  4081f4:	add	x0, sp, #0xb8
  4081f8:	bl	4087fc <ferror@plt+0x67fc>
  4081fc:	ldrb	w0, [sp, #216]
  408200:	eor	w0, w0, #0x1
  408204:	and	w0, w0, #0xff
  408208:	cmp	w0, #0x0
  40820c:	b.ne	40821c <ferror@plt+0x621c>  // b.any
  408210:	ldr	w0, [sp, #220]
  408214:	cmp	w0, #0x0
  408218:	b.eq	408224 <ferror@plt+0x6224>  // b.none
  40821c:	mov	w0, #0x1                   	// #1
  408220:	b	408228 <ferror@plt+0x6228>
  408224:	mov	w0, #0x0                   	// #0
  408228:	cmp	w0, #0x0
  40822c:	b.ne	408238 <ferror@plt+0x6238>  // b.any
  408230:	mov	x0, #0x0                   	// #0
  408234:	b	4087f0 <ferror@plt+0x67f0>
  408238:	ldrb	w0, [sp, #495]
  40823c:	cmp	w0, #0x0
  408240:	b.eq	40835c <ferror@plt+0x635c>  // b.none
  408244:	ldr	x0, [sp, #480]
  408248:	cmp	x0, #0x9
  40824c:	b.ls	40835c <ferror@plt+0x635c>  // b.plast
  408250:	ldr	x1, [sp, #480]
  408254:	mov	x0, x1
  408258:	lsl	x0, x0, #2
  40825c:	add	x0, x0, x1
  408260:	ldr	x1, [sp, #472]
  408264:	cmp	x1, x0
  408268:	b.cc	40835c <ferror@plt+0x635c>  // b.lo, b.ul, b.last
  40826c:	ldr	x1, [sp, #472]
  408270:	ldr	x0, [sp, #464]
  408274:	sub	x0, x1, x0
  408278:	str	x0, [sp, #456]
  40827c:	b	4082a0 <ferror@plt+0x62a0>
  408280:	ldr	x1, [sp, #136]
  408284:	ldr	x0, [sp, #144]
  408288:	add	x0, x1, x0
  40828c:	str	x0, [sp, #136]
  408290:	strb	wzr, [sp, #132]
  408294:	ldr	x0, [sp, #456]
  408298:	sub	x0, x0, #0x1
  40829c:	str	x0, [sp, #456]
  4082a0:	ldr	x0, [sp, #456]
  4082a4:	cmp	x0, #0x0
  4082a8:	b.eq	4082e8 <ferror@plt+0x62e8>  // b.none
  4082ac:	add	x0, sp, #0x78
  4082b0:	bl	4087fc <ferror@plt+0x67fc>
  4082b4:	ldrb	w0, [sp, #152]
  4082b8:	eor	w0, w0, #0x1
  4082bc:	and	w0, w0, #0xff
  4082c0:	cmp	w0, #0x0
  4082c4:	b.ne	4082d4 <ferror@plt+0x62d4>  // b.any
  4082c8:	ldr	w0, [sp, #156]
  4082cc:	cmp	w0, #0x0
  4082d0:	b.eq	4082dc <ferror@plt+0x62dc>  // b.none
  4082d4:	mov	w0, #0x1                   	// #1
  4082d8:	b	4082e0 <ferror@plt+0x62e0>
  4082dc:	mov	w0, #0x0                   	// #0
  4082e0:	cmp	w0, #0x0
  4082e4:	b.ne	408280 <ferror@plt+0x6280>  // b.any
  4082e8:	ldr	x0, [sp, #472]
  4082ec:	str	x0, [sp, #464]
  4082f0:	add	x0, sp, #0x78
  4082f4:	bl	4087fc <ferror@plt+0x67fc>
  4082f8:	ldrb	w0, [sp, #152]
  4082fc:	eor	w0, w0, #0x1
  408300:	and	w0, w0, #0xff
  408304:	cmp	w0, #0x0
  408308:	b.ne	408318 <ferror@plt+0x6318>  // b.any
  40830c:	ldr	w0, [sp, #156]
  408310:	cmp	w0, #0x0
  408314:	b.eq	408320 <ferror@plt+0x6320>  // b.none
  408318:	mov	w0, #0x1                   	// #1
  40831c:	b	408324 <ferror@plt+0x6324>
  408320:	mov	w0, #0x0                   	// #0
  408324:	cmp	w0, #0x0
  408328:	b.ne	40835c <ferror@plt+0x635c>  // b.any
  40832c:	add	x0, sp, #0x180
  408330:	mov	x2, x0
  408334:	ldr	x1, [sp, #32]
  408338:	ldr	x0, [sp, #40]
  40833c:	bl	407a0c <ferror@plt+0x5a0c>
  408340:	strb	w0, [sp, #397]
  408344:	ldrb	w0, [sp, #397]
  408348:	cmp	w0, #0x0
  40834c:	b.eq	408358 <ferror@plt+0x6358>  // b.none
  408350:	ldr	x0, [sp, #384]
  408354:	b	4087f0 <ferror@plt+0x67f0>
  408358:	strb	wzr, [sp, #495]
  40835c:	ldr	x0, [sp, #480]
  408360:	add	x0, x0, #0x1
  408364:	str	x0, [sp, #480]
  408368:	ldr	x0, [sp, #472]
  40836c:	add	x0, x0, #0x1
  408370:	str	x0, [sp, #472]
  408374:	ldrb	w0, [sp, #216]
  408378:	cmp	w0, #0x0
  40837c:	b.eq	4083a4 <ferror@plt+0x63a4>  // b.none
  408380:	ldrb	w0, [sp, #88]
  408384:	cmp	w0, #0x0
  408388:	b.eq	4083a4 <ferror@plt+0x63a4>  // b.none
  40838c:	ldr	w1, [sp, #220]
  408390:	ldr	w0, [sp, #92]
  408394:	cmp	w1, w0
  408398:	cset	w0, eq  // eq = none
  40839c:	and	w0, w0, #0xff
  4083a0:	b	4083e0 <ferror@plt+0x63e0>
  4083a4:	ldr	x1, [sp, #208]
  4083a8:	ldr	x0, [sp, #80]
  4083ac:	cmp	x1, x0
  4083b0:	b.ne	4083d4 <ferror@plt+0x63d4>  // b.any
  4083b4:	ldr	x0, [sp, #200]
  4083b8:	ldr	x1, [sp, #72]
  4083bc:	ldr	x2, [sp, #208]
  4083c0:	bl	401de0 <memcmp@plt>
  4083c4:	cmp	w0, #0x0
  4083c8:	b.ne	4083d4 <ferror@plt+0x63d4>  // b.any
  4083cc:	mov	w0, #0x1                   	// #1
  4083d0:	b	4083d8 <ferror@plt+0x63d8>
  4083d4:	mov	w0, #0x0                   	// #0
  4083d8:	and	w0, w0, #0x1
  4083dc:	and	w0, w0, #0xff
  4083e0:	cmp	w0, #0x0
  4083e4:	b.eq	4085d4 <ferror@plt+0x65d4>  // b.none
  4083e8:	add	x0, sp, #0xf8
  4083ec:	add	x1, sp, #0xb8
  4083f0:	ldp	x2, x3, [x1]
  4083f4:	stp	x2, x3, [x0]
  4083f8:	ldp	x2, x3, [x1, #16]
  4083fc:	stp	x2, x3, [x0, #16]
  408400:	ldp	x2, x3, [x1, #32]
  408404:	stp	x2, x3, [x0, #32]
  408408:	ldp	x2, x3, [x1, #48]
  40840c:	stp	x2, x3, [x0, #48]
  408410:	ldr	x1, [sp, #264]
  408414:	ldr	x0, [sp, #272]
  408418:	add	x0, x1, x0
  40841c:	str	x0, [sp, #264]
  408420:	strb	wzr, [sp, #260]
  408424:	ldr	x0, [sp, #32]
  408428:	str	x0, [sp, #328]
  40842c:	strb	wzr, [sp, #312]
  408430:	add	x0, sp, #0x138
  408434:	add	x0, x0, #0x4
  408438:	mov	x2, #0x8                   	// #8
  40843c:	mov	w1, #0x0                   	// #0
  408440:	bl	401cf0 <memset@plt>
  408444:	strb	wzr, [sp, #324]
  408448:	add	x0, sp, #0x138
  40844c:	bl	4087fc <ferror@plt+0x67fc>
  408450:	ldrb	w0, [sp, #344]
  408454:	eor	w0, w0, #0x1
  408458:	and	w0, w0, #0xff
  40845c:	cmp	w0, #0x0
  408460:	b.ne	408470 <ferror@plt+0x6470>  // b.any
  408464:	ldr	w0, [sp, #348]
  408468:	cmp	w0, #0x0
  40846c:	b.eq	408478 <ferror@plt+0x6478>  // b.none
  408470:	mov	w0, #0x1                   	// #1
  408474:	b	40847c <ferror@plt+0x647c>
  408478:	mov	w0, #0x0                   	// #0
  40847c:	cmp	w0, #0x0
  408480:	b.ne	408488 <ferror@plt+0x6488>  // b.any
  408484:	bl	401dc0 <abort@plt>
  408488:	ldr	x1, [sp, #328]
  40848c:	ldr	x0, [sp, #336]
  408490:	add	x0, x1, x0
  408494:	str	x0, [sp, #328]
  408498:	strb	wzr, [sp, #324]
  40849c:	add	x0, sp, #0x138
  4084a0:	bl	4087fc <ferror@plt+0x67fc>
  4084a4:	ldrb	w0, [sp, #344]
  4084a8:	eor	w0, w0, #0x1
  4084ac:	and	w0, w0, #0xff
  4084b0:	cmp	w0, #0x0
  4084b4:	b.ne	4084c4 <ferror@plt+0x64c4>  // b.any
  4084b8:	ldr	w0, [sp, #348]
  4084bc:	cmp	w0, #0x0
  4084c0:	b.eq	4084cc <ferror@plt+0x64cc>  // b.none
  4084c4:	mov	w0, #0x1                   	// #1
  4084c8:	b	4084d0 <ferror@plt+0x64d0>
  4084cc:	mov	w0, #0x0                   	// #0
  4084d0:	cmp	w0, #0x0
  4084d4:	b.ne	4084e0 <ferror@plt+0x64e0>  // b.any
  4084d8:	ldr	x0, [sp, #200]
  4084dc:	b	4087f0 <ferror@plt+0x67f0>
  4084e0:	add	x0, sp, #0xf8
  4084e4:	bl	4087fc <ferror@plt+0x67fc>
  4084e8:	ldrb	w0, [sp, #280]
  4084ec:	eor	w0, w0, #0x1
  4084f0:	and	w0, w0, #0xff
  4084f4:	cmp	w0, #0x0
  4084f8:	b.ne	408508 <ferror@plt+0x6508>  // b.any
  4084fc:	ldr	w0, [sp, #284]
  408500:	cmp	w0, #0x0
  408504:	b.eq	408510 <ferror@plt+0x6510>  // b.none
  408508:	mov	w0, #0x1                   	// #1
  40850c:	b	408514 <ferror@plt+0x6514>
  408510:	mov	w0, #0x0                   	// #0
  408514:	cmp	w0, #0x0
  408518:	b.ne	408524 <ferror@plt+0x6524>  // b.any
  40851c:	mov	x0, #0x0                   	// #0
  408520:	b	4087f0 <ferror@plt+0x67f0>
  408524:	ldr	x0, [sp, #472]
  408528:	add	x0, x0, #0x1
  40852c:	str	x0, [sp, #472]
  408530:	ldrb	w0, [sp, #280]
  408534:	cmp	w0, #0x0
  408538:	b.eq	408560 <ferror@plt+0x6560>  // b.none
  40853c:	ldrb	w0, [sp, #344]
  408540:	cmp	w0, #0x0
  408544:	b.eq	408560 <ferror@plt+0x6560>  // b.none
  408548:	ldr	w1, [sp, #284]
  40854c:	ldr	w0, [sp, #348]
  408550:	cmp	w1, w0
  408554:	cset	w0, ne  // ne = any
  408558:	and	w0, w0, #0xff
  40855c:	b	40859c <ferror@plt+0x659c>
  408560:	ldr	x1, [sp, #272]
  408564:	ldr	x0, [sp, #336]
  408568:	cmp	x1, x0
  40856c:	b.ne	408588 <ferror@plt+0x6588>  // b.any
  408570:	ldr	x0, [sp, #264]
  408574:	ldr	x1, [sp, #328]
  408578:	ldr	x2, [sp, #272]
  40857c:	bl	401de0 <memcmp@plt>
  408580:	cmp	w0, #0x0
  408584:	b.eq	408590 <ferror@plt+0x6590>  // b.none
  408588:	mov	w0, #0x1                   	// #1
  40858c:	b	408594 <ferror@plt+0x6594>
  408590:	mov	w0, #0x0                   	// #0
  408594:	and	w0, w0, #0x1
  408598:	and	w0, w0, #0xff
  40859c:	cmp	w0, #0x0
  4085a0:	b.ne	4085d0 <ferror@plt+0x65d0>  // b.any
  4085a4:	ldr	x1, [sp, #264]
  4085a8:	ldr	x0, [sp, #272]
  4085ac:	add	x0, x1, x0
  4085b0:	str	x0, [sp, #264]
  4085b4:	strb	wzr, [sp, #260]
  4085b8:	ldr	x1, [sp, #328]
  4085bc:	ldr	x0, [sp, #336]
  4085c0:	add	x0, x1, x0
  4085c4:	str	x0, [sp, #328]
  4085c8:	strb	wzr, [sp, #324]
  4085cc:	b	40849c <ferror@plt+0x649c>
  4085d0:	nop
  4085d4:	ldr	x1, [sp, #200]
  4085d8:	ldr	x0, [sp, #208]
  4085dc:	add	x0, x1, x0
  4085e0:	str	x0, [sp, #200]
  4085e4:	strb	wzr, [sp, #196]
  4085e8:	b	4081f4 <ferror@plt+0x61f4>
  4085ec:	ldr	x0, [sp, #40]
  4085f0:	b	4087f0 <ferror@plt+0x67f0>
  4085f4:	ldr	x0, [sp, #32]
  4085f8:	ldrb	w0, [x0]
  4085fc:	cmp	w0, #0x0
  408600:	b.eq	4087ec <ferror@plt+0x67ec>  // b.none
  408604:	mov	w0, #0x1                   	// #1
  408608:	strb	w0, [sp, #455]
  40860c:	str	xzr, [sp, #440]
  408610:	str	xzr, [sp, #432]
  408614:	str	xzr, [sp, #424]
  408618:	ldr	x0, [sp, #32]
  40861c:	str	x0, [sp, #416]
  408620:	ldr	x0, [sp, #32]
  408624:	add	x1, x0, #0x1
  408628:	str	x1, [sp, #32]
  40862c:	ldrb	w0, [x0]
  408630:	strb	w0, [sp, #399]
  408634:	ldr	x0, [sp, #40]
  408638:	ldrb	w0, [x0]
  40863c:	cmp	w0, #0x0
  408640:	b.ne	40864c <ferror@plt+0x664c>  // b.any
  408644:	mov	x0, #0x0                   	// #0
  408648:	b	4087f0 <ferror@plt+0x67f0>
  40864c:	ldrb	w0, [sp, #455]
  408650:	cmp	w0, #0x0
  408654:	b.eq	408728 <ferror@plt+0x6728>  // b.none
  408658:	ldr	x0, [sp, #440]
  40865c:	cmp	x0, #0x9
  408660:	b.ls	408728 <ferror@plt+0x6728>  // b.plast
  408664:	ldr	x1, [sp, #440]
  408668:	mov	x0, x1
  40866c:	lsl	x0, x0, #2
  408670:	add	x0, x0, x1
  408674:	ldr	x1, [sp, #432]
  408678:	cmp	x1, x0
  40867c:	b.cc	408728 <ferror@plt+0x6728>  // b.lo, b.ul, b.last
  408680:	ldr	x0, [sp, #416]
  408684:	cmp	x0, #0x0
  408688:	b.eq	4086d0 <ferror@plt+0x66d0>  // b.none
  40868c:	ldr	x1, [sp, #432]
  408690:	ldr	x0, [sp, #424]
  408694:	sub	x0, x1, x0
  408698:	mov	x1, x0
  40869c:	ldr	x0, [sp, #416]
  4086a0:	bl	401b70 <strnlen@plt>
  4086a4:	mov	x1, x0
  4086a8:	ldr	x0, [sp, #416]
  4086ac:	add	x0, x0, x1
  4086b0:	str	x0, [sp, #416]
  4086b4:	ldr	x0, [sp, #416]
  4086b8:	ldrb	w0, [x0]
  4086bc:	cmp	w0, #0x0
  4086c0:	b.ne	4086c8 <ferror@plt+0x66c8>  // b.any
  4086c4:	str	xzr, [sp, #416]
  4086c8:	ldr	x0, [sp, #432]
  4086cc:	str	x0, [sp, #424]
  4086d0:	ldr	x0, [sp, #416]
  4086d4:	cmp	x0, #0x0
  4086d8:	b.ne	408728 <ferror@plt+0x6728>  // b.any
  4086dc:	ldr	x0, [sp, #32]
  4086e0:	sub	x19, x0, #0x1
  4086e4:	ldr	x0, [sp, #32]
  4086e8:	sub	x0, x0, #0x1
  4086ec:	bl	401b30 <strlen@plt>
  4086f0:	mov	x1, x0
  4086f4:	add	x0, sp, #0x178
  4086f8:	mov	x3, x0
  4086fc:	mov	x2, x1
  408700:	mov	x1, x19
  408704:	ldr	x0, [sp, #40]
  408708:	bl	40773c <ferror@plt+0x573c>
  40870c:	strb	w0, [sp, #398]
  408710:	ldrb	w0, [sp, #398]
  408714:	cmp	w0, #0x0
  408718:	b.eq	408724 <ferror@plt+0x6724>  // b.none
  40871c:	ldr	x0, [sp, #376]
  408720:	b	4087f0 <ferror@plt+0x67f0>
  408724:	strb	wzr, [sp, #455]
  408728:	ldr	x0, [sp, #440]
  40872c:	add	x0, x0, #0x1
  408730:	str	x0, [sp, #440]
  408734:	ldr	x0, [sp, #432]
  408738:	add	x0, x0, #0x1
  40873c:	str	x0, [sp, #432]
  408740:	ldr	x0, [sp, #40]
  408744:	ldrb	w0, [x0]
  408748:	ldrb	w1, [sp, #399]
  40874c:	cmp	w1, w0
  408750:	b.ne	4087dc <ferror@plt+0x67dc>  // b.any
  408754:	ldr	x0, [sp, #40]
  408758:	add	x0, x0, #0x1
  40875c:	str	x0, [sp, #408]
  408760:	ldr	x0, [sp, #32]
  408764:	str	x0, [sp, #400]
  408768:	ldr	x0, [sp, #400]
  40876c:	ldrb	w0, [x0]
  408770:	cmp	w0, #0x0
  408774:	b.ne	408780 <ferror@plt+0x6780>  // b.any
  408778:	ldr	x0, [sp, #40]
  40877c:	b	4087f0 <ferror@plt+0x67f0>
  408780:	ldr	x0, [sp, #408]
  408784:	ldrb	w0, [x0]
  408788:	cmp	w0, #0x0
  40878c:	b.ne	408798 <ferror@plt+0x6798>  // b.any
  408790:	mov	x0, #0x0                   	// #0
  408794:	b	4087f0 <ferror@plt+0x67f0>
  408798:	ldr	x0, [sp, #432]
  40879c:	add	x0, x0, #0x1
  4087a0:	str	x0, [sp, #432]
  4087a4:	ldr	x0, [sp, #408]
  4087a8:	ldrb	w1, [x0]
  4087ac:	ldr	x0, [sp, #400]
  4087b0:	ldrb	w0, [x0]
  4087b4:	cmp	w1, w0
  4087b8:	b.ne	4087d8 <ferror@plt+0x67d8>  // b.any
  4087bc:	ldr	x0, [sp, #408]
  4087c0:	add	x0, x0, #0x1
  4087c4:	str	x0, [sp, #408]
  4087c8:	ldr	x0, [sp, #400]
  4087cc:	add	x0, x0, #0x1
  4087d0:	str	x0, [sp, #400]
  4087d4:	b	408768 <ferror@plt+0x6768>
  4087d8:	nop
  4087dc:	ldr	x0, [sp, #40]
  4087e0:	add	x0, x0, #0x1
  4087e4:	str	x0, [sp, #40]
  4087e8:	b	408634 <ferror@plt+0x6634>
  4087ec:	ldr	x0, [sp, #40]
  4087f0:	ldr	x19, [sp, #16]
  4087f4:	ldp	x29, x30, [sp], #496
  4087f8:	ret
  4087fc:	stp	x29, x30, [sp, #-64]!
  408800:	mov	x29, sp
  408804:	stp	x19, x20, [sp, #16]
  408808:	str	x21, [sp, #32]
  40880c:	str	x0, [sp, #56]
  408810:	ldr	x0, [sp, #56]
  408814:	ldrb	w0, [x0, #12]
  408818:	cmp	w0, #0x0
  40881c:	b.ne	408a30 <ferror@plt+0x6a30>  // b.any
  408820:	ldr	x0, [sp, #56]
  408824:	ldrb	w0, [x0]
  408828:	cmp	w0, #0x0
  40882c:	b.ne	4088c4 <ferror@plt+0x68c4>  // b.any
  408830:	ldr	x0, [sp, #56]
  408834:	ldr	x0, [x0, #16]
  408838:	ldrb	w0, [x0]
  40883c:	bl	40cd58 <ferror@plt+0xad58>
  408840:	and	w0, w0, #0xff
  408844:	cmp	w0, #0x0
  408848:	b.eq	408880 <ferror@plt+0x6880>  // b.none
  40884c:	ldr	x0, [sp, #56]
  408850:	mov	x1, #0x1                   	// #1
  408854:	str	x1, [x0, #24]
  408858:	ldr	x0, [sp, #56]
  40885c:	ldr	x0, [x0, #16]
  408860:	ldrb	w0, [x0]
  408864:	mov	w1, w0
  408868:	ldr	x0, [sp, #56]
  40886c:	str	w1, [x0, #36]
  408870:	ldr	x0, [sp, #56]
  408874:	mov	w1, #0x1                   	// #1
  408878:	strb	w1, [x0, #32]
  40887c:	b	408a20 <ferror@plt+0x6a20>
  408880:	ldr	x0, [sp, #56]
  408884:	add	x0, x0, #0x4
  408888:	bl	401dd0 <mbsinit@plt>
  40888c:	cmp	w0, #0x0
  408890:	b.ne	4088b4 <ferror@plt+0x68b4>  // b.any
  408894:	adrp	x0, 40f000 <ferror@plt+0xd000>
  408898:	add	x3, x0, #0x540
  40889c:	mov	w2, #0x96                  	// #150
  4088a0:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4088a4:	add	x1, x0, #0x4e8
  4088a8:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4088ac:	add	x0, x0, #0x4f8
  4088b0:	bl	401f90 <__assert_fail@plt>
  4088b4:	ldr	x0, [sp, #56]
  4088b8:	mov	w1, #0x1                   	// #1
  4088bc:	strb	w1, [x0]
  4088c0:	b	4088c8 <ferror@plt+0x68c8>
  4088c4:	nop
  4088c8:	ldr	x0, [sp, #56]
  4088cc:	add	x19, x0, #0x24
  4088d0:	ldr	x0, [sp, #56]
  4088d4:	ldr	x20, [x0, #16]
  4088d8:	ldr	x0, [sp, #56]
  4088dc:	ldr	x21, [x0, #16]
  4088e0:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  4088e4:	mov	x1, x0
  4088e8:	mov	x0, x21
  4088ec:	bl	40aed4 <ferror@plt+0x8ed4>
  4088f0:	mov	x1, x0
  4088f4:	ldr	x0, [sp, #56]
  4088f8:	add	x0, x0, #0x4
  4088fc:	mov	x3, x0
  408900:	mov	x2, x1
  408904:	mov	x1, x20
  408908:	mov	x0, x19
  40890c:	bl	40c8d0 <ferror@plt+0xa8d0>
  408910:	mov	x1, x0
  408914:	ldr	x0, [sp, #56]
  408918:	str	x1, [x0, #24]
  40891c:	ldr	x0, [sp, #56]
  408920:	ldr	x0, [x0, #24]
  408924:	cmn	x0, #0x1
  408928:	b.ne	408944 <ferror@plt+0x6944>  // b.any
  40892c:	ldr	x0, [sp, #56]
  408930:	mov	x1, #0x1                   	// #1
  408934:	str	x1, [x0, #24]
  408938:	ldr	x0, [sp, #56]
  40893c:	strb	wzr, [x0, #32]
  408940:	b	408a20 <ferror@plt+0x6a20>
  408944:	ldr	x0, [sp, #56]
  408948:	ldr	x0, [x0, #24]
  40894c:	cmn	x0, #0x2
  408950:	b.ne	408978 <ferror@plt+0x6978>  // b.any
  408954:	ldr	x0, [sp, #56]
  408958:	ldr	x0, [x0, #16]
  40895c:	bl	401b30 <strlen@plt>
  408960:	mov	x1, x0
  408964:	ldr	x0, [sp, #56]
  408968:	str	x1, [x0, #24]
  40896c:	ldr	x0, [sp, #56]
  408970:	strb	wzr, [x0, #32]
  408974:	b	408a20 <ferror@plt+0x6a20>
  408978:	ldr	x0, [sp, #56]
  40897c:	ldr	x0, [x0, #24]
  408980:	cmp	x0, #0x0
  408984:	b.ne	4089f8 <ferror@plt+0x69f8>  // b.any
  408988:	ldr	x0, [sp, #56]
  40898c:	mov	x1, #0x1                   	// #1
  408990:	str	x1, [x0, #24]
  408994:	ldr	x0, [sp, #56]
  408998:	ldr	x0, [x0, #16]
  40899c:	ldrb	w0, [x0]
  4089a0:	cmp	w0, #0x0
  4089a4:	b.eq	4089c8 <ferror@plt+0x69c8>  // b.none
  4089a8:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4089ac:	add	x3, x0, #0x540
  4089b0:	mov	w2, #0xb2                  	// #178
  4089b4:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4089b8:	add	x1, x0, #0x4e8
  4089bc:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4089c0:	add	x0, x0, #0x510
  4089c4:	bl	401f90 <__assert_fail@plt>
  4089c8:	ldr	x0, [sp, #56]
  4089cc:	ldr	w0, [x0, #36]
  4089d0:	cmp	w0, #0x0
  4089d4:	b.eq	4089f8 <ferror@plt+0x69f8>  // b.none
  4089d8:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4089dc:	add	x3, x0, #0x540
  4089e0:	mov	w2, #0xb3                  	// #179
  4089e4:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4089e8:	add	x1, x0, #0x4e8
  4089ec:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4089f0:	add	x0, x0, #0x528
  4089f4:	bl	401f90 <__assert_fail@plt>
  4089f8:	ldr	x0, [sp, #56]
  4089fc:	mov	w1, #0x1                   	// #1
  408a00:	strb	w1, [x0, #32]
  408a04:	ldr	x0, [sp, #56]
  408a08:	add	x0, x0, #0x4
  408a0c:	bl	401dd0 <mbsinit@plt>
  408a10:	cmp	w0, #0x0
  408a14:	b.eq	408a20 <ferror@plt+0x6a20>  // b.none
  408a18:	ldr	x0, [sp, #56]
  408a1c:	strb	wzr, [x0]
  408a20:	ldr	x0, [sp, #56]
  408a24:	mov	w1, #0x1                   	// #1
  408a28:	strb	w1, [x0, #12]
  408a2c:	b	408a34 <ferror@plt+0x6a34>
  408a30:	nop
  408a34:	ldp	x19, x20, [sp, #16]
  408a38:	ldr	x21, [sp, #32]
  408a3c:	ldp	x29, x30, [sp], #64
  408a40:	ret
  408a44:	sub	sp, sp, #0x10
  408a48:	str	x0, [sp, #8]
  408a4c:	str	x1, [sp]
  408a50:	ldr	x0, [sp, #8]
  408a54:	ldr	x1, [x0, #16]
  408a58:	ldr	x0, [sp]
  408a5c:	add	x1, x1, x0
  408a60:	ldr	x0, [sp, #8]
  408a64:	str	x1, [x0, #16]
  408a68:	nop
  408a6c:	add	sp, sp, #0x10
  408a70:	ret
  408a74:	stp	x29, x30, [sp, #-32]!
  408a78:	mov	x29, sp
  408a7c:	str	x0, [sp, #24]
  408a80:	str	x1, [sp, #16]
  408a84:	ldr	x0, [sp, #16]
  408a88:	ldrb	w1, [x0]
  408a8c:	ldr	x0, [sp, #24]
  408a90:	strb	w1, [x0]
  408a94:	ldr	x0, [sp, #24]
  408a98:	ldrb	w0, [x0]
  408a9c:	cmp	w0, #0x0
  408aa0:	b.eq	408ac0 <ferror@plt+0x6ac0>  // b.none
  408aa4:	ldr	x0, [sp, #24]
  408aa8:	add	x0, x0, #0x4
  408aac:	ldr	x1, [sp, #16]
  408ab0:	add	x1, x1, #0x4
  408ab4:	ldr	x1, [x1]
  408ab8:	str	x1, [x0]
  408abc:	b	408ad4 <ferror@plt+0x6ad4>
  408ac0:	ldr	x0, [sp, #24]
  408ac4:	add	x0, x0, #0x4
  408ac8:	mov	x2, #0x8                   	// #8
  408acc:	mov	w1, #0x0                   	// #0
  408ad0:	bl	401cf0 <memset@plt>
  408ad4:	ldr	x0, [sp, #16]
  408ad8:	ldrb	w1, [x0, #12]
  408adc:	ldr	x0, [sp, #24]
  408ae0:	strb	w1, [x0, #12]
  408ae4:	ldr	x0, [sp, #24]
  408ae8:	add	x2, x0, #0x10
  408aec:	ldr	x0, [sp, #16]
  408af0:	add	x0, x0, #0x10
  408af4:	mov	x1, x0
  408af8:	mov	x0, x2
  408afc:	bl	40cc9c <ferror@plt+0xac9c>
  408b00:	nop
  408b04:	ldp	x29, x30, [sp], #32
  408b08:	ret
  408b0c:	stp	x29, x30, [sp, #-48]!
  408b10:	mov	x29, sp
  408b14:	str	x0, [sp, #24]
  408b18:	ldr	x0, [sp, #24]
  408b1c:	cmp	x0, #0x0
  408b20:	b.ne	408b4c <ferror@plt+0x6b4c>  // b.any
  408b24:	adrp	x0, 422000 <ferror@plt+0x20000>
  408b28:	add	x0, x0, #0x320
  408b2c:	ldr	x0, [x0]
  408b30:	mov	x3, x0
  408b34:	mov	x2, #0x37                  	// #55
  408b38:	mov	x1, #0x1                   	// #1
  408b3c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  408b40:	add	x0, x0, #0x558
  408b44:	bl	401e90 <fwrite@plt>
  408b48:	bl	401dc0 <abort@plt>
  408b4c:	mov	w1, #0x2f                  	// #47
  408b50:	ldr	x0, [sp, #24]
  408b54:	bl	401d80 <strrchr@plt>
  408b58:	str	x0, [sp, #40]
  408b5c:	ldr	x0, [sp, #40]
  408b60:	cmp	x0, #0x0
  408b64:	b.eq	408b74 <ferror@plt+0x6b74>  // b.none
  408b68:	ldr	x0, [sp, #40]
  408b6c:	add	x0, x0, #0x1
  408b70:	b	408b78 <ferror@plt+0x6b78>
  408b74:	ldr	x0, [sp, #24]
  408b78:	str	x0, [sp, #32]
  408b7c:	ldr	x1, [sp, #32]
  408b80:	ldr	x0, [sp, #24]
  408b84:	sub	x0, x1, x0
  408b88:	cmp	x0, #0x6
  408b8c:	b.le	408bf4 <ferror@plt+0x6bf4>
  408b90:	ldr	x0, [sp, #32]
  408b94:	sub	x3, x0, #0x7
  408b98:	mov	x2, #0x7                   	// #7
  408b9c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  408ba0:	add	x1, x0, #0x590
  408ba4:	mov	x0, x3
  408ba8:	bl	401cc0 <strncmp@plt>
  408bac:	cmp	w0, #0x0
  408bb0:	b.ne	408bf4 <ferror@plt+0x6bf4>  // b.any
  408bb4:	ldr	x0, [sp, #32]
  408bb8:	str	x0, [sp, #24]
  408bbc:	mov	x2, #0x3                   	// #3
  408bc0:	adrp	x0, 40f000 <ferror@plt+0xd000>
  408bc4:	add	x1, x0, #0x598
  408bc8:	ldr	x0, [sp, #32]
  408bcc:	bl	401cc0 <strncmp@plt>
  408bd0:	cmp	w0, #0x0
  408bd4:	b.ne	408bf4 <ferror@plt+0x6bf4>  // b.any
  408bd8:	ldr	x0, [sp, #32]
  408bdc:	add	x0, x0, #0x3
  408be0:	str	x0, [sp, #24]
  408be4:	adrp	x0, 422000 <ferror@plt+0x20000>
  408be8:	add	x0, x0, #0x350
  408bec:	ldr	x1, [sp, #24]
  408bf0:	str	x1, [x0]
  408bf4:	adrp	x0, 422000 <ferror@plt+0x20000>
  408bf8:	add	x0, x0, #0x4c8
  408bfc:	ldr	x1, [sp, #24]
  408c00:	str	x1, [x0]
  408c04:	adrp	x0, 422000 <ferror@plt+0x20000>
  408c08:	add	x0, x0, #0x318
  408c0c:	ldr	x1, [sp, #24]
  408c10:	str	x1, [x0]
  408c14:	nop
  408c18:	ldp	x29, x30, [sp], #48
  408c1c:	ret
  408c20:	stp	x29, x30, [sp, #-48]!
  408c24:	mov	x29, sp
  408c28:	str	x0, [sp, #24]
  408c2c:	bl	401fa0 <__errno_location@plt>
  408c30:	ldr	w0, [x0]
  408c34:	str	w0, [sp, #44]
  408c38:	ldr	x0, [sp, #24]
  408c3c:	cmp	x0, #0x0
  408c40:	b.eq	408c4c <ferror@plt+0x6c4c>  // b.none
  408c44:	ldr	x0, [sp, #24]
  408c48:	b	408c54 <ferror@plt+0x6c54>
  408c4c:	adrp	x0, 422000 <ferror@plt+0x20000>
  408c50:	add	x0, x0, #0x4d0
  408c54:	mov	x1, #0x38                  	// #56
  408c58:	bl	40bb9c <ferror@plt+0x9b9c>
  408c5c:	str	x0, [sp, #32]
  408c60:	bl	401fa0 <__errno_location@plt>
  408c64:	mov	x1, x0
  408c68:	ldr	w0, [sp, #44]
  408c6c:	str	w0, [x1]
  408c70:	ldr	x0, [sp, #32]
  408c74:	ldp	x29, x30, [sp], #48
  408c78:	ret
  408c7c:	sub	sp, sp, #0x10
  408c80:	str	x0, [sp, #8]
  408c84:	ldr	x0, [sp, #8]
  408c88:	cmp	x0, #0x0
  408c8c:	b.eq	408c98 <ferror@plt+0x6c98>  // b.none
  408c90:	ldr	x0, [sp, #8]
  408c94:	b	408ca0 <ferror@plt+0x6ca0>
  408c98:	adrp	x0, 422000 <ferror@plt+0x20000>
  408c9c:	add	x0, x0, #0x4d0
  408ca0:	ldr	w0, [x0]
  408ca4:	add	sp, sp, #0x10
  408ca8:	ret
  408cac:	sub	sp, sp, #0x10
  408cb0:	str	x0, [sp, #8]
  408cb4:	str	w1, [sp, #4]
  408cb8:	ldr	x0, [sp, #8]
  408cbc:	cmp	x0, #0x0
  408cc0:	b.eq	408ccc <ferror@plt+0x6ccc>  // b.none
  408cc4:	ldr	x0, [sp, #8]
  408cc8:	b	408cd4 <ferror@plt+0x6cd4>
  408ccc:	adrp	x0, 422000 <ferror@plt+0x20000>
  408cd0:	add	x0, x0, #0x4d0
  408cd4:	ldr	w1, [sp, #4]
  408cd8:	str	w1, [x0]
  408cdc:	nop
  408ce0:	add	sp, sp, #0x10
  408ce4:	ret
  408ce8:	sub	sp, sp, #0x30
  408cec:	str	x0, [sp, #8]
  408cf0:	strb	w1, [sp, #7]
  408cf4:	str	w2, [sp]
  408cf8:	ldrb	w0, [sp, #7]
  408cfc:	strb	w0, [sp, #47]
  408d00:	ldr	x0, [sp, #8]
  408d04:	cmp	x0, #0x0
  408d08:	b.eq	408d14 <ferror@plt+0x6d14>  // b.none
  408d0c:	ldr	x0, [sp, #8]
  408d10:	b	408d1c <ferror@plt+0x6d1c>
  408d14:	adrp	x0, 422000 <ferror@plt+0x20000>
  408d18:	add	x0, x0, #0x4d0
  408d1c:	add	x1, x0, #0x8
  408d20:	ldrb	w0, [sp, #47]
  408d24:	lsr	w0, w0, #5
  408d28:	and	w0, w0, #0xff
  408d2c:	and	x0, x0, #0xff
  408d30:	lsl	x0, x0, #2
  408d34:	add	x0, x1, x0
  408d38:	str	x0, [sp, #32]
  408d3c:	ldrb	w0, [sp, #47]
  408d40:	and	w0, w0, #0x1f
  408d44:	str	w0, [sp, #28]
  408d48:	ldr	x0, [sp, #32]
  408d4c:	ldr	w1, [x0]
  408d50:	ldr	w0, [sp, #28]
  408d54:	lsr	w0, w1, w0
  408d58:	and	w0, w0, #0x1
  408d5c:	str	w0, [sp, #24]
  408d60:	ldr	x0, [sp, #32]
  408d64:	ldr	w0, [x0]
  408d68:	ldr	w1, [sp]
  408d6c:	and	w2, w1, #0x1
  408d70:	ldr	w1, [sp, #24]
  408d74:	eor	w2, w2, w1
  408d78:	ldr	w1, [sp, #28]
  408d7c:	lsl	w1, w2, w1
  408d80:	eor	w1, w0, w1
  408d84:	ldr	x0, [sp, #32]
  408d88:	str	w1, [x0]
  408d8c:	ldr	w0, [sp, #24]
  408d90:	add	sp, sp, #0x30
  408d94:	ret
  408d98:	sub	sp, sp, #0x20
  408d9c:	str	x0, [sp, #8]
  408da0:	str	w1, [sp, #4]
  408da4:	ldr	x0, [sp, #8]
  408da8:	cmp	x0, #0x0
  408dac:	b.ne	408dbc <ferror@plt+0x6dbc>  // b.any
  408db0:	adrp	x0, 422000 <ferror@plt+0x20000>
  408db4:	add	x0, x0, #0x4d0
  408db8:	str	x0, [sp, #8]
  408dbc:	ldr	x0, [sp, #8]
  408dc0:	ldr	w0, [x0, #4]
  408dc4:	str	w0, [sp, #28]
  408dc8:	ldr	x0, [sp, #8]
  408dcc:	ldr	w1, [sp, #4]
  408dd0:	str	w1, [x0, #4]
  408dd4:	ldr	w0, [sp, #28]
  408dd8:	add	sp, sp, #0x20
  408ddc:	ret
  408de0:	stp	x29, x30, [sp, #-48]!
  408de4:	mov	x29, sp
  408de8:	str	x0, [sp, #40]
  408dec:	str	x1, [sp, #32]
  408df0:	str	x2, [sp, #24]
  408df4:	ldr	x0, [sp, #40]
  408df8:	cmp	x0, #0x0
  408dfc:	b.ne	408e0c <ferror@plt+0x6e0c>  // b.any
  408e00:	adrp	x0, 422000 <ferror@plt+0x20000>
  408e04:	add	x0, x0, #0x4d0
  408e08:	str	x0, [sp, #40]
  408e0c:	ldr	x0, [sp, #40]
  408e10:	mov	w1, #0xa                   	// #10
  408e14:	str	w1, [x0]
  408e18:	ldr	x0, [sp, #32]
  408e1c:	cmp	x0, #0x0
  408e20:	b.eq	408e30 <ferror@plt+0x6e30>  // b.none
  408e24:	ldr	x0, [sp, #24]
  408e28:	cmp	x0, #0x0
  408e2c:	b.ne	408e34 <ferror@plt+0x6e34>  // b.any
  408e30:	bl	401dc0 <abort@plt>
  408e34:	ldr	x0, [sp, #40]
  408e38:	ldr	x1, [sp, #32]
  408e3c:	str	x1, [x0, #40]
  408e40:	ldr	x0, [sp, #40]
  408e44:	ldr	x1, [sp, #24]
  408e48:	str	x1, [x0, #48]
  408e4c:	nop
  408e50:	ldp	x29, x30, [sp], #48
  408e54:	ret
  408e58:	stp	x29, x30, [sp, #-96]!
  408e5c:	mov	x29, sp
  408e60:	mov	x1, x8
  408e64:	str	w0, [sp, #28]
  408e68:	stp	xzr, xzr, [sp, #40]
  408e6c:	stp	xzr, xzr, [sp, #56]
  408e70:	stp	xzr, xzr, [sp, #72]
  408e74:	str	xzr, [sp, #88]
  408e78:	ldr	w0, [sp, #28]
  408e7c:	cmp	w0, #0xa
  408e80:	b.ne	408e88 <ferror@plt+0x6e88>  // b.any
  408e84:	bl	401dc0 <abort@plt>
  408e88:	ldr	w0, [sp, #28]
  408e8c:	str	w0, [sp, #40]
  408e90:	add	x0, sp, #0x28
  408e94:	ldp	x2, x3, [x0]
  408e98:	stp	x2, x3, [x1]
  408e9c:	ldp	x2, x3, [x0, #16]
  408ea0:	stp	x2, x3, [x1, #16]
  408ea4:	ldp	x2, x3, [x0, #32]
  408ea8:	stp	x2, x3, [x1, #32]
  408eac:	ldr	x0, [x0, #48]
  408eb0:	str	x0, [x1, #48]
  408eb4:	ldp	x29, x30, [sp], #96
  408eb8:	ret
  408ebc:	stp	x29, x30, [sp, #-48]!
  408ec0:	mov	x29, sp
  408ec4:	str	x0, [sp, #24]
  408ec8:	str	w1, [sp, #20]
  408ecc:	ldr	x0, [sp, #24]
  408ed0:	bl	401fd0 <gettext@plt>
  408ed4:	str	x0, [sp, #40]
  408ed8:	ldr	x1, [sp, #40]
  408edc:	ldr	x0, [sp, #24]
  408ee0:	cmp	x1, x0
  408ee4:	b.eq	408ef0 <ferror@plt+0x6ef0>  // b.none
  408ee8:	ldr	x0, [sp, #40]
  408eec:	b	408f98 <ferror@plt+0x6f98>
  408ef0:	bl	40cb18 <ferror@plt+0xab18>
  408ef4:	str	x0, [sp, #32]
  408ef8:	adrp	x0, 40f000 <ferror@plt+0xd000>
  408efc:	add	x1, x0, #0x690
  408f00:	ldr	x0, [sp, #32]
  408f04:	bl	40c974 <ferror@plt+0xa974>
  408f08:	cmp	w0, #0x0
  408f0c:	b.ne	408f38 <ferror@plt+0x6f38>  // b.any
  408f10:	ldr	x0, [sp, #24]
  408f14:	ldrb	w0, [x0]
  408f18:	cmp	w0, #0x60
  408f1c:	b.ne	408f2c <ferror@plt+0x6f2c>  // b.any
  408f20:	adrp	x0, 40f000 <ferror@plt+0xd000>
  408f24:	add	x0, x0, #0x698
  408f28:	b	408f98 <ferror@plt+0x6f98>
  408f2c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  408f30:	add	x0, x0, #0x6a0
  408f34:	b	408f98 <ferror@plt+0x6f98>
  408f38:	adrp	x0, 40f000 <ferror@plt+0xd000>
  408f3c:	add	x1, x0, #0x6a8
  408f40:	ldr	x0, [sp, #32]
  408f44:	bl	40c974 <ferror@plt+0xa974>
  408f48:	cmp	w0, #0x0
  408f4c:	b.ne	408f78 <ferror@plt+0x6f78>  // b.any
  408f50:	ldr	x0, [sp, #24]
  408f54:	ldrb	w0, [x0]
  408f58:	cmp	w0, #0x60
  408f5c:	b.ne	408f6c <ferror@plt+0x6f6c>  // b.any
  408f60:	adrp	x0, 40f000 <ferror@plt+0xd000>
  408f64:	add	x0, x0, #0x6b0
  408f68:	b	408f98 <ferror@plt+0x6f98>
  408f6c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  408f70:	add	x0, x0, #0x6b8
  408f74:	b	408f98 <ferror@plt+0x6f98>
  408f78:	ldr	w0, [sp, #20]
  408f7c:	cmp	w0, #0x9
  408f80:	b.ne	408f90 <ferror@plt+0x6f90>  // b.any
  408f84:	adrp	x0, 40f000 <ferror@plt+0xd000>
  408f88:	add	x0, x0, #0x6c0
  408f8c:	b	408f98 <ferror@plt+0x6f98>
  408f90:	adrp	x0, 40f000 <ferror@plt+0xd000>
  408f94:	add	x0, x0, #0x6c8
  408f98:	ldp	x29, x30, [sp], #48
  408f9c:	ret
  408fa0:	sub	sp, sp, #0xf0
  408fa4:	stp	x29, x30, [sp, #16]
  408fa8:	add	x29, sp, #0x10
  408fac:	str	x19, [sp, #32]
  408fb0:	str	x0, [sp, #104]
  408fb4:	str	x1, [sp, #96]
  408fb8:	str	x2, [sp, #88]
  408fbc:	str	x3, [sp, #80]
  408fc0:	str	w4, [sp, #76]
  408fc4:	str	w5, [sp, #72]
  408fc8:	str	x6, [sp, #64]
  408fcc:	str	x7, [sp, #56]
  408fd0:	str	xzr, [sp, #224]
  408fd4:	str	xzr, [sp, #216]
  408fd8:	str	xzr, [sp, #208]
  408fdc:	str	xzr, [sp, #200]
  408fe0:	strb	wzr, [sp, #199]
  408fe4:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  408fe8:	cmp	x0, #0x1
  408fec:	cset	w0, eq  // eq = none
  408ff0:	strb	w0, [sp, #159]
  408ff4:	ldr	w0, [sp, #72]
  408ff8:	and	w0, w0, #0x2
  408ffc:	cmp	w0, #0x0
  409000:	cset	w0, ne  // ne = any
  409004:	strb	w0, [sp, #198]
  409008:	strb	wzr, [sp, #197]
  40900c:	strb	wzr, [sp, #196]
  409010:	mov	w0, #0x1                   	// #1
  409014:	strb	w0, [sp, #195]
  409018:	ldr	w0, [sp, #76]
  40901c:	cmp	w0, #0xa
  409020:	b.hi	4092bc <ferror@plt+0x72bc>  // b.pmore
  409024:	ldr	w0, [sp, #76]
  409028:	cmp	w0, #0x8
  40902c:	b.cs	409160 <ferror@plt+0x7160>  // b.hs, b.nlast
  409030:	ldr	w0, [sp, #76]
  409034:	cmp	w0, #0x7
  409038:	b.eq	409150 <ferror@plt+0x7150>  // b.none
  40903c:	ldr	w0, [sp, #76]
  409040:	cmp	w0, #0x7
  409044:	b.hi	4092bc <ferror@plt+0x72bc>  // b.pmore
  409048:	ldr	w0, [sp, #76]
  40904c:	cmp	w0, #0x6
  409050:	b.eq	4090dc <ferror@plt+0x70dc>  // b.none
  409054:	ldr	w0, [sp, #76]
  409058:	cmp	w0, #0x6
  40905c:	b.hi	4092bc <ferror@plt+0x72bc>  // b.pmore
  409060:	ldr	w0, [sp, #76]
  409064:	cmp	w0, #0x5
  409068:	b.eq	4090ec <ferror@plt+0x70ec>  // b.none
  40906c:	ldr	w0, [sp, #76]
  409070:	cmp	w0, #0x5
  409074:	b.hi	4092bc <ferror@plt+0x72bc>  // b.pmore
  409078:	ldr	w0, [sp, #76]
  40907c:	cmp	w0, #0x4
  409080:	b.eq	409234 <ferror@plt+0x7234>  // b.none
  409084:	ldr	w0, [sp, #76]
  409088:	cmp	w0, #0x4
  40908c:	b.hi	4092bc <ferror@plt+0x72bc>  // b.pmore
  409090:	ldr	w0, [sp, #76]
  409094:	cmp	w0, #0x3
  409098:	b.eq	409224 <ferror@plt+0x7224>  // b.none
  40909c:	ldr	w0, [sp, #76]
  4090a0:	cmp	w0, #0x3
  4090a4:	b.hi	4092bc <ferror@plt+0x72bc>  // b.pmore
  4090a8:	ldr	w0, [sp, #76]
  4090ac:	cmp	w0, #0x2
  4090b0:	b.eq	409250 <ferror@plt+0x7250>  // b.none
  4090b4:	ldr	w0, [sp, #76]
  4090b8:	cmp	w0, #0x2
  4090bc:	b.hi	4092bc <ferror@plt+0x72bc>  // b.pmore
  4090c0:	ldr	w0, [sp, #76]
  4090c4:	cmp	w0, #0x0
  4090c8:	b.eq	4092b4 <ferror@plt+0x72b4>  // b.none
  4090cc:	ldr	w0, [sp, #76]
  4090d0:	cmp	w0, #0x1
  4090d4:	b.eq	40922c <ferror@plt+0x722c>  // b.none
  4090d8:	b	4092bc <ferror@plt+0x72bc>
  4090dc:	mov	w0, #0x5                   	// #5
  4090e0:	str	w0, [sp, #76]
  4090e4:	mov	w0, #0x1                   	// #1
  4090e8:	strb	w0, [sp, #198]
  4090ec:	ldrb	w0, [sp, #198]
  4090f0:	eor	w0, w0, #0x1
  4090f4:	and	w0, w0, #0xff
  4090f8:	cmp	w0, #0x0
  4090fc:	b.eq	409130 <ferror@plt+0x7130>  // b.none
  409100:	ldr	x1, [sp, #224]
  409104:	ldr	x0, [sp, #96]
  409108:	cmp	x1, x0
  40910c:	b.cs	409124 <ferror@plt+0x7124>  // b.hs, b.nlast
  409110:	ldr	x1, [sp, #104]
  409114:	ldr	x0, [sp, #224]
  409118:	add	x0, x1, x0
  40911c:	mov	w1, #0x22                  	// #34
  409120:	strb	w1, [x0]
  409124:	ldr	x0, [sp, #224]
  409128:	add	x0, x0, #0x1
  40912c:	str	x0, [sp, #224]
  409130:	mov	w0, #0x1                   	// #1
  409134:	strb	w0, [sp, #199]
  409138:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40913c:	add	x0, x0, #0x6c0
  409140:	str	x0, [sp, #208]
  409144:	mov	x0, #0x1                   	// #1
  409148:	str	x0, [sp, #200]
  40914c:	b	4092c0 <ferror@plt+0x72c0>
  409150:	mov	w0, #0x1                   	// #1
  409154:	strb	w0, [sp, #199]
  409158:	strb	wzr, [sp, #198]
  40915c:	b	4092c0 <ferror@plt+0x72c0>
  409160:	ldr	w0, [sp, #76]
  409164:	cmp	w0, #0xa
  409168:	b.eq	409194 <ferror@plt+0x7194>  // b.none
  40916c:	ldr	w1, [sp, #76]
  409170:	adrp	x0, 40f000 <ferror@plt+0xd000>
  409174:	add	x0, x0, #0x6d0
  409178:	bl	408ebc <ferror@plt+0x6ebc>
  40917c:	str	x0, [sp, #56]
  409180:	ldr	w1, [sp, #76]
  409184:	adrp	x0, 40f000 <ferror@plt+0xd000>
  409188:	add	x0, x0, #0x6c8
  40918c:	bl	408ebc <ferror@plt+0x6ebc>
  409190:	str	x0, [sp, #240]
  409194:	ldrb	w0, [sp, #198]
  409198:	eor	w0, w0, #0x1
  40919c:	and	w0, w0, #0xff
  4091a0:	cmp	w0, #0x0
  4091a4:	b.eq	409204 <ferror@plt+0x7204>  // b.none
  4091a8:	ldr	x0, [sp, #56]
  4091ac:	str	x0, [sp, #208]
  4091b0:	b	4091f4 <ferror@plt+0x71f4>
  4091b4:	ldr	x1, [sp, #224]
  4091b8:	ldr	x0, [sp, #96]
  4091bc:	cmp	x1, x0
  4091c0:	b.cs	4091dc <ferror@plt+0x71dc>  // b.hs, b.nlast
  4091c4:	ldr	x1, [sp, #104]
  4091c8:	ldr	x0, [sp, #224]
  4091cc:	add	x0, x1, x0
  4091d0:	ldr	x1, [sp, #208]
  4091d4:	ldrb	w1, [x1]
  4091d8:	strb	w1, [x0]
  4091dc:	ldr	x0, [sp, #224]
  4091e0:	add	x0, x0, #0x1
  4091e4:	str	x0, [sp, #224]
  4091e8:	ldr	x0, [sp, #208]
  4091ec:	add	x0, x0, #0x1
  4091f0:	str	x0, [sp, #208]
  4091f4:	ldr	x0, [sp, #208]
  4091f8:	ldrb	w0, [x0]
  4091fc:	cmp	w0, #0x0
  409200:	b.ne	4091b4 <ferror@plt+0x71b4>  // b.any
  409204:	mov	w0, #0x1                   	// #1
  409208:	strb	w0, [sp, #199]
  40920c:	ldr	x0, [sp, #240]
  409210:	str	x0, [sp, #208]
  409214:	ldr	x0, [sp, #208]
  409218:	bl	401b30 <strlen@plt>
  40921c:	str	x0, [sp, #200]
  409220:	b	4092c0 <ferror@plt+0x72c0>
  409224:	mov	w0, #0x1                   	// #1
  409228:	strb	w0, [sp, #199]
  40922c:	mov	w0, #0x1                   	// #1
  409230:	strb	w0, [sp, #198]
  409234:	ldrb	w0, [sp, #198]
  409238:	eor	w0, w0, #0x1
  40923c:	and	w0, w0, #0xff
  409240:	cmp	w0, #0x0
  409244:	b.eq	409250 <ferror@plt+0x7250>  // b.none
  409248:	mov	w0, #0x1                   	// #1
  40924c:	strb	w0, [sp, #199]
  409250:	mov	w0, #0x2                   	// #2
  409254:	str	w0, [sp, #76]
  409258:	ldrb	w0, [sp, #198]
  40925c:	eor	w0, w0, #0x1
  409260:	and	w0, w0, #0xff
  409264:	cmp	w0, #0x0
  409268:	b.eq	40929c <ferror@plt+0x729c>  // b.none
  40926c:	ldr	x1, [sp, #224]
  409270:	ldr	x0, [sp, #96]
  409274:	cmp	x1, x0
  409278:	b.cs	409290 <ferror@plt+0x7290>  // b.hs, b.nlast
  40927c:	ldr	x1, [sp, #104]
  409280:	ldr	x0, [sp, #224]
  409284:	add	x0, x1, x0
  409288:	mov	w1, #0x27                  	// #39
  40928c:	strb	w1, [x0]
  409290:	ldr	x0, [sp, #224]
  409294:	add	x0, x0, #0x1
  409298:	str	x0, [sp, #224]
  40929c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  4092a0:	add	x0, x0, #0x6c8
  4092a4:	str	x0, [sp, #208]
  4092a8:	mov	x0, #0x1                   	// #1
  4092ac:	str	x0, [sp, #200]
  4092b0:	b	4092c0 <ferror@plt+0x72c0>
  4092b4:	strb	wzr, [sp, #198]
  4092b8:	b	4092c0 <ferror@plt+0x72c0>
  4092bc:	bl	401dc0 <abort@plt>
  4092c0:	str	xzr, [sp, #232]
  4092c4:	b	40a17c <ferror@plt+0x817c>
  4092c8:	strb	wzr, [sp, #192]
  4092cc:	strb	wzr, [sp, #191]
  4092d0:	strb	wzr, [sp, #190]
  4092d4:	ldrb	w0, [sp, #199]
  4092d8:	cmp	w0, #0x0
  4092dc:	b.eq	409370 <ferror@plt+0x7370>  // b.none
  4092e0:	ldr	w0, [sp, #76]
  4092e4:	cmp	w0, #0x2
  4092e8:	b.eq	409370 <ferror@plt+0x7370>  // b.none
  4092ec:	ldr	x0, [sp, #200]
  4092f0:	cmp	x0, #0x0
  4092f4:	b.eq	409370 <ferror@plt+0x7370>  // b.none
  4092f8:	ldr	x1, [sp, #232]
  4092fc:	ldr	x0, [sp, #200]
  409300:	add	x19, x1, x0
  409304:	ldr	x0, [sp, #80]
  409308:	cmn	x0, #0x1
  40930c:	b.ne	409330 <ferror@plt+0x7330>  // b.any
  409310:	ldr	x0, [sp, #200]
  409314:	cmp	x0, #0x1
  409318:	b.ls	409330 <ferror@plt+0x7330>  // b.plast
  40931c:	ldr	x0, [sp, #88]
  409320:	bl	401b30 <strlen@plt>
  409324:	str	x0, [sp, #80]
  409328:	ldr	x0, [sp, #80]
  40932c:	b	409334 <ferror@plt+0x7334>
  409330:	ldr	x0, [sp, #80]
  409334:	cmp	x0, x19
  409338:	b.cc	409370 <ferror@plt+0x7370>  // b.lo, b.ul, b.last
  40933c:	ldr	x1, [sp, #88]
  409340:	ldr	x0, [sp, #232]
  409344:	add	x0, x1, x0
  409348:	ldr	x2, [sp, #200]
  40934c:	ldr	x1, [sp, #208]
  409350:	bl	401de0 <memcmp@plt>
  409354:	cmp	w0, #0x0
  409358:	b.ne	409370 <ferror@plt+0x7370>  // b.any
  40935c:	ldrb	w0, [sp, #198]
  409360:	cmp	w0, #0x0
  409364:	b.ne	40a314 <ferror@plt+0x8314>  // b.any
  409368:	mov	w0, #0x1                   	// #1
  40936c:	strb	w0, [sp, #192]
  409370:	ldr	x1, [sp, #88]
  409374:	ldr	x0, [sp, #232]
  409378:	add	x0, x1, x0
  40937c:	ldrb	w0, [x0]
  409380:	strb	w0, [sp, #194]
  409384:	ldrb	w0, [sp, #194]
  409388:	cmp	w0, #0x7e
  40938c:	b.hi	409984 <ferror@plt+0x7984>  // b.pmore
  409390:	adrp	x1, 40f000 <ferror@plt+0xd000>
  409394:	add	x1, x1, #0x6d4
  409398:	ldr	w0, [x1, w0, uxtw #2]
  40939c:	adr	x1, 4093a8 <ferror@plt+0x73a8>
  4093a0:	add	x0, x1, w0, sxtw #2
  4093a4:	br	x0
  4093a8:	ldrb	w0, [sp, #199]
  4093ac:	cmp	w0, #0x0
  4093b0:	b.eq	409574 <ferror@plt+0x7574>  // b.none
  4093b4:	ldrb	w0, [sp, #198]
  4093b8:	cmp	w0, #0x0
  4093bc:	b.ne	40a31c <ferror@plt+0x831c>  // b.any
  4093c0:	mov	w0, #0x1                   	// #1
  4093c4:	strb	w0, [sp, #191]
  4093c8:	ldr	w0, [sp, #76]
  4093cc:	cmp	w0, #0x2
  4093d0:	b.ne	409480 <ferror@plt+0x7480>  // b.any
  4093d4:	ldrb	w0, [sp, #197]
  4093d8:	eor	w0, w0, #0x1
  4093dc:	and	w0, w0, #0xff
  4093e0:	cmp	w0, #0x0
  4093e4:	b.eq	409480 <ferror@plt+0x7480>  // b.none
  4093e8:	ldr	x1, [sp, #224]
  4093ec:	ldr	x0, [sp, #96]
  4093f0:	cmp	x1, x0
  4093f4:	b.cs	40940c <ferror@plt+0x740c>  // b.hs, b.nlast
  4093f8:	ldr	x1, [sp, #104]
  4093fc:	ldr	x0, [sp, #224]
  409400:	add	x0, x1, x0
  409404:	mov	w1, #0x27                  	// #39
  409408:	strb	w1, [x0]
  40940c:	ldr	x0, [sp, #224]
  409410:	add	x0, x0, #0x1
  409414:	str	x0, [sp, #224]
  409418:	ldr	x1, [sp, #224]
  40941c:	ldr	x0, [sp, #96]
  409420:	cmp	x1, x0
  409424:	b.cs	40943c <ferror@plt+0x743c>  // b.hs, b.nlast
  409428:	ldr	x1, [sp, #104]
  40942c:	ldr	x0, [sp, #224]
  409430:	add	x0, x1, x0
  409434:	mov	w1, #0x24                  	// #36
  409438:	strb	w1, [x0]
  40943c:	ldr	x0, [sp, #224]
  409440:	add	x0, x0, #0x1
  409444:	str	x0, [sp, #224]
  409448:	ldr	x1, [sp, #224]
  40944c:	ldr	x0, [sp, #96]
  409450:	cmp	x1, x0
  409454:	b.cs	40946c <ferror@plt+0x746c>  // b.hs, b.nlast
  409458:	ldr	x1, [sp, #104]
  40945c:	ldr	x0, [sp, #224]
  409460:	add	x0, x1, x0
  409464:	mov	w1, #0x27                  	// #39
  409468:	strb	w1, [x0]
  40946c:	ldr	x0, [sp, #224]
  409470:	add	x0, x0, #0x1
  409474:	str	x0, [sp, #224]
  409478:	mov	w0, #0x1                   	// #1
  40947c:	strb	w0, [sp, #197]
  409480:	ldr	x1, [sp, #224]
  409484:	ldr	x0, [sp, #96]
  409488:	cmp	x1, x0
  40948c:	b.cs	4094a4 <ferror@plt+0x74a4>  // b.hs, b.nlast
  409490:	ldr	x1, [sp, #104]
  409494:	ldr	x0, [sp, #224]
  409498:	add	x0, x1, x0
  40949c:	mov	w1, #0x5c                  	// #92
  4094a0:	strb	w1, [x0]
  4094a4:	ldr	x0, [sp, #224]
  4094a8:	add	x0, x0, #0x1
  4094ac:	str	x0, [sp, #224]
  4094b0:	ldr	w0, [sp, #76]
  4094b4:	cmp	w0, #0x2
  4094b8:	b.eq	409568 <ferror@plt+0x7568>  // b.none
  4094bc:	ldr	x0, [sp, #232]
  4094c0:	add	x0, x0, #0x1
  4094c4:	ldr	x1, [sp, #80]
  4094c8:	cmp	x1, x0
  4094cc:	b.ls	409568 <ferror@plt+0x7568>  // b.plast
  4094d0:	ldr	x0, [sp, #232]
  4094d4:	add	x0, x0, #0x1
  4094d8:	ldr	x1, [sp, #88]
  4094dc:	add	x0, x1, x0
  4094e0:	ldrb	w0, [x0]
  4094e4:	cmp	w0, #0x2f
  4094e8:	b.ls	409568 <ferror@plt+0x7568>  // b.plast
  4094ec:	ldr	x0, [sp, #232]
  4094f0:	add	x0, x0, #0x1
  4094f4:	ldr	x1, [sp, #88]
  4094f8:	add	x0, x1, x0
  4094fc:	ldrb	w0, [x0]
  409500:	cmp	w0, #0x39
  409504:	b.hi	409568 <ferror@plt+0x7568>  // b.pmore
  409508:	ldr	x1, [sp, #224]
  40950c:	ldr	x0, [sp, #96]
  409510:	cmp	x1, x0
  409514:	b.cs	40952c <ferror@plt+0x752c>  // b.hs, b.nlast
  409518:	ldr	x1, [sp, #104]
  40951c:	ldr	x0, [sp, #224]
  409520:	add	x0, x1, x0
  409524:	mov	w1, #0x30                  	// #48
  409528:	strb	w1, [x0]
  40952c:	ldr	x0, [sp, #224]
  409530:	add	x0, x0, #0x1
  409534:	str	x0, [sp, #224]
  409538:	ldr	x1, [sp, #224]
  40953c:	ldr	x0, [sp, #96]
  409540:	cmp	x1, x0
  409544:	b.cs	40955c <ferror@plt+0x755c>  // b.hs, b.nlast
  409548:	ldr	x1, [sp, #104]
  40954c:	ldr	x0, [sp, #224]
  409550:	add	x0, x1, x0
  409554:	mov	w1, #0x30                  	// #48
  409558:	strb	w1, [x0]
  40955c:	ldr	x0, [sp, #224]
  409560:	add	x0, x0, #0x1
  409564:	str	x0, [sp, #224]
  409568:	mov	w0, #0x30                  	// #48
  40956c:	strb	w0, [sp, #194]
  409570:	b	409ed4 <ferror@plt+0x7ed4>
  409574:	ldr	w0, [sp, #72]
  409578:	and	w0, w0, #0x1
  40957c:	cmp	w0, #0x0
  409580:	b.eq	409ed4 <ferror@plt+0x7ed4>  // b.none
  409584:	b	40a170 <ferror@plt+0x8170>
  409588:	ldr	w0, [sp, #76]
  40958c:	cmp	w0, #0x2
  409590:	b.eq	4095a4 <ferror@plt+0x75a4>  // b.none
  409594:	ldr	w0, [sp, #76]
  409598:	cmp	w0, #0x5
  40959c:	b.eq	4095b4 <ferror@plt+0x75b4>  // b.none
  4095a0:	b	40974c <ferror@plt+0x774c>
  4095a4:	ldrb	w0, [sp, #198]
  4095a8:	cmp	w0, #0x0
  4095ac:	b.eq	409740 <ferror@plt+0x7740>  // b.none
  4095b0:	b	40a350 <ferror@plt+0x8350>
  4095b4:	ldr	w0, [sp, #72]
  4095b8:	and	w0, w0, #0x4
  4095bc:	cmp	w0, #0x0
  4095c0:	b.eq	409748 <ferror@plt+0x7748>  // b.none
  4095c4:	ldr	x0, [sp, #232]
  4095c8:	add	x0, x0, #0x2
  4095cc:	ldr	x1, [sp, #80]
  4095d0:	cmp	x1, x0
  4095d4:	b.ls	409748 <ferror@plt+0x7748>  // b.plast
  4095d8:	ldr	x0, [sp, #232]
  4095dc:	add	x0, x0, #0x1
  4095e0:	ldr	x1, [sp, #88]
  4095e4:	add	x0, x1, x0
  4095e8:	ldrb	w0, [x0]
  4095ec:	cmp	w0, #0x3f
  4095f0:	b.ne	409748 <ferror@plt+0x7748>  // b.any
  4095f4:	ldr	x0, [sp, #232]
  4095f8:	add	x0, x0, #0x2
  4095fc:	ldr	x1, [sp, #88]
  409600:	add	x0, x1, x0
  409604:	ldrb	w0, [x0]
  409608:	cmp	w0, #0x3e
  40960c:	cset	w1, hi  // hi = pmore
  409610:	and	w1, w1, #0xff
  409614:	cmp	w1, #0x0
  409618:	b.ne	409738 <ferror@plt+0x7738>  // b.any
  40961c:	mov	x1, #0x1                   	// #1
  409620:	lsl	x1, x1, x0
  409624:	mov	x0, #0xa38200000000        	// #179778741075968
  409628:	movk	x0, #0x7000, lsl #48
  40962c:	and	x0, x1, x0
  409630:	cmp	x0, #0x0
  409634:	cset	w0, ne  // ne = any
  409638:	and	w0, w0, #0xff
  40963c:	cmp	w0, #0x0
  409640:	b.eq	409738 <ferror@plt+0x7738>  // b.none
  409644:	ldrb	w0, [sp, #198]
  409648:	cmp	w0, #0x0
  40964c:	b.ne	40a324 <ferror@plt+0x8324>  // b.any
  409650:	ldr	x0, [sp, #232]
  409654:	add	x0, x0, #0x2
  409658:	ldr	x1, [sp, #88]
  40965c:	add	x0, x1, x0
  409660:	ldrb	w0, [x0]
  409664:	strb	w0, [sp, #194]
  409668:	ldr	x0, [sp, #232]
  40966c:	add	x0, x0, #0x2
  409670:	str	x0, [sp, #232]
  409674:	ldr	x1, [sp, #224]
  409678:	ldr	x0, [sp, #96]
  40967c:	cmp	x1, x0
  409680:	b.cs	409698 <ferror@plt+0x7698>  // b.hs, b.nlast
  409684:	ldr	x1, [sp, #104]
  409688:	ldr	x0, [sp, #224]
  40968c:	add	x0, x1, x0
  409690:	mov	w1, #0x3f                  	// #63
  409694:	strb	w1, [x0]
  409698:	ldr	x0, [sp, #224]
  40969c:	add	x0, x0, #0x1
  4096a0:	str	x0, [sp, #224]
  4096a4:	ldr	x1, [sp, #224]
  4096a8:	ldr	x0, [sp, #96]
  4096ac:	cmp	x1, x0
  4096b0:	b.cs	4096c8 <ferror@plt+0x76c8>  // b.hs, b.nlast
  4096b4:	ldr	x1, [sp, #104]
  4096b8:	ldr	x0, [sp, #224]
  4096bc:	add	x0, x1, x0
  4096c0:	mov	w1, #0x22                  	// #34
  4096c4:	strb	w1, [x0]
  4096c8:	ldr	x0, [sp, #224]
  4096cc:	add	x0, x0, #0x1
  4096d0:	str	x0, [sp, #224]
  4096d4:	ldr	x1, [sp, #224]
  4096d8:	ldr	x0, [sp, #96]
  4096dc:	cmp	x1, x0
  4096e0:	b.cs	4096f8 <ferror@plt+0x76f8>  // b.hs, b.nlast
  4096e4:	ldr	x1, [sp, #104]
  4096e8:	ldr	x0, [sp, #224]
  4096ec:	add	x0, x1, x0
  4096f0:	mov	w1, #0x22                  	// #34
  4096f4:	strb	w1, [x0]
  4096f8:	ldr	x0, [sp, #224]
  4096fc:	add	x0, x0, #0x1
  409700:	str	x0, [sp, #224]
  409704:	ldr	x1, [sp, #224]
  409708:	ldr	x0, [sp, #96]
  40970c:	cmp	x1, x0
  409710:	b.cs	409728 <ferror@plt+0x7728>  // b.hs, b.nlast
  409714:	ldr	x1, [sp, #104]
  409718:	ldr	x0, [sp, #224]
  40971c:	add	x0, x1, x0
  409720:	mov	w1, #0x3f                  	// #63
  409724:	strb	w1, [x0]
  409728:	ldr	x0, [sp, #224]
  40972c:	add	x0, x0, #0x1
  409730:	str	x0, [sp, #224]
  409734:	b	40973c <ferror@plt+0x773c>
  409738:	nop
  40973c:	b	409748 <ferror@plt+0x7748>
  409740:	nop
  409744:	b	409f00 <ferror@plt+0x7f00>
  409748:	nop
  40974c:	b	409f00 <ferror@plt+0x7f00>
  409750:	mov	w0, #0x61                  	// #97
  409754:	strb	w0, [sp, #193]
  409758:	b	40980c <ferror@plt+0x780c>
  40975c:	mov	w0, #0x62                  	// #98
  409760:	strb	w0, [sp, #193]
  409764:	b	40980c <ferror@plt+0x780c>
  409768:	mov	w0, #0x66                  	// #102
  40976c:	strb	w0, [sp, #193]
  409770:	b	40980c <ferror@plt+0x780c>
  409774:	mov	w0, #0x6e                  	// #110
  409778:	strb	w0, [sp, #193]
  40977c:	b	4097f0 <ferror@plt+0x77f0>
  409780:	mov	w0, #0x72                  	// #114
  409784:	strb	w0, [sp, #193]
  409788:	b	4097f0 <ferror@plt+0x77f0>
  40978c:	mov	w0, #0x74                  	// #116
  409790:	strb	w0, [sp, #193]
  409794:	b	4097f0 <ferror@plt+0x77f0>
  409798:	mov	w0, #0x76                  	// #118
  40979c:	strb	w0, [sp, #193]
  4097a0:	b	40980c <ferror@plt+0x780c>
  4097a4:	ldrb	w0, [sp, #194]
  4097a8:	strb	w0, [sp, #193]
  4097ac:	ldr	w0, [sp, #76]
  4097b0:	cmp	w0, #0x2
  4097b4:	b.ne	4097c8 <ferror@plt+0x77c8>  // b.any
  4097b8:	ldrb	w0, [sp, #198]
  4097bc:	cmp	w0, #0x0
  4097c0:	b.eq	40a090 <ferror@plt+0x8090>  // b.none
  4097c4:	b	40a350 <ferror@plt+0x8350>
  4097c8:	ldrb	w0, [sp, #199]
  4097cc:	cmp	w0, #0x0
  4097d0:	b.eq	4097ec <ferror@plt+0x77ec>  // b.none
  4097d4:	ldrb	w0, [sp, #198]
  4097d8:	cmp	w0, #0x0
  4097dc:	b.eq	4097ec <ferror@plt+0x77ec>  // b.none
  4097e0:	ldr	x0, [sp, #200]
  4097e4:	cmp	x0, #0x0
  4097e8:	b.ne	40a098 <ferror@plt+0x8098>  // b.any
  4097ec:	nop
  4097f0:	ldr	w0, [sp, #76]
  4097f4:	cmp	w0, #0x2
  4097f8:	b.ne	409808 <ferror@plt+0x7808>  // b.any
  4097fc:	ldrb	w0, [sp, #198]
  409800:	cmp	w0, #0x0
  409804:	b.ne	40a32c <ferror@plt+0x832c>  // b.any
  409808:	nop
  40980c:	ldrb	w0, [sp, #199]
  409810:	cmp	w0, #0x0
  409814:	b.eq	409edc <ferror@plt+0x7edc>  // b.none
  409818:	ldrb	w0, [sp, #193]
  40981c:	strb	w0, [sp, #194]
  409820:	b	409f90 <ferror@plt+0x7f90>
  409824:	ldr	x0, [sp, #80]
  409828:	cmn	x0, #0x1
  40982c:	b.ne	40984c <ferror@plt+0x784c>  // b.any
  409830:	ldr	x0, [sp, #88]
  409834:	add	x0, x0, #0x1
  409838:	ldrb	w0, [x0]
  40983c:	cmp	w0, #0x0
  409840:	cset	w0, ne  // ne = any
  409844:	and	w0, w0, #0xff
  409848:	b	40985c <ferror@plt+0x785c>
  40984c:	ldr	x0, [sp, #80]
  409850:	cmp	x0, #0x1
  409854:	cset	w0, ne  // ne = any
  409858:	and	w0, w0, #0xff
  40985c:	cmp	w0, #0x0
  409860:	b.ne	409ee4 <ferror@plt+0x7ee4>  // b.any
  409864:	ldr	x0, [sp, #232]
  409868:	cmp	x0, #0x0
  40986c:	b.ne	409eec <ferror@plt+0x7eec>  // b.any
  409870:	mov	w0, #0x1                   	// #1
  409874:	strb	w0, [sp, #190]
  409878:	ldr	w0, [sp, #76]
  40987c:	cmp	w0, #0x2
  409880:	b.ne	409ef4 <ferror@plt+0x7ef4>  // b.any
  409884:	ldrb	w0, [sp, #198]
  409888:	cmp	w0, #0x0
  40988c:	b.eq	409ef4 <ferror@plt+0x7ef4>  // b.none
  409890:	b	40a350 <ferror@plt+0x8350>
  409894:	mov	w0, #0x1                   	// #1
  409898:	strb	w0, [sp, #196]
  40989c:	mov	w0, #0x1                   	// #1
  4098a0:	strb	w0, [sp, #190]
  4098a4:	ldr	w0, [sp, #76]
  4098a8:	cmp	w0, #0x2
  4098ac:	b.ne	409efc <ferror@plt+0x7efc>  // b.any
  4098b0:	ldrb	w0, [sp, #198]
  4098b4:	cmp	w0, #0x0
  4098b8:	b.ne	40a334 <ferror@plt+0x8334>  // b.any
  4098bc:	ldr	x0, [sp, #96]
  4098c0:	cmp	x0, #0x0
  4098c4:	b.eq	4098e0 <ferror@plt+0x78e0>  // b.none
  4098c8:	ldr	x0, [sp, #216]
  4098cc:	cmp	x0, #0x0
  4098d0:	b.ne	4098e0 <ferror@plt+0x78e0>  // b.any
  4098d4:	ldr	x0, [sp, #96]
  4098d8:	str	x0, [sp, #216]
  4098dc:	str	xzr, [sp, #96]
  4098e0:	ldr	x1, [sp, #224]
  4098e4:	ldr	x0, [sp, #96]
  4098e8:	cmp	x1, x0
  4098ec:	b.cs	409904 <ferror@plt+0x7904>  // b.hs, b.nlast
  4098f0:	ldr	x1, [sp, #104]
  4098f4:	ldr	x0, [sp, #224]
  4098f8:	add	x0, x1, x0
  4098fc:	mov	w1, #0x27                  	// #39
  409900:	strb	w1, [x0]
  409904:	ldr	x0, [sp, #224]
  409908:	add	x0, x0, #0x1
  40990c:	str	x0, [sp, #224]
  409910:	ldr	x1, [sp, #224]
  409914:	ldr	x0, [sp, #96]
  409918:	cmp	x1, x0
  40991c:	b.cs	409934 <ferror@plt+0x7934>  // b.hs, b.nlast
  409920:	ldr	x1, [sp, #104]
  409924:	ldr	x0, [sp, #224]
  409928:	add	x0, x1, x0
  40992c:	mov	w1, #0x5c                  	// #92
  409930:	strb	w1, [x0]
  409934:	ldr	x0, [sp, #224]
  409938:	add	x0, x0, #0x1
  40993c:	str	x0, [sp, #224]
  409940:	ldr	x1, [sp, #224]
  409944:	ldr	x0, [sp, #96]
  409948:	cmp	x1, x0
  40994c:	b.cs	409964 <ferror@plt+0x7964>  // b.hs, b.nlast
  409950:	ldr	x1, [sp, #104]
  409954:	ldr	x0, [sp, #224]
  409958:	add	x0, x1, x0
  40995c:	mov	w1, #0x27                  	// #39
  409960:	strb	w1, [x0]
  409964:	ldr	x0, [sp, #224]
  409968:	add	x0, x0, #0x1
  40996c:	str	x0, [sp, #224]
  409970:	strb	wzr, [sp, #197]
  409974:	b	409efc <ferror@plt+0x7efc>
  409978:	mov	w0, #0x1                   	// #1
  40997c:	strb	w0, [sp, #190]
  409980:	b	409f00 <ferror@plt+0x7f00>
  409984:	ldrb	w0, [sp, #159]
  409988:	cmp	w0, #0x0
  40998c:	b.eq	4099c4 <ferror@plt+0x79c4>  // b.none
  409990:	mov	x0, #0x1                   	// #1
  409994:	str	x0, [sp, #176]
  409998:	bl	401e30 <__ctype_b_loc@plt>
  40999c:	ldr	x1, [x0]
  4099a0:	ldrb	w0, [sp, #194]
  4099a4:	lsl	x0, x0, #1
  4099a8:	add	x0, x1, x0
  4099ac:	ldrh	w0, [x0]
  4099b0:	and	w0, w0, #0x4000
  4099b4:	cmp	w0, #0x0
  4099b8:	cset	w0, ne  // ne = any
  4099bc:	strb	w0, [sp, #175]
  4099c0:	b	409ba0 <ferror@plt+0x7ba0>
  4099c4:	add	x0, sp, #0x80
  4099c8:	mov	x2, #0x8                   	// #8
  4099cc:	mov	w1, #0x0                   	// #0
  4099d0:	bl	401cf0 <memset@plt>
  4099d4:	str	xzr, [sp, #176]
  4099d8:	mov	w0, #0x1                   	// #1
  4099dc:	strb	w0, [sp, #175]
  4099e0:	ldr	x0, [sp, #80]
  4099e4:	cmn	x0, #0x1
  4099e8:	b.ne	4099f8 <ferror@plt+0x79f8>  // b.any
  4099ec:	ldr	x0, [sp, #88]
  4099f0:	bl	401b30 <strlen@plt>
  4099f4:	str	x0, [sp, #80]
  4099f8:	ldr	x1, [sp, #232]
  4099fc:	ldr	x0, [sp, #176]
  409a00:	add	x0, x1, x0
  409a04:	ldr	x1, [sp, #88]
  409a08:	add	x4, x1, x0
  409a0c:	ldr	x1, [sp, #232]
  409a10:	ldr	x0, [sp, #176]
  409a14:	add	x0, x1, x0
  409a18:	ldr	x1, [sp, #80]
  409a1c:	sub	x1, x1, x0
  409a20:	add	x2, sp, #0x80
  409a24:	add	x0, sp, #0x7c
  409a28:	mov	x3, x2
  409a2c:	mov	x2, x1
  409a30:	mov	x1, x4
  409a34:	bl	40c8d0 <ferror@plt+0xa8d0>
  409a38:	str	x0, [sp, #144]
  409a3c:	ldr	x0, [sp, #144]
  409a40:	cmp	x0, #0x0
  409a44:	b.eq	409b94 <ferror@plt+0x7b94>  // b.none
  409a48:	ldr	x0, [sp, #144]
  409a4c:	cmn	x0, #0x1
  409a50:	b.ne	409a5c <ferror@plt+0x7a5c>  // b.any
  409a54:	strb	wzr, [sp, #175]
  409a58:	b	409ba0 <ferror@plt+0x7ba0>
  409a5c:	ldr	x0, [sp, #144]
  409a60:	cmn	x0, #0x2
  409a64:	b.ne	409ab8 <ferror@plt+0x7ab8>  // b.any
  409a68:	strb	wzr, [sp, #175]
  409a6c:	b	409a7c <ferror@plt+0x7a7c>
  409a70:	ldr	x0, [sp, #176]
  409a74:	add	x0, x0, #0x1
  409a78:	str	x0, [sp, #176]
  409a7c:	ldr	x1, [sp, #232]
  409a80:	ldr	x0, [sp, #176]
  409a84:	add	x0, x1, x0
  409a88:	ldr	x1, [sp, #80]
  409a8c:	cmp	x1, x0
  409a90:	b.ls	409b9c <ferror@plt+0x7b9c>  // b.plast
  409a94:	ldr	x1, [sp, #232]
  409a98:	ldr	x0, [sp, #176]
  409a9c:	add	x0, x1, x0
  409aa0:	ldr	x1, [sp, #88]
  409aa4:	add	x0, x1, x0
  409aa8:	ldrb	w0, [x0]
  409aac:	cmp	w0, #0x0
  409ab0:	b.ne	409a70 <ferror@plt+0x7a70>  // b.any
  409ab4:	b	409b9c <ferror@plt+0x7b9c>
  409ab8:	ldrb	w0, [sp, #198]
  409abc:	cmp	w0, #0x0
  409ac0:	b.eq	409b5c <ferror@plt+0x7b5c>  // b.none
  409ac4:	ldr	w0, [sp, #76]
  409ac8:	cmp	w0, #0x2
  409acc:	b.ne	409b5c <ferror@plt+0x7b5c>  // b.any
  409ad0:	mov	x0, #0x1                   	// #1
  409ad4:	str	x0, [sp, #160]
  409ad8:	b	409b4c <ferror@plt+0x7b4c>
  409adc:	ldr	x1, [sp, #232]
  409ae0:	ldr	x0, [sp, #176]
  409ae4:	add	x1, x1, x0
  409ae8:	ldr	x0, [sp, #160]
  409aec:	add	x0, x1, x0
  409af0:	ldr	x1, [sp, #88]
  409af4:	add	x0, x1, x0
  409af8:	ldrb	w0, [x0]
  409afc:	sub	w0, w0, #0x5b
  409b00:	cmp	w0, #0x21
  409b04:	cset	w1, hi  // hi = pmore
  409b08:	and	w1, w1, #0xff
  409b0c:	cmp	w1, #0x0
  409b10:	b.ne	409b3c <ferror@plt+0x7b3c>  // b.any
  409b14:	mov	x1, #0x1                   	// #1
  409b18:	lsl	x1, x1, x0
  409b1c:	mov	x0, #0x2b                  	// #43
  409b20:	movk	x0, #0x2, lsl #32
  409b24:	and	x0, x1, x0
  409b28:	cmp	x0, #0x0
  409b2c:	cset	w0, ne  // ne = any
  409b30:	and	w0, w0, #0xff
  409b34:	cmp	w0, #0x0
  409b38:	b.ne	40a350 <ferror@plt+0x8350>  // b.any
  409b3c:	nop
  409b40:	ldr	x0, [sp, #160]
  409b44:	add	x0, x0, #0x1
  409b48:	str	x0, [sp, #160]
  409b4c:	ldr	x1, [sp, #160]
  409b50:	ldr	x0, [sp, #144]
  409b54:	cmp	x1, x0
  409b58:	b.cc	409adc <ferror@plt+0x7adc>  // b.lo, b.ul, b.last
  409b5c:	ldr	w0, [sp, #124]
  409b60:	bl	401f70 <iswprint@plt>
  409b64:	cmp	w0, #0x0
  409b68:	b.ne	409b70 <ferror@plt+0x7b70>  // b.any
  409b6c:	strb	wzr, [sp, #175]
  409b70:	ldr	x1, [sp, #176]
  409b74:	ldr	x0, [sp, #144]
  409b78:	add	x0, x1, x0
  409b7c:	str	x0, [sp, #176]
  409b80:	add	x0, sp, #0x80
  409b84:	bl	401dd0 <mbsinit@plt>
  409b88:	cmp	w0, #0x0
  409b8c:	b.eq	4099f8 <ferror@plt+0x79f8>  // b.none
  409b90:	b	409ba0 <ferror@plt+0x7ba0>
  409b94:	nop
  409b98:	b	409ba0 <ferror@plt+0x7ba0>
  409b9c:	nop
  409ba0:	ldrb	w0, [sp, #175]
  409ba4:	strb	w0, [sp, #190]
  409ba8:	ldr	x0, [sp, #176]
  409bac:	cmp	x0, #0x1
  409bb0:	b.hi	409bd4 <ferror@plt+0x7bd4>  // b.pmore
  409bb4:	ldrb	w0, [sp, #199]
  409bb8:	cmp	w0, #0x0
  409bbc:	b.eq	409f00 <ferror@plt+0x7f00>  // b.none
  409bc0:	ldrb	w0, [sp, #175]
  409bc4:	eor	w0, w0, #0x1
  409bc8:	and	w0, w0, #0xff
  409bcc:	cmp	w0, #0x0
  409bd0:	b.eq	409f00 <ferror@plt+0x7f00>  // b.none
  409bd4:	ldr	x1, [sp, #232]
  409bd8:	ldr	x0, [sp, #176]
  409bdc:	add	x0, x1, x0
  409be0:	str	x0, [sp, #136]
  409be4:	ldrb	w0, [sp, #199]
  409be8:	cmp	w0, #0x0
  409bec:	b.eq	409da0 <ferror@plt+0x7da0>  // b.none
  409bf0:	ldrb	w0, [sp, #175]
  409bf4:	eor	w0, w0, #0x1
  409bf8:	and	w0, w0, #0xff
  409bfc:	cmp	w0, #0x0
  409c00:	b.eq	409da0 <ferror@plt+0x7da0>  // b.none
  409c04:	ldrb	w0, [sp, #198]
  409c08:	cmp	w0, #0x0
  409c0c:	b.ne	40a33c <ferror@plt+0x833c>  // b.any
  409c10:	mov	w0, #0x1                   	// #1
  409c14:	strb	w0, [sp, #191]
  409c18:	ldr	w0, [sp, #76]
  409c1c:	cmp	w0, #0x2
  409c20:	b.ne	409cd0 <ferror@plt+0x7cd0>  // b.any
  409c24:	ldrb	w0, [sp, #197]
  409c28:	eor	w0, w0, #0x1
  409c2c:	and	w0, w0, #0xff
  409c30:	cmp	w0, #0x0
  409c34:	b.eq	409cd0 <ferror@plt+0x7cd0>  // b.none
  409c38:	ldr	x1, [sp, #224]
  409c3c:	ldr	x0, [sp, #96]
  409c40:	cmp	x1, x0
  409c44:	b.cs	409c5c <ferror@plt+0x7c5c>  // b.hs, b.nlast
  409c48:	ldr	x1, [sp, #104]
  409c4c:	ldr	x0, [sp, #224]
  409c50:	add	x0, x1, x0
  409c54:	mov	w1, #0x27                  	// #39
  409c58:	strb	w1, [x0]
  409c5c:	ldr	x0, [sp, #224]
  409c60:	add	x0, x0, #0x1
  409c64:	str	x0, [sp, #224]
  409c68:	ldr	x1, [sp, #224]
  409c6c:	ldr	x0, [sp, #96]
  409c70:	cmp	x1, x0
  409c74:	b.cs	409c8c <ferror@plt+0x7c8c>  // b.hs, b.nlast
  409c78:	ldr	x1, [sp, #104]
  409c7c:	ldr	x0, [sp, #224]
  409c80:	add	x0, x1, x0
  409c84:	mov	w1, #0x24                  	// #36
  409c88:	strb	w1, [x0]
  409c8c:	ldr	x0, [sp, #224]
  409c90:	add	x0, x0, #0x1
  409c94:	str	x0, [sp, #224]
  409c98:	ldr	x1, [sp, #224]
  409c9c:	ldr	x0, [sp, #96]
  409ca0:	cmp	x1, x0
  409ca4:	b.cs	409cbc <ferror@plt+0x7cbc>  // b.hs, b.nlast
  409ca8:	ldr	x1, [sp, #104]
  409cac:	ldr	x0, [sp, #224]
  409cb0:	add	x0, x1, x0
  409cb4:	mov	w1, #0x27                  	// #39
  409cb8:	strb	w1, [x0]
  409cbc:	ldr	x0, [sp, #224]
  409cc0:	add	x0, x0, #0x1
  409cc4:	str	x0, [sp, #224]
  409cc8:	mov	w0, #0x1                   	// #1
  409ccc:	strb	w0, [sp, #197]
  409cd0:	ldr	x1, [sp, #224]
  409cd4:	ldr	x0, [sp, #96]
  409cd8:	cmp	x1, x0
  409cdc:	b.cs	409cf4 <ferror@plt+0x7cf4>  // b.hs, b.nlast
  409ce0:	ldr	x1, [sp, #104]
  409ce4:	ldr	x0, [sp, #224]
  409ce8:	add	x0, x1, x0
  409cec:	mov	w1, #0x5c                  	// #92
  409cf0:	strb	w1, [x0]
  409cf4:	ldr	x0, [sp, #224]
  409cf8:	add	x0, x0, #0x1
  409cfc:	str	x0, [sp, #224]
  409d00:	ldr	x1, [sp, #224]
  409d04:	ldr	x0, [sp, #96]
  409d08:	cmp	x1, x0
  409d0c:	b.cs	409d34 <ferror@plt+0x7d34>  // b.hs, b.nlast
  409d10:	ldrb	w0, [sp, #194]
  409d14:	lsr	w0, w0, #6
  409d18:	and	w1, w0, #0xff
  409d1c:	ldr	x2, [sp, #104]
  409d20:	ldr	x0, [sp, #224]
  409d24:	add	x0, x2, x0
  409d28:	add	w1, w1, #0x30
  409d2c:	and	w1, w1, #0xff
  409d30:	strb	w1, [x0]
  409d34:	ldr	x0, [sp, #224]
  409d38:	add	x0, x0, #0x1
  409d3c:	str	x0, [sp, #224]
  409d40:	ldr	x1, [sp, #224]
  409d44:	ldr	x0, [sp, #96]
  409d48:	cmp	x1, x0
  409d4c:	b.cs	409d7c <ferror@plt+0x7d7c>  // b.hs, b.nlast
  409d50:	ldrb	w0, [sp, #194]
  409d54:	lsr	w0, w0, #3
  409d58:	and	w0, w0, #0xff
  409d5c:	and	w0, w0, #0x7
  409d60:	and	w1, w0, #0xff
  409d64:	ldr	x2, [sp, #104]
  409d68:	ldr	x0, [sp, #224]
  409d6c:	add	x0, x2, x0
  409d70:	add	w1, w1, #0x30
  409d74:	and	w1, w1, #0xff
  409d78:	strb	w1, [x0]
  409d7c:	ldr	x0, [sp, #224]
  409d80:	add	x0, x0, #0x1
  409d84:	str	x0, [sp, #224]
  409d88:	ldrb	w0, [sp, #194]
  409d8c:	and	w0, w0, #0x7
  409d90:	and	w0, w0, #0xff
  409d94:	add	w0, w0, #0x30
  409d98:	strb	w0, [sp, #194]
  409d9c:	b	409de0 <ferror@plt+0x7de0>
  409da0:	ldrb	w0, [sp, #192]
  409da4:	cmp	w0, #0x0
  409da8:	b.eq	409de0 <ferror@plt+0x7de0>  // b.none
  409dac:	ldr	x1, [sp, #224]
  409db0:	ldr	x0, [sp, #96]
  409db4:	cmp	x1, x0
  409db8:	b.cs	409dd0 <ferror@plt+0x7dd0>  // b.hs, b.nlast
  409dbc:	ldr	x1, [sp, #104]
  409dc0:	ldr	x0, [sp, #224]
  409dc4:	add	x0, x1, x0
  409dc8:	mov	w1, #0x5c                  	// #92
  409dcc:	strb	w1, [x0]
  409dd0:	ldr	x0, [sp, #224]
  409dd4:	add	x0, x0, #0x1
  409dd8:	str	x0, [sp, #224]
  409ddc:	strb	wzr, [sp, #192]
  409de0:	ldr	x0, [sp, #232]
  409de4:	add	x0, x0, #0x1
  409de8:	ldr	x1, [sp, #136]
  409dec:	cmp	x1, x0
  409df0:	b.ls	409ecc <ferror@plt+0x7ecc>  // b.plast
  409df4:	ldrb	w0, [sp, #197]
  409df8:	cmp	w0, #0x0
  409dfc:	b.eq	409e78 <ferror@plt+0x7e78>  // b.none
  409e00:	ldrb	w0, [sp, #191]
  409e04:	eor	w0, w0, #0x1
  409e08:	and	w0, w0, #0xff
  409e0c:	cmp	w0, #0x0
  409e10:	b.eq	409e78 <ferror@plt+0x7e78>  // b.none
  409e14:	ldr	x1, [sp, #224]
  409e18:	ldr	x0, [sp, #96]
  409e1c:	cmp	x1, x0
  409e20:	b.cs	409e38 <ferror@plt+0x7e38>  // b.hs, b.nlast
  409e24:	ldr	x1, [sp, #104]
  409e28:	ldr	x0, [sp, #224]
  409e2c:	add	x0, x1, x0
  409e30:	mov	w1, #0x27                  	// #39
  409e34:	strb	w1, [x0]
  409e38:	ldr	x0, [sp, #224]
  409e3c:	add	x0, x0, #0x1
  409e40:	str	x0, [sp, #224]
  409e44:	ldr	x1, [sp, #224]
  409e48:	ldr	x0, [sp, #96]
  409e4c:	cmp	x1, x0
  409e50:	b.cs	409e68 <ferror@plt+0x7e68>  // b.hs, b.nlast
  409e54:	ldr	x1, [sp, #104]
  409e58:	ldr	x0, [sp, #224]
  409e5c:	add	x0, x1, x0
  409e60:	mov	w1, #0x27                  	// #39
  409e64:	strb	w1, [x0]
  409e68:	ldr	x0, [sp, #224]
  409e6c:	add	x0, x0, #0x1
  409e70:	str	x0, [sp, #224]
  409e74:	strb	wzr, [sp, #197]
  409e78:	ldr	x1, [sp, #224]
  409e7c:	ldr	x0, [sp, #96]
  409e80:	cmp	x1, x0
  409e84:	b.cs	409e9c <ferror@plt+0x7e9c>  // b.hs, b.nlast
  409e88:	ldr	x1, [sp, #104]
  409e8c:	ldr	x0, [sp, #224]
  409e90:	add	x0, x1, x0
  409e94:	ldrb	w1, [sp, #194]
  409e98:	strb	w1, [x0]
  409e9c:	ldr	x0, [sp, #224]
  409ea0:	add	x0, x0, #0x1
  409ea4:	str	x0, [sp, #224]
  409ea8:	ldr	x0, [sp, #232]
  409eac:	add	x0, x0, #0x1
  409eb0:	str	x0, [sp, #232]
  409eb4:	ldr	x1, [sp, #88]
  409eb8:	ldr	x0, [sp, #232]
  409ebc:	add	x0, x1, x0
  409ec0:	ldrb	w0, [x0]
  409ec4:	strb	w0, [sp, #194]
  409ec8:	b	409be4 <ferror@plt+0x7be4>
  409ecc:	nop
  409ed0:	b	40a0a4 <ferror@plt+0x80a4>
  409ed4:	nop
  409ed8:	b	409f00 <ferror@plt+0x7f00>
  409edc:	nop
  409ee0:	b	409f00 <ferror@plt+0x7f00>
  409ee4:	nop
  409ee8:	b	409f00 <ferror@plt+0x7f00>
  409eec:	nop
  409ef0:	b	409f00 <ferror@plt+0x7f00>
  409ef4:	nop
  409ef8:	b	409f00 <ferror@plt+0x7f00>
  409efc:	nop
  409f00:	ldrb	w0, [sp, #199]
  409f04:	eor	w0, w0, #0x1
  409f08:	and	w0, w0, #0xff
  409f0c:	cmp	w0, #0x0
  409f10:	b.ne	409f20 <ferror@plt+0x7f20>  // b.any
  409f14:	ldr	w0, [sp, #76]
  409f18:	cmp	w0, #0x2
  409f1c:	b.ne	409f34 <ferror@plt+0x7f34>  // b.any
  409f20:	ldrb	w0, [sp, #198]
  409f24:	eor	w0, w0, #0x1
  409f28:	and	w0, w0, #0xff
  409f2c:	cmp	w0, #0x0
  409f30:	b.ne	409f78 <ferror@plt+0x7f78>  // b.any
  409f34:	ldr	x0, [sp, #64]
  409f38:	cmp	x0, #0x0
  409f3c:	b.eq	409f78 <ferror@plt+0x7f78>  // b.none
  409f40:	ldrb	w0, [sp, #194]
  409f44:	lsr	w0, w0, #5
  409f48:	and	w0, w0, #0xff
  409f4c:	and	x0, x0, #0xff
  409f50:	lsl	x0, x0, #2
  409f54:	ldr	x1, [sp, #64]
  409f58:	add	x0, x1, x0
  409f5c:	ldr	w1, [x0]
  409f60:	ldrb	w0, [sp, #194]
  409f64:	and	w0, w0, #0x1f
  409f68:	lsr	w0, w1, w0
  409f6c:	and	w0, w0, #0x1
  409f70:	cmp	w0, #0x0
  409f74:	b.ne	409f8c <ferror@plt+0x7f8c>  // b.any
  409f78:	ldrb	w0, [sp, #192]
  409f7c:	eor	w0, w0, #0x1
  409f80:	and	w0, w0, #0xff
  409f84:	cmp	w0, #0x0
  409f88:	b.ne	40a0a0 <ferror@plt+0x80a0>  // b.any
  409f8c:	nop
  409f90:	ldrb	w0, [sp, #198]
  409f94:	cmp	w0, #0x0
  409f98:	b.ne	40a344 <ferror@plt+0x8344>  // b.any
  409f9c:	mov	w0, #0x1                   	// #1
  409fa0:	strb	w0, [sp, #191]
  409fa4:	ldr	w0, [sp, #76]
  409fa8:	cmp	w0, #0x2
  409fac:	b.ne	40a05c <ferror@plt+0x805c>  // b.any
  409fb0:	ldrb	w0, [sp, #197]
  409fb4:	eor	w0, w0, #0x1
  409fb8:	and	w0, w0, #0xff
  409fbc:	cmp	w0, #0x0
  409fc0:	b.eq	40a05c <ferror@plt+0x805c>  // b.none
  409fc4:	ldr	x1, [sp, #224]
  409fc8:	ldr	x0, [sp, #96]
  409fcc:	cmp	x1, x0
  409fd0:	b.cs	409fe8 <ferror@plt+0x7fe8>  // b.hs, b.nlast
  409fd4:	ldr	x1, [sp, #104]
  409fd8:	ldr	x0, [sp, #224]
  409fdc:	add	x0, x1, x0
  409fe0:	mov	w1, #0x27                  	// #39
  409fe4:	strb	w1, [x0]
  409fe8:	ldr	x0, [sp, #224]
  409fec:	add	x0, x0, #0x1
  409ff0:	str	x0, [sp, #224]
  409ff4:	ldr	x1, [sp, #224]
  409ff8:	ldr	x0, [sp, #96]
  409ffc:	cmp	x1, x0
  40a000:	b.cs	40a018 <ferror@plt+0x8018>  // b.hs, b.nlast
  40a004:	ldr	x1, [sp, #104]
  40a008:	ldr	x0, [sp, #224]
  40a00c:	add	x0, x1, x0
  40a010:	mov	w1, #0x24                  	// #36
  40a014:	strb	w1, [x0]
  40a018:	ldr	x0, [sp, #224]
  40a01c:	add	x0, x0, #0x1
  40a020:	str	x0, [sp, #224]
  40a024:	ldr	x1, [sp, #224]
  40a028:	ldr	x0, [sp, #96]
  40a02c:	cmp	x1, x0
  40a030:	b.cs	40a048 <ferror@plt+0x8048>  // b.hs, b.nlast
  40a034:	ldr	x1, [sp, #104]
  40a038:	ldr	x0, [sp, #224]
  40a03c:	add	x0, x1, x0
  40a040:	mov	w1, #0x27                  	// #39
  40a044:	strb	w1, [x0]
  40a048:	ldr	x0, [sp, #224]
  40a04c:	add	x0, x0, #0x1
  40a050:	str	x0, [sp, #224]
  40a054:	mov	w0, #0x1                   	// #1
  40a058:	strb	w0, [sp, #197]
  40a05c:	ldr	x1, [sp, #224]
  40a060:	ldr	x0, [sp, #96]
  40a064:	cmp	x1, x0
  40a068:	b.cs	40a080 <ferror@plt+0x8080>  // b.hs, b.nlast
  40a06c:	ldr	x1, [sp, #104]
  40a070:	ldr	x0, [sp, #224]
  40a074:	add	x0, x1, x0
  40a078:	mov	w1, #0x5c                  	// #92
  40a07c:	strb	w1, [x0]
  40a080:	ldr	x0, [sp, #224]
  40a084:	add	x0, x0, #0x1
  40a088:	str	x0, [sp, #224]
  40a08c:	b	40a0a4 <ferror@plt+0x80a4>
  40a090:	nop
  40a094:	b	40a0a4 <ferror@plt+0x80a4>
  40a098:	nop
  40a09c:	b	40a0a4 <ferror@plt+0x80a4>
  40a0a0:	nop
  40a0a4:	ldrb	w0, [sp, #197]
  40a0a8:	cmp	w0, #0x0
  40a0ac:	b.eq	40a128 <ferror@plt+0x8128>  // b.none
  40a0b0:	ldrb	w0, [sp, #191]
  40a0b4:	eor	w0, w0, #0x1
  40a0b8:	and	w0, w0, #0xff
  40a0bc:	cmp	w0, #0x0
  40a0c0:	b.eq	40a128 <ferror@plt+0x8128>  // b.none
  40a0c4:	ldr	x1, [sp, #224]
  40a0c8:	ldr	x0, [sp, #96]
  40a0cc:	cmp	x1, x0
  40a0d0:	b.cs	40a0e8 <ferror@plt+0x80e8>  // b.hs, b.nlast
  40a0d4:	ldr	x1, [sp, #104]
  40a0d8:	ldr	x0, [sp, #224]
  40a0dc:	add	x0, x1, x0
  40a0e0:	mov	w1, #0x27                  	// #39
  40a0e4:	strb	w1, [x0]
  40a0e8:	ldr	x0, [sp, #224]
  40a0ec:	add	x0, x0, #0x1
  40a0f0:	str	x0, [sp, #224]
  40a0f4:	ldr	x1, [sp, #224]
  40a0f8:	ldr	x0, [sp, #96]
  40a0fc:	cmp	x1, x0
  40a100:	b.cs	40a118 <ferror@plt+0x8118>  // b.hs, b.nlast
  40a104:	ldr	x1, [sp, #104]
  40a108:	ldr	x0, [sp, #224]
  40a10c:	add	x0, x1, x0
  40a110:	mov	w1, #0x27                  	// #39
  40a114:	strb	w1, [x0]
  40a118:	ldr	x0, [sp, #224]
  40a11c:	add	x0, x0, #0x1
  40a120:	str	x0, [sp, #224]
  40a124:	strb	wzr, [sp, #197]
  40a128:	ldr	x1, [sp, #224]
  40a12c:	ldr	x0, [sp, #96]
  40a130:	cmp	x1, x0
  40a134:	b.cs	40a14c <ferror@plt+0x814c>  // b.hs, b.nlast
  40a138:	ldr	x1, [sp, #104]
  40a13c:	ldr	x0, [sp, #224]
  40a140:	add	x0, x1, x0
  40a144:	ldrb	w1, [sp, #194]
  40a148:	strb	w1, [x0]
  40a14c:	ldr	x0, [sp, #224]
  40a150:	add	x0, x0, #0x1
  40a154:	str	x0, [sp, #224]
  40a158:	ldrb	w0, [sp, #190]
  40a15c:	eor	w0, w0, #0x1
  40a160:	and	w0, w0, #0xff
  40a164:	cmp	w0, #0x0
  40a168:	b.eq	40a170 <ferror@plt+0x8170>  // b.none
  40a16c:	strb	wzr, [sp, #195]
  40a170:	ldr	x0, [sp, #232]
  40a174:	add	x0, x0, #0x1
  40a178:	str	x0, [sp, #232]
  40a17c:	ldr	x0, [sp, #80]
  40a180:	cmn	x0, #0x1
  40a184:	b.ne	40a1a8 <ferror@plt+0x81a8>  // b.any
  40a188:	ldr	x1, [sp, #88]
  40a18c:	ldr	x0, [sp, #232]
  40a190:	add	x0, x1, x0
  40a194:	ldrb	w0, [x0]
  40a198:	cmp	w0, #0x0
  40a19c:	cset	w0, ne  // ne = any
  40a1a0:	and	w0, w0, #0xff
  40a1a4:	b	40a1bc <ferror@plt+0x81bc>
  40a1a8:	ldr	x1, [sp, #232]
  40a1ac:	ldr	x0, [sp, #80]
  40a1b0:	cmp	x1, x0
  40a1b4:	cset	w0, ne  // ne = any
  40a1b8:	and	w0, w0, #0xff
  40a1bc:	cmp	w0, #0x0
  40a1c0:	b.ne	4092c8 <ferror@plt+0x72c8>  // b.any
  40a1c4:	ldr	x0, [sp, #224]
  40a1c8:	cmp	x0, #0x0
  40a1cc:	b.ne	40a1e8 <ferror@plt+0x81e8>  // b.any
  40a1d0:	ldr	w0, [sp, #76]
  40a1d4:	cmp	w0, #0x2
  40a1d8:	b.ne	40a1e8 <ferror@plt+0x81e8>  // b.any
  40a1dc:	ldrb	w0, [sp, #198]
  40a1e0:	cmp	w0, #0x0
  40a1e4:	b.ne	40a34c <ferror@plt+0x834c>  // b.any
  40a1e8:	ldr	w0, [sp, #76]
  40a1ec:	cmp	w0, #0x2
  40a1f0:	b.ne	40a278 <ferror@plt+0x8278>  // b.any
  40a1f4:	ldrb	w0, [sp, #198]
  40a1f8:	eor	w0, w0, #0x1
  40a1fc:	and	w0, w0, #0xff
  40a200:	cmp	w0, #0x0
  40a204:	b.eq	40a278 <ferror@plt+0x8278>  // b.none
  40a208:	ldrb	w0, [sp, #196]
  40a20c:	cmp	w0, #0x0
  40a210:	b.eq	40a278 <ferror@plt+0x8278>  // b.none
  40a214:	ldrb	w0, [sp, #195]
  40a218:	cmp	w0, #0x0
  40a21c:	b.eq	40a250 <ferror@plt+0x8250>  // b.none
  40a220:	ldr	x0, [sp, #240]
  40a224:	str	x0, [sp]
  40a228:	ldr	x7, [sp, #56]
  40a22c:	ldr	x6, [sp, #64]
  40a230:	ldr	w5, [sp, #72]
  40a234:	mov	w4, #0x5                   	// #5
  40a238:	ldr	x3, [sp, #80]
  40a23c:	ldr	x2, [sp, #88]
  40a240:	ldr	x1, [sp, #216]
  40a244:	ldr	x0, [sp, #104]
  40a248:	bl	408fa0 <ferror@plt+0x6fa0>
  40a24c:	b	40a3a4 <ferror@plt+0x83a4>
  40a250:	ldr	x0, [sp, #96]
  40a254:	cmp	x0, #0x0
  40a258:	b.ne	40a278 <ferror@plt+0x8278>  // b.any
  40a25c:	ldr	x0, [sp, #216]
  40a260:	cmp	x0, #0x0
  40a264:	b.eq	40a278 <ferror@plt+0x8278>  // b.none
  40a268:	ldr	x0, [sp, #216]
  40a26c:	str	x0, [sp, #96]
  40a270:	str	xzr, [sp, #224]
  40a274:	b	409018 <ferror@plt+0x7018>
  40a278:	ldr	x0, [sp, #208]
  40a27c:	cmp	x0, #0x0
  40a280:	b.eq	40a2ec <ferror@plt+0x82ec>  // b.none
  40a284:	ldrb	w0, [sp, #198]
  40a288:	eor	w0, w0, #0x1
  40a28c:	and	w0, w0, #0xff
  40a290:	cmp	w0, #0x0
  40a294:	b.eq	40a2ec <ferror@plt+0x82ec>  // b.none
  40a298:	b	40a2dc <ferror@plt+0x82dc>
  40a29c:	ldr	x1, [sp, #224]
  40a2a0:	ldr	x0, [sp, #96]
  40a2a4:	cmp	x1, x0
  40a2a8:	b.cs	40a2c4 <ferror@plt+0x82c4>  // b.hs, b.nlast
  40a2ac:	ldr	x1, [sp, #104]
  40a2b0:	ldr	x0, [sp, #224]
  40a2b4:	add	x0, x1, x0
  40a2b8:	ldr	x1, [sp, #208]
  40a2bc:	ldrb	w1, [x1]
  40a2c0:	strb	w1, [x0]
  40a2c4:	ldr	x0, [sp, #224]
  40a2c8:	add	x0, x0, #0x1
  40a2cc:	str	x0, [sp, #224]
  40a2d0:	ldr	x0, [sp, #208]
  40a2d4:	add	x0, x0, #0x1
  40a2d8:	str	x0, [sp, #208]
  40a2dc:	ldr	x0, [sp, #208]
  40a2e0:	ldrb	w0, [x0]
  40a2e4:	cmp	w0, #0x0
  40a2e8:	b.ne	40a29c <ferror@plt+0x829c>  // b.any
  40a2ec:	ldr	x1, [sp, #224]
  40a2f0:	ldr	x0, [sp, #96]
  40a2f4:	cmp	x1, x0
  40a2f8:	b.cs	40a30c <ferror@plt+0x830c>  // b.hs, b.nlast
  40a2fc:	ldr	x1, [sp, #104]
  40a300:	ldr	x0, [sp, #224]
  40a304:	add	x0, x1, x0
  40a308:	strb	wzr, [x0]
  40a30c:	ldr	x0, [sp, #224]
  40a310:	b	40a3a4 <ferror@plt+0x83a4>
  40a314:	nop
  40a318:	b	40a350 <ferror@plt+0x8350>
  40a31c:	nop
  40a320:	b	40a350 <ferror@plt+0x8350>
  40a324:	nop
  40a328:	b	40a350 <ferror@plt+0x8350>
  40a32c:	nop
  40a330:	b	40a350 <ferror@plt+0x8350>
  40a334:	nop
  40a338:	b	40a350 <ferror@plt+0x8350>
  40a33c:	nop
  40a340:	b	40a350 <ferror@plt+0x8350>
  40a344:	nop
  40a348:	b	40a350 <ferror@plt+0x8350>
  40a34c:	nop
  40a350:	ldr	w0, [sp, #76]
  40a354:	cmp	w0, #0x2
  40a358:	b.ne	40a370 <ferror@plt+0x8370>  // b.any
  40a35c:	ldrb	w0, [sp, #199]
  40a360:	cmp	w0, #0x0
  40a364:	b.eq	40a370 <ferror@plt+0x8370>  // b.none
  40a368:	mov	w0, #0x4                   	// #4
  40a36c:	str	w0, [sp, #76]
  40a370:	ldr	w0, [sp, #72]
  40a374:	and	w1, w0, #0xfffffffd
  40a378:	ldr	x0, [sp, #240]
  40a37c:	str	x0, [sp]
  40a380:	ldr	x7, [sp, #56]
  40a384:	mov	x6, #0x0                   	// #0
  40a388:	mov	w5, w1
  40a38c:	ldr	w4, [sp, #76]
  40a390:	ldr	x3, [sp, #80]
  40a394:	ldr	x2, [sp, #88]
  40a398:	ldr	x1, [sp, #96]
  40a39c:	ldr	x0, [sp, #104]
  40a3a0:	bl	408fa0 <ferror@plt+0x6fa0>
  40a3a4:	ldr	x19, [sp, #32]
  40a3a8:	ldp	x29, x30, [sp, #16]
  40a3ac:	add	sp, sp, #0xf0
  40a3b0:	ret
  40a3b4:	sub	sp, sp, #0x70
  40a3b8:	stp	x29, x30, [sp, #16]
  40a3bc:	add	x29, sp, #0x10
  40a3c0:	str	x0, [sp, #72]
  40a3c4:	str	x1, [sp, #64]
  40a3c8:	str	x2, [sp, #56]
  40a3cc:	str	x3, [sp, #48]
  40a3d0:	str	x4, [sp, #40]
  40a3d4:	ldr	x0, [sp, #40]
  40a3d8:	cmp	x0, #0x0
  40a3dc:	b.eq	40a3e8 <ferror@plt+0x83e8>  // b.none
  40a3e0:	ldr	x0, [sp, #40]
  40a3e4:	b	40a3f0 <ferror@plt+0x83f0>
  40a3e8:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a3ec:	add	x0, x0, #0x4d0
  40a3f0:	str	x0, [sp, #104]
  40a3f4:	bl	401fa0 <__errno_location@plt>
  40a3f8:	ldr	w0, [x0]
  40a3fc:	str	w0, [sp, #100]
  40a400:	ldr	x0, [sp, #104]
  40a404:	ldr	w1, [x0]
  40a408:	ldr	x0, [sp, #104]
  40a40c:	ldr	w2, [x0, #4]
  40a410:	ldr	x0, [sp, #104]
  40a414:	add	x3, x0, #0x8
  40a418:	ldr	x0, [sp, #104]
  40a41c:	ldr	x4, [x0, #40]
  40a420:	ldr	x0, [sp, #104]
  40a424:	ldr	x0, [x0, #48]
  40a428:	str	x0, [sp]
  40a42c:	mov	x7, x4
  40a430:	mov	x6, x3
  40a434:	mov	w5, w2
  40a438:	mov	w4, w1
  40a43c:	ldr	x3, [sp, #48]
  40a440:	ldr	x2, [sp, #56]
  40a444:	ldr	x1, [sp, #64]
  40a448:	ldr	x0, [sp, #72]
  40a44c:	bl	408fa0 <ferror@plt+0x6fa0>
  40a450:	str	x0, [sp, #88]
  40a454:	bl	401fa0 <__errno_location@plt>
  40a458:	mov	x1, x0
  40a45c:	ldr	w0, [sp, #100]
  40a460:	str	w0, [x1]
  40a464:	ldr	x0, [sp, #88]
  40a468:	ldp	x29, x30, [sp, #16]
  40a46c:	add	sp, sp, #0x70
  40a470:	ret
  40a474:	stp	x29, x30, [sp, #-48]!
  40a478:	mov	x29, sp
  40a47c:	str	x0, [sp, #40]
  40a480:	str	x1, [sp, #32]
  40a484:	str	x2, [sp, #24]
  40a488:	ldr	x3, [sp, #24]
  40a48c:	mov	x2, #0x0                   	// #0
  40a490:	ldr	x1, [sp, #32]
  40a494:	ldr	x0, [sp, #40]
  40a498:	bl	40a4a4 <ferror@plt+0x84a4>
  40a49c:	ldp	x29, x30, [sp], #48
  40a4a0:	ret
  40a4a4:	sub	sp, sp, #0x60
  40a4a8:	stp	x29, x30, [sp, #16]
  40a4ac:	add	x29, sp, #0x10
  40a4b0:	str	x0, [sp, #56]
  40a4b4:	str	x1, [sp, #48]
  40a4b8:	str	x2, [sp, #40]
  40a4bc:	str	x3, [sp, #32]
  40a4c0:	ldr	x0, [sp, #32]
  40a4c4:	cmp	x0, #0x0
  40a4c8:	b.eq	40a4d4 <ferror@plt+0x84d4>  // b.none
  40a4cc:	ldr	x0, [sp, #32]
  40a4d0:	b	40a4dc <ferror@plt+0x84dc>
  40a4d4:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a4d8:	add	x0, x0, #0x4d0
  40a4dc:	str	x0, [sp, #88]
  40a4e0:	bl	401fa0 <__errno_location@plt>
  40a4e4:	ldr	w0, [x0]
  40a4e8:	str	w0, [sp, #84]
  40a4ec:	ldr	x0, [sp, #88]
  40a4f0:	ldr	w0, [x0, #4]
  40a4f4:	ldr	x1, [sp, #40]
  40a4f8:	cmp	x1, #0x0
  40a4fc:	cset	w1, eq  // eq = none
  40a500:	and	w1, w1, #0xff
  40a504:	orr	w0, w0, w1
  40a508:	str	w0, [sp, #80]
  40a50c:	ldr	x0, [sp, #88]
  40a510:	ldr	w1, [x0]
  40a514:	ldr	x0, [sp, #88]
  40a518:	add	x2, x0, #0x8
  40a51c:	ldr	x0, [sp, #88]
  40a520:	ldr	x3, [x0, #40]
  40a524:	ldr	x0, [sp, #88]
  40a528:	ldr	x0, [x0, #48]
  40a52c:	str	x0, [sp]
  40a530:	mov	x7, x3
  40a534:	mov	x6, x2
  40a538:	ldr	w5, [sp, #80]
  40a53c:	mov	w4, w1
  40a540:	ldr	x3, [sp, #48]
  40a544:	ldr	x2, [sp, #56]
  40a548:	mov	x1, #0x0                   	// #0
  40a54c:	mov	x0, #0x0                   	// #0
  40a550:	bl	408fa0 <ferror@plt+0x6fa0>
  40a554:	add	x0, x0, #0x1
  40a558:	str	x0, [sp, #72]
  40a55c:	ldr	x0, [sp, #72]
  40a560:	bl	40b9f8 <ferror@plt+0x99f8>
  40a564:	str	x0, [sp, #64]
  40a568:	ldr	x0, [sp, #88]
  40a56c:	ldr	w1, [x0]
  40a570:	ldr	x0, [sp, #88]
  40a574:	add	x2, x0, #0x8
  40a578:	ldr	x0, [sp, #88]
  40a57c:	ldr	x3, [x0, #40]
  40a580:	ldr	x0, [sp, #88]
  40a584:	ldr	x0, [x0, #48]
  40a588:	str	x0, [sp]
  40a58c:	mov	x7, x3
  40a590:	mov	x6, x2
  40a594:	ldr	w5, [sp, #80]
  40a598:	mov	w4, w1
  40a59c:	ldr	x3, [sp, #48]
  40a5a0:	ldr	x2, [sp, #56]
  40a5a4:	ldr	x1, [sp, #72]
  40a5a8:	ldr	x0, [sp, #64]
  40a5ac:	bl	408fa0 <ferror@plt+0x6fa0>
  40a5b0:	bl	401fa0 <__errno_location@plt>
  40a5b4:	mov	x1, x0
  40a5b8:	ldr	w0, [sp, #84]
  40a5bc:	str	w0, [x1]
  40a5c0:	ldr	x0, [sp, #40]
  40a5c4:	cmp	x0, #0x0
  40a5c8:	b.eq	40a5dc <ferror@plt+0x85dc>  // b.none
  40a5cc:	ldr	x0, [sp, #72]
  40a5d0:	sub	x1, x0, #0x1
  40a5d4:	ldr	x0, [sp, #40]
  40a5d8:	str	x1, [x0]
  40a5dc:	ldr	x0, [sp, #64]
  40a5e0:	ldp	x29, x30, [sp, #16]
  40a5e4:	add	sp, sp, #0x60
  40a5e8:	ret
  40a5ec:	stp	x29, x30, [sp, #-32]!
  40a5f0:	mov	x29, sp
  40a5f4:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a5f8:	add	x0, x0, #0x2d8
  40a5fc:	ldr	x0, [x0]
  40a600:	str	x0, [sp, #16]
  40a604:	mov	w0, #0x1                   	// #1
  40a608:	str	w0, [sp, #28]
  40a60c:	b	40a634 <ferror@plt+0x8634>
  40a610:	ldrsw	x0, [sp, #28]
  40a614:	lsl	x0, x0, #4
  40a618:	ldr	x1, [sp, #16]
  40a61c:	add	x0, x1, x0
  40a620:	ldr	x0, [x0, #8]
  40a624:	bl	401e60 <free@plt>
  40a628:	ldr	w0, [sp, #28]
  40a62c:	add	w0, w0, #0x1
  40a630:	str	w0, [sp, #28]
  40a634:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a638:	add	x0, x0, #0x2c0
  40a63c:	ldr	w0, [x0]
  40a640:	ldr	w1, [sp, #28]
  40a644:	cmp	w1, w0
  40a648:	b.lt	40a610 <ferror@plt+0x8610>  // b.tstop
  40a64c:	ldr	x0, [sp, #16]
  40a650:	ldr	x1, [x0, #8]
  40a654:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a658:	add	x0, x0, #0x508
  40a65c:	cmp	x1, x0
  40a660:	b.eq	40a694 <ferror@plt+0x8694>  // b.none
  40a664:	ldr	x0, [sp, #16]
  40a668:	ldr	x0, [x0, #8]
  40a66c:	bl	401e60 <free@plt>
  40a670:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a674:	add	x0, x0, #0x2c8
  40a678:	mov	x1, #0x100                 	// #256
  40a67c:	str	x1, [x0]
  40a680:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a684:	add	x0, x0, #0x2c8
  40a688:	adrp	x1, 422000 <ferror@plt+0x20000>
  40a68c:	add	x1, x1, #0x508
  40a690:	str	x1, [x0, #8]
  40a694:	ldr	x1, [sp, #16]
  40a698:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a69c:	add	x0, x0, #0x2c8
  40a6a0:	cmp	x1, x0
  40a6a4:	b.eq	40a6c4 <ferror@plt+0x86c4>  // b.none
  40a6a8:	ldr	x0, [sp, #16]
  40a6ac:	bl	401e60 <free@plt>
  40a6b0:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a6b4:	add	x0, x0, #0x2d8
  40a6b8:	adrp	x1, 422000 <ferror@plt+0x20000>
  40a6bc:	add	x1, x1, #0x2c8
  40a6c0:	str	x1, [x0]
  40a6c4:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a6c8:	add	x0, x0, #0x2c0
  40a6cc:	mov	w1, #0x1                   	// #1
  40a6d0:	str	w1, [x0]
  40a6d4:	nop
  40a6d8:	ldp	x29, x30, [sp], #32
  40a6dc:	ret
  40a6e0:	sub	sp, sp, #0x80
  40a6e4:	stp	x29, x30, [sp, #16]
  40a6e8:	add	x29, sp, #0x10
  40a6ec:	str	w0, [sp, #60]
  40a6f0:	str	x1, [sp, #48]
  40a6f4:	str	x2, [sp, #40]
  40a6f8:	str	x3, [sp, #32]
  40a6fc:	bl	401fa0 <__errno_location@plt>
  40a700:	ldr	w0, [x0]
  40a704:	str	w0, [sp, #108]
  40a708:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a70c:	add	x0, x0, #0x2d8
  40a710:	ldr	x0, [x0]
  40a714:	str	x0, [sp, #120]
  40a718:	ldr	w0, [sp, #60]
  40a71c:	cmp	w0, #0x0
  40a720:	b.ge	40a728 <ferror@plt+0x8728>  // b.tcont
  40a724:	bl	401dc0 <abort@plt>
  40a728:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a72c:	add	x0, x0, #0x2c0
  40a730:	ldr	w0, [x0]
  40a734:	ldr	w1, [sp, #60]
  40a738:	cmp	w1, w0
  40a73c:	b.lt	40a834 <ferror@plt+0x8834>  // b.tstop
  40a740:	ldr	x1, [sp, #120]
  40a744:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a748:	add	x0, x0, #0x2c8
  40a74c:	cmp	x1, x0
  40a750:	cset	w0, eq  // eq = none
  40a754:	strb	w0, [sp, #107]
  40a758:	mov	w0, #0x7ffffffe            	// #2147483646
  40a75c:	str	w0, [sp, #100]
  40a760:	ldr	w1, [sp, #100]
  40a764:	ldr	w0, [sp, #60]
  40a768:	cmp	w1, w0
  40a76c:	b.ge	40a774 <ferror@plt+0x8774>  // b.tcont
  40a770:	bl	40bbf4 <ferror@plt+0x9bf4>
  40a774:	ldrb	w0, [sp, #107]
  40a778:	cmp	w0, #0x0
  40a77c:	b.eq	40a788 <ferror@plt+0x8788>  // b.none
  40a780:	mov	x0, #0x0                   	// #0
  40a784:	b	40a78c <ferror@plt+0x878c>
  40a788:	ldr	x0, [sp, #120]
  40a78c:	ldr	w1, [sp, #60]
  40a790:	add	w1, w1, #0x1
  40a794:	sxtw	x1, w1
  40a798:	lsl	x1, x1, #4
  40a79c:	bl	40ba54 <ferror@plt+0x9a54>
  40a7a0:	str	x0, [sp, #120]
  40a7a4:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a7a8:	add	x0, x0, #0x2d8
  40a7ac:	ldr	x1, [sp, #120]
  40a7b0:	str	x1, [x0]
  40a7b4:	ldrb	w0, [sp, #107]
  40a7b8:	cmp	w0, #0x0
  40a7bc:	b.eq	40a7d4 <ferror@plt+0x87d4>  // b.none
  40a7c0:	ldr	x2, [sp, #120]
  40a7c4:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a7c8:	add	x0, x0, #0x2c8
  40a7cc:	ldp	x0, x1, [x0]
  40a7d0:	stp	x0, x1, [x2]
  40a7d4:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a7d8:	add	x0, x0, #0x2c0
  40a7dc:	ldr	w0, [x0]
  40a7e0:	sxtw	x0, w0
  40a7e4:	lsl	x0, x0, #4
  40a7e8:	ldr	x1, [sp, #120]
  40a7ec:	add	x3, x1, x0
  40a7f0:	ldr	w0, [sp, #60]
  40a7f4:	add	w1, w0, #0x1
  40a7f8:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a7fc:	add	x0, x0, #0x2c0
  40a800:	ldr	w0, [x0]
  40a804:	sub	w0, w1, w0
  40a808:	sxtw	x0, w0
  40a80c:	lsl	x0, x0, #4
  40a810:	mov	x2, x0
  40a814:	mov	w1, #0x0                   	// #0
  40a818:	mov	x0, x3
  40a81c:	bl	401cf0 <memset@plt>
  40a820:	ldr	w0, [sp, #60]
  40a824:	add	w1, w0, #0x1
  40a828:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a82c:	add	x0, x0, #0x2c0
  40a830:	str	w1, [x0]
  40a834:	ldrsw	x0, [sp, #60]
  40a838:	lsl	x0, x0, #4
  40a83c:	ldr	x1, [sp, #120]
  40a840:	add	x0, x1, x0
  40a844:	ldr	x0, [x0]
  40a848:	str	x0, [sp, #88]
  40a84c:	ldrsw	x0, [sp, #60]
  40a850:	lsl	x0, x0, #4
  40a854:	ldr	x1, [sp, #120]
  40a858:	add	x0, x1, x0
  40a85c:	ldr	x0, [x0, #8]
  40a860:	str	x0, [sp, #112]
  40a864:	ldr	x0, [sp, #32]
  40a868:	ldr	w0, [x0, #4]
  40a86c:	orr	w0, w0, #0x1
  40a870:	str	w0, [sp, #84]
  40a874:	ldr	x0, [sp, #32]
  40a878:	ldr	w1, [x0]
  40a87c:	ldr	x0, [sp, #32]
  40a880:	add	x2, x0, #0x8
  40a884:	ldr	x0, [sp, #32]
  40a888:	ldr	x3, [x0, #40]
  40a88c:	ldr	x0, [sp, #32]
  40a890:	ldr	x0, [x0, #48]
  40a894:	str	x0, [sp]
  40a898:	mov	x7, x3
  40a89c:	mov	x6, x2
  40a8a0:	ldr	w5, [sp, #84]
  40a8a4:	mov	w4, w1
  40a8a8:	ldr	x3, [sp, #40]
  40a8ac:	ldr	x2, [sp, #48]
  40a8b0:	ldr	x1, [sp, #88]
  40a8b4:	ldr	x0, [sp, #112]
  40a8b8:	bl	408fa0 <ferror@plt+0x6fa0>
  40a8bc:	str	x0, [sp, #72]
  40a8c0:	ldr	x1, [sp, #88]
  40a8c4:	ldr	x0, [sp, #72]
  40a8c8:	cmp	x1, x0
  40a8cc:	b.hi	40a97c <ferror@plt+0x897c>  // b.pmore
  40a8d0:	ldr	x0, [sp, #72]
  40a8d4:	add	x0, x0, #0x1
  40a8d8:	str	x0, [sp, #88]
  40a8dc:	ldrsw	x0, [sp, #60]
  40a8e0:	lsl	x0, x0, #4
  40a8e4:	ldr	x1, [sp, #120]
  40a8e8:	add	x0, x1, x0
  40a8ec:	ldr	x1, [sp, #88]
  40a8f0:	str	x1, [x0]
  40a8f4:	ldr	x1, [sp, #112]
  40a8f8:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a8fc:	add	x0, x0, #0x508
  40a900:	cmp	x1, x0
  40a904:	b.eq	40a910 <ferror@plt+0x8910>  // b.none
  40a908:	ldr	x0, [sp, #112]
  40a90c:	bl	401e60 <free@plt>
  40a910:	ldr	x0, [sp, #88]
  40a914:	bl	40b9f8 <ferror@plt+0x99f8>
  40a918:	str	x0, [sp, #112]
  40a91c:	ldrsw	x0, [sp, #60]
  40a920:	lsl	x0, x0, #4
  40a924:	ldr	x1, [sp, #120]
  40a928:	add	x0, x1, x0
  40a92c:	ldr	x1, [sp, #112]
  40a930:	str	x1, [x0, #8]
  40a934:	ldr	x0, [sp, #32]
  40a938:	ldr	w1, [x0]
  40a93c:	ldr	x0, [sp, #32]
  40a940:	add	x2, x0, #0x8
  40a944:	ldr	x0, [sp, #32]
  40a948:	ldr	x3, [x0, #40]
  40a94c:	ldr	x0, [sp, #32]
  40a950:	ldr	x0, [x0, #48]
  40a954:	str	x0, [sp]
  40a958:	mov	x7, x3
  40a95c:	mov	x6, x2
  40a960:	ldr	w5, [sp, #84]
  40a964:	mov	w4, w1
  40a968:	ldr	x3, [sp, #40]
  40a96c:	ldr	x2, [sp, #48]
  40a970:	ldr	x1, [sp, #88]
  40a974:	ldr	x0, [sp, #112]
  40a978:	bl	408fa0 <ferror@plt+0x6fa0>
  40a97c:	bl	401fa0 <__errno_location@plt>
  40a980:	mov	x1, x0
  40a984:	ldr	w0, [sp, #108]
  40a988:	str	w0, [x1]
  40a98c:	ldr	x0, [sp, #112]
  40a990:	ldp	x29, x30, [sp, #16]
  40a994:	add	sp, sp, #0x80
  40a998:	ret
  40a99c:	stp	x29, x30, [sp, #-32]!
  40a9a0:	mov	x29, sp
  40a9a4:	str	w0, [sp, #28]
  40a9a8:	str	x1, [sp, #16]
  40a9ac:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a9b0:	add	x3, x0, #0x4d0
  40a9b4:	mov	x2, #0xffffffffffffffff    	// #-1
  40a9b8:	ldr	x1, [sp, #16]
  40a9bc:	ldr	w0, [sp, #28]
  40a9c0:	bl	40a6e0 <ferror@plt+0x86e0>
  40a9c4:	ldp	x29, x30, [sp], #32
  40a9c8:	ret
  40a9cc:	stp	x29, x30, [sp, #-48]!
  40a9d0:	mov	x29, sp
  40a9d4:	str	w0, [sp, #44]
  40a9d8:	str	x1, [sp, #32]
  40a9dc:	str	x2, [sp, #24]
  40a9e0:	adrp	x0, 422000 <ferror@plt+0x20000>
  40a9e4:	add	x3, x0, #0x4d0
  40a9e8:	ldr	x2, [sp, #24]
  40a9ec:	ldr	x1, [sp, #32]
  40a9f0:	ldr	w0, [sp, #44]
  40a9f4:	bl	40a6e0 <ferror@plt+0x86e0>
  40a9f8:	ldp	x29, x30, [sp], #48
  40a9fc:	ret
  40aa00:	stp	x29, x30, [sp, #-32]!
  40aa04:	mov	x29, sp
  40aa08:	str	x0, [sp, #24]
  40aa0c:	ldr	x1, [sp, #24]
  40aa10:	mov	w0, #0x0                   	// #0
  40aa14:	bl	40a99c <ferror@plt+0x899c>
  40aa18:	ldp	x29, x30, [sp], #32
  40aa1c:	ret
  40aa20:	stp	x29, x30, [sp, #-32]!
  40aa24:	mov	x29, sp
  40aa28:	str	x0, [sp, #24]
  40aa2c:	str	x1, [sp, #16]
  40aa30:	ldr	x2, [sp, #16]
  40aa34:	ldr	x1, [sp, #24]
  40aa38:	mov	w0, #0x0                   	// #0
  40aa3c:	bl	40a9cc <ferror@plt+0x89cc>
  40aa40:	ldp	x29, x30, [sp], #32
  40aa44:	ret
  40aa48:	stp	x29, x30, [sp, #-96]!
  40aa4c:	mov	x29, sp
  40aa50:	str	w0, [sp, #28]
  40aa54:	str	w1, [sp, #24]
  40aa58:	str	x2, [sp, #16]
  40aa5c:	add	x0, sp, #0x28
  40aa60:	mov	x8, x0
  40aa64:	ldr	w0, [sp, #24]
  40aa68:	bl	408e58 <ferror@plt+0x6e58>
  40aa6c:	add	x0, sp, #0x28
  40aa70:	mov	x3, x0
  40aa74:	mov	x2, #0xffffffffffffffff    	// #-1
  40aa78:	ldr	x1, [sp, #16]
  40aa7c:	ldr	w0, [sp, #28]
  40aa80:	bl	40a6e0 <ferror@plt+0x86e0>
  40aa84:	ldp	x29, x30, [sp], #96
  40aa88:	ret
  40aa8c:	stp	x29, x30, [sp, #-112]!
  40aa90:	mov	x29, sp
  40aa94:	str	w0, [sp, #44]
  40aa98:	str	w1, [sp, #40]
  40aa9c:	str	x2, [sp, #32]
  40aaa0:	str	x3, [sp, #24]
  40aaa4:	add	x0, sp, #0x38
  40aaa8:	mov	x8, x0
  40aaac:	ldr	w0, [sp, #40]
  40aab0:	bl	408e58 <ferror@plt+0x6e58>
  40aab4:	add	x0, sp, #0x38
  40aab8:	mov	x3, x0
  40aabc:	ldr	x2, [sp, #24]
  40aac0:	ldr	x1, [sp, #32]
  40aac4:	ldr	w0, [sp, #44]
  40aac8:	bl	40a6e0 <ferror@plt+0x86e0>
  40aacc:	ldp	x29, x30, [sp], #112
  40aad0:	ret
  40aad4:	stp	x29, x30, [sp, #-32]!
  40aad8:	mov	x29, sp
  40aadc:	str	w0, [sp, #28]
  40aae0:	str	x1, [sp, #16]
  40aae4:	ldr	x2, [sp, #16]
  40aae8:	ldr	w1, [sp, #28]
  40aaec:	mov	w0, #0x0                   	// #0
  40aaf0:	bl	40aa48 <ferror@plt+0x8a48>
  40aaf4:	ldp	x29, x30, [sp], #32
  40aaf8:	ret
  40aafc:	stp	x29, x30, [sp, #-48]!
  40ab00:	mov	x29, sp
  40ab04:	str	w0, [sp, #44]
  40ab08:	str	x1, [sp, #32]
  40ab0c:	str	x2, [sp, #24]
  40ab10:	ldr	x3, [sp, #24]
  40ab14:	ldr	x2, [sp, #32]
  40ab18:	ldr	w1, [sp, #44]
  40ab1c:	mov	w0, #0x0                   	// #0
  40ab20:	bl	40aa8c <ferror@plt+0x8a8c>
  40ab24:	ldp	x29, x30, [sp], #48
  40ab28:	ret
  40ab2c:	stp	x29, x30, [sp, #-112]!
  40ab30:	mov	x29, sp
  40ab34:	str	x0, [sp, #40]
  40ab38:	str	x1, [sp, #32]
  40ab3c:	strb	w2, [sp, #31]
  40ab40:	adrp	x0, 422000 <ferror@plt+0x20000>
  40ab44:	add	x1, x0, #0x4d0
  40ab48:	add	x0, sp, #0x38
  40ab4c:	ldp	x2, x3, [x1]
  40ab50:	stp	x2, x3, [x0]
  40ab54:	ldp	x2, x3, [x1, #16]
  40ab58:	stp	x2, x3, [x0, #16]
  40ab5c:	ldp	x2, x3, [x1, #32]
  40ab60:	stp	x2, x3, [x0, #32]
  40ab64:	ldr	x1, [x1, #48]
  40ab68:	str	x1, [x0, #48]
  40ab6c:	add	x0, sp, #0x38
  40ab70:	mov	w2, #0x1                   	// #1
  40ab74:	ldrb	w1, [sp, #31]
  40ab78:	bl	408ce8 <ferror@plt+0x6ce8>
  40ab7c:	add	x0, sp, #0x38
  40ab80:	mov	x3, x0
  40ab84:	ldr	x2, [sp, #32]
  40ab88:	ldr	x1, [sp, #40]
  40ab8c:	mov	w0, #0x0                   	// #0
  40ab90:	bl	40a6e0 <ferror@plt+0x86e0>
  40ab94:	ldp	x29, x30, [sp], #112
  40ab98:	ret
  40ab9c:	stp	x29, x30, [sp, #-32]!
  40aba0:	mov	x29, sp
  40aba4:	str	x0, [sp, #24]
  40aba8:	strb	w1, [sp, #23]
  40abac:	ldrb	w2, [sp, #23]
  40abb0:	mov	x1, #0xffffffffffffffff    	// #-1
  40abb4:	ldr	x0, [sp, #24]
  40abb8:	bl	40ab2c <ferror@plt+0x8b2c>
  40abbc:	ldp	x29, x30, [sp], #32
  40abc0:	ret
  40abc4:	stp	x29, x30, [sp, #-32]!
  40abc8:	mov	x29, sp
  40abcc:	str	x0, [sp, #24]
  40abd0:	mov	w1, #0x3a                  	// #58
  40abd4:	ldr	x0, [sp, #24]
  40abd8:	bl	40ab9c <ferror@plt+0x8b9c>
  40abdc:	ldp	x29, x30, [sp], #32
  40abe0:	ret
  40abe4:	stp	x29, x30, [sp, #-32]!
  40abe8:	mov	x29, sp
  40abec:	str	x0, [sp, #24]
  40abf0:	str	x1, [sp, #16]
  40abf4:	mov	w2, #0x3a                  	// #58
  40abf8:	ldr	x1, [sp, #16]
  40abfc:	ldr	x0, [sp, #24]
  40ac00:	bl	40ab2c <ferror@plt+0x8b2c>
  40ac04:	ldp	x29, x30, [sp], #32
  40ac08:	ret
  40ac0c:	stp	x29, x30, [sp, #-160]!
  40ac10:	mov	x29, sp
  40ac14:	str	w0, [sp, #92]
  40ac18:	str	w1, [sp, #88]
  40ac1c:	str	x2, [sp, #80]
  40ac20:	add	x0, sp, #0x10
  40ac24:	mov	x8, x0
  40ac28:	ldr	w0, [sp, #88]
  40ac2c:	bl	408e58 <ferror@plt+0x6e58>
  40ac30:	add	x0, sp, #0x68
  40ac34:	add	x1, sp, #0x10
  40ac38:	ldp	x2, x3, [x1]
  40ac3c:	stp	x2, x3, [x0]
  40ac40:	ldp	x2, x3, [x1, #16]
  40ac44:	stp	x2, x3, [x0, #16]
  40ac48:	ldp	x2, x3, [x1, #32]
  40ac4c:	stp	x2, x3, [x0, #32]
  40ac50:	ldr	x1, [x1, #48]
  40ac54:	str	x1, [x0, #48]
  40ac58:	add	x0, sp, #0x68
  40ac5c:	mov	w2, #0x1                   	// #1
  40ac60:	mov	w1, #0x3a                  	// #58
  40ac64:	bl	408ce8 <ferror@plt+0x6ce8>
  40ac68:	add	x0, sp, #0x68
  40ac6c:	mov	x3, x0
  40ac70:	mov	x2, #0xffffffffffffffff    	// #-1
  40ac74:	ldr	x1, [sp, #80]
  40ac78:	ldr	w0, [sp, #92]
  40ac7c:	bl	40a6e0 <ferror@plt+0x86e0>
  40ac80:	ldp	x29, x30, [sp], #160
  40ac84:	ret
  40ac88:	stp	x29, x30, [sp, #-48]!
  40ac8c:	mov	x29, sp
  40ac90:	str	w0, [sp, #44]
  40ac94:	str	x1, [sp, #32]
  40ac98:	str	x2, [sp, #24]
  40ac9c:	str	x3, [sp, #16]
  40aca0:	mov	x4, #0xffffffffffffffff    	// #-1
  40aca4:	ldr	x3, [sp, #16]
  40aca8:	ldr	x2, [sp, #24]
  40acac:	ldr	x1, [sp, #32]
  40acb0:	ldr	w0, [sp, #44]
  40acb4:	bl	40acc0 <ferror@plt+0x8cc0>
  40acb8:	ldp	x29, x30, [sp], #48
  40acbc:	ret
  40acc0:	stp	x29, x30, [sp, #-128]!
  40acc4:	mov	x29, sp
  40acc8:	str	w0, [sp, #60]
  40accc:	str	x1, [sp, #48]
  40acd0:	str	x2, [sp, #40]
  40acd4:	str	x3, [sp, #32]
  40acd8:	str	x4, [sp, #24]
  40acdc:	adrp	x0, 422000 <ferror@plt+0x20000>
  40ace0:	add	x1, x0, #0x4d0
  40ace4:	add	x0, sp, #0x48
  40ace8:	ldp	x2, x3, [x1]
  40acec:	stp	x2, x3, [x0]
  40acf0:	ldp	x2, x3, [x1, #16]
  40acf4:	stp	x2, x3, [x0, #16]
  40acf8:	ldp	x2, x3, [x1, #32]
  40acfc:	stp	x2, x3, [x0, #32]
  40ad00:	ldr	x1, [x1, #48]
  40ad04:	str	x1, [x0, #48]
  40ad08:	add	x0, sp, #0x48
  40ad0c:	ldr	x2, [sp, #40]
  40ad10:	ldr	x1, [sp, #48]
  40ad14:	bl	408de0 <ferror@plt+0x6de0>
  40ad18:	add	x0, sp, #0x48
  40ad1c:	mov	x3, x0
  40ad20:	ldr	x2, [sp, #24]
  40ad24:	ldr	x1, [sp, #32]
  40ad28:	ldr	w0, [sp, #60]
  40ad2c:	bl	40a6e0 <ferror@plt+0x86e0>
  40ad30:	ldp	x29, x30, [sp], #128
  40ad34:	ret
  40ad38:	stp	x29, x30, [sp, #-48]!
  40ad3c:	mov	x29, sp
  40ad40:	str	x0, [sp, #40]
  40ad44:	str	x1, [sp, #32]
  40ad48:	str	x2, [sp, #24]
  40ad4c:	ldr	x3, [sp, #24]
  40ad50:	ldr	x2, [sp, #32]
  40ad54:	ldr	x1, [sp, #40]
  40ad58:	mov	w0, #0x0                   	// #0
  40ad5c:	bl	40ac88 <ferror@plt+0x8c88>
  40ad60:	ldp	x29, x30, [sp], #48
  40ad64:	ret
  40ad68:	stp	x29, x30, [sp, #-48]!
  40ad6c:	mov	x29, sp
  40ad70:	str	x0, [sp, #40]
  40ad74:	str	x1, [sp, #32]
  40ad78:	str	x2, [sp, #24]
  40ad7c:	str	x3, [sp, #16]
  40ad80:	ldr	x4, [sp, #16]
  40ad84:	ldr	x3, [sp, #24]
  40ad88:	ldr	x2, [sp, #32]
  40ad8c:	ldr	x1, [sp, #40]
  40ad90:	mov	w0, #0x0                   	// #0
  40ad94:	bl	40acc0 <ferror@plt+0x8cc0>
  40ad98:	ldp	x29, x30, [sp], #48
  40ad9c:	ret
  40ada0:	stp	x29, x30, [sp, #-48]!
  40ada4:	mov	x29, sp
  40ada8:	str	w0, [sp, #44]
  40adac:	str	x1, [sp, #32]
  40adb0:	str	x2, [sp, #24]
  40adb4:	adrp	x0, 422000 <ferror@plt+0x20000>
  40adb8:	add	x3, x0, #0x2e0
  40adbc:	ldr	x2, [sp, #24]
  40adc0:	ldr	x1, [sp, #32]
  40adc4:	ldr	w0, [sp, #44]
  40adc8:	bl	40a6e0 <ferror@plt+0x86e0>
  40adcc:	ldp	x29, x30, [sp], #48
  40add0:	ret
  40add4:	stp	x29, x30, [sp, #-32]!
  40add8:	mov	x29, sp
  40addc:	str	x0, [sp, #24]
  40ade0:	str	x1, [sp, #16]
  40ade4:	ldr	x2, [sp, #16]
  40ade8:	ldr	x1, [sp, #24]
  40adec:	mov	w0, #0x0                   	// #0
  40adf0:	bl	40ada0 <ferror@plt+0x8da0>
  40adf4:	ldp	x29, x30, [sp], #32
  40adf8:	ret
  40adfc:	stp	x29, x30, [sp, #-32]!
  40ae00:	mov	x29, sp
  40ae04:	str	w0, [sp, #28]
  40ae08:	str	x1, [sp, #16]
  40ae0c:	mov	x2, #0xffffffffffffffff    	// #-1
  40ae10:	ldr	x1, [sp, #16]
  40ae14:	ldr	w0, [sp, #28]
  40ae18:	bl	40ada0 <ferror@plt+0x8da0>
  40ae1c:	ldp	x29, x30, [sp], #32
  40ae20:	ret
  40ae24:	stp	x29, x30, [sp, #-32]!
  40ae28:	mov	x29, sp
  40ae2c:	str	x0, [sp, #24]
  40ae30:	ldr	x1, [sp, #24]
  40ae34:	mov	w0, #0x0                   	// #0
  40ae38:	bl	40adfc <ferror@plt+0x8dfc>
  40ae3c:	ldp	x29, x30, [sp], #32
  40ae40:	ret
  40ae44:	stp	x29, x30, [sp, #-64]!
  40ae48:	mov	x29, sp
  40ae4c:	str	w0, [sp, #44]
  40ae50:	str	x1, [sp, #32]
  40ae54:	str	x2, [sp, #24]
  40ae58:	ldr	x2, [sp, #24]
  40ae5c:	ldr	x1, [sp, #32]
  40ae60:	ldr	w0, [sp, #44]
  40ae64:	bl	401f00 <read@plt>
  40ae68:	str	x0, [sp, #56]
  40ae6c:	ldr	x0, [sp, #56]
  40ae70:	cmp	x0, #0x0
  40ae74:	b.lt	40ae80 <ferror@plt+0x8e80>  // b.tstop
  40ae78:	ldr	x0, [sp, #56]
  40ae7c:	b	40aecc <ferror@plt+0x8ecc>
  40ae80:	bl	401fa0 <__errno_location@plt>
  40ae84:	ldr	w0, [x0]
  40ae88:	cmp	w0, #0x4
  40ae8c:	b.eq	40aec4 <ferror@plt+0x8ec4>  // b.none
  40ae90:	bl	401fa0 <__errno_location@plt>
  40ae94:	ldr	w0, [x0]
  40ae98:	cmp	w0, #0x16
  40ae9c:	b.ne	40aebc <ferror@plt+0x8ebc>  // b.any
  40aea0:	ldr	x1, [sp, #24]
  40aea4:	mov	x0, #0x7ff00000            	// #2146435072
  40aea8:	cmp	x1, x0
  40aeac:	b.ls	40aebc <ferror@plt+0x8ebc>  // b.plast
  40aeb0:	mov	x0, #0x7ff00000            	// #2146435072
  40aeb4:	str	x0, [sp, #24]
  40aeb8:	b	40aec8 <ferror@plt+0x8ec8>
  40aebc:	ldr	x0, [sp, #56]
  40aec0:	b	40aecc <ferror@plt+0x8ecc>
  40aec4:	nop
  40aec8:	b	40ae58 <ferror@plt+0x8e58>
  40aecc:	ldp	x29, x30, [sp], #64
  40aed0:	ret
  40aed4:	stp	x29, x30, [sp, #-48]!
  40aed8:	mov	x29, sp
  40aedc:	str	x0, [sp, #24]
  40aee0:	str	x1, [sp, #16]
  40aee4:	ldr	x2, [sp, #16]
  40aee8:	mov	w1, #0x0                   	// #0
  40aeec:	ldr	x0, [sp, #24]
  40aef0:	bl	401f10 <memchr@plt>
  40aef4:	str	x0, [sp, #40]
  40aef8:	ldr	x0, [sp, #40]
  40aefc:	cmp	x0, #0x0
  40af00:	b.eq	40af18 <ferror@plt+0x8f18>  // b.none
  40af04:	ldr	x1, [sp, #40]
  40af08:	ldr	x0, [sp, #24]
  40af0c:	sub	x0, x1, x0
  40af10:	add	x0, x0, #0x1
  40af14:	b	40af1c <ferror@plt+0x8f1c>
  40af18:	ldr	x0, [sp, #16]
  40af1c:	ldp	x29, x30, [sp], #48
  40af20:	ret
  40af24:	stp	x29, x30, [sp, #-48]!
  40af28:	mov	x29, sp
  40af2c:	str	w0, [sp, #28]
  40af30:	ldr	w0, [sp, #28]
  40af34:	cmp	w0, #0x0
  40af38:	b.lt	40af80 <ferror@plt+0x8f80>  // b.tstop
  40af3c:	ldr	w0, [sp, #28]
  40af40:	cmp	w0, #0x2
  40af44:	b.gt	40af80 <ferror@plt+0x8f80>
  40af48:	ldr	w0, [sp, #28]
  40af4c:	bl	40ce5c <ferror@plt+0xae5c>
  40af50:	str	w0, [sp, #44]
  40af54:	bl	401fa0 <__errno_location@plt>
  40af58:	ldr	w0, [x0]
  40af5c:	str	w0, [sp, #40]
  40af60:	ldr	w0, [sp, #28]
  40af64:	bl	401d60 <close@plt>
  40af68:	bl	401fa0 <__errno_location@plt>
  40af6c:	mov	x1, x0
  40af70:	ldr	w0, [sp, #40]
  40af74:	str	w0, [x1]
  40af78:	ldr	w0, [sp, #44]
  40af7c:	str	w0, [sp, #28]
  40af80:	ldr	w0, [sp, #28]
  40af84:	ldp	x29, x30, [sp], #48
  40af88:	ret
  40af8c:	sub	sp, sp, #0x60
  40af90:	stp	x29, x30, [sp, #32]
  40af94:	add	x29, sp, #0x20
  40af98:	str	x0, [sp, #88]
  40af9c:	str	x1, [sp, #80]
  40afa0:	str	x2, [sp, #72]
  40afa4:	str	x3, [sp, #64]
  40afa8:	str	x4, [sp, #56]
  40afac:	str	x5, [sp, #48]
  40afb0:	ldr	x0, [sp, #80]
  40afb4:	cmp	x0, #0x0
  40afb8:	b.eq	40afdc <ferror@plt+0x8fdc>  // b.none
  40afbc:	ldr	x4, [sp, #64]
  40afc0:	ldr	x3, [sp, #72]
  40afc4:	ldr	x2, [sp, #80]
  40afc8:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40afcc:	add	x1, x0, #0x8d0
  40afd0:	ldr	x0, [sp, #88]
  40afd4:	bl	401fe0 <fprintf@plt>
  40afd8:	b	40aff4 <ferror@plt+0x8ff4>
  40afdc:	ldr	x3, [sp, #64]
  40afe0:	ldr	x2, [sp, #72]
  40afe4:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40afe8:	add	x1, x0, #0x8e0
  40afec:	ldr	x0, [sp, #88]
  40aff0:	bl	401fe0 <fprintf@plt>
  40aff4:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40aff8:	add	x0, x0, #0x8e8
  40affc:	bl	401fd0 <gettext@plt>
  40b000:	mov	w3, #0x7e3                 	// #2019
  40b004:	mov	x2, x0
  40b008:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b00c:	add	x1, x0, #0xc18
  40b010:	ldr	x0, [sp, #88]
  40b014:	bl	401fe0 <fprintf@plt>
  40b018:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b01c:	add	x0, x0, #0x8f0
  40b020:	bl	401fd0 <gettext@plt>
  40b024:	ldr	x1, [sp, #88]
  40b028:	bl	401b40 <fputs@plt>
  40b02c:	ldr	x0, [sp, #48]
  40b030:	cmp	x0, #0x9
  40b034:	b.eq	40b408 <ferror@plt+0x9408>  // b.none
  40b038:	ldr	x0, [sp, #48]
  40b03c:	cmp	x0, #0x9
  40b040:	b.hi	40b4a0 <ferror@plt+0x94a0>  // b.pmore
  40b044:	ldr	x0, [sp, #48]
  40b048:	cmp	x0, #0x8
  40b04c:	b.eq	40b384 <ferror@plt+0x9384>  // b.none
  40b050:	ldr	x0, [sp, #48]
  40b054:	cmp	x0, #0x8
  40b058:	b.hi	40b4a0 <ferror@plt+0x94a0>  // b.pmore
  40b05c:	ldr	x0, [sp, #48]
  40b060:	cmp	x0, #0x7
  40b064:	b.eq	40b2f8 <ferror@plt+0x92f8>  // b.none
  40b068:	ldr	x0, [sp, #48]
  40b06c:	cmp	x0, #0x7
  40b070:	b.hi	40b4a0 <ferror@plt+0x94a0>  // b.pmore
  40b074:	ldr	x0, [sp, #48]
  40b078:	cmp	x0, #0x6
  40b07c:	b.eq	40b27c <ferror@plt+0x927c>  // b.none
  40b080:	ldr	x0, [sp, #48]
  40b084:	cmp	x0, #0x6
  40b088:	b.hi	40b4a0 <ferror@plt+0x94a0>  // b.pmore
  40b08c:	ldr	x0, [sp, #48]
  40b090:	cmp	x0, #0x5
  40b094:	b.eq	40b210 <ferror@plt+0x9210>  // b.none
  40b098:	ldr	x0, [sp, #48]
  40b09c:	cmp	x0, #0x5
  40b0a0:	b.hi	40b4a0 <ferror@plt+0x94a0>  // b.pmore
  40b0a4:	ldr	x0, [sp, #48]
  40b0a8:	cmp	x0, #0x4
  40b0ac:	b.eq	40b1b4 <ferror@plt+0x91b4>  // b.none
  40b0b0:	ldr	x0, [sp, #48]
  40b0b4:	cmp	x0, #0x4
  40b0b8:	b.hi	40b4a0 <ferror@plt+0x94a0>  // b.pmore
  40b0bc:	ldr	x0, [sp, #48]
  40b0c0:	cmp	x0, #0x3
  40b0c4:	b.eq	40b168 <ferror@plt+0x9168>  // b.none
  40b0c8:	ldr	x0, [sp, #48]
  40b0cc:	cmp	x0, #0x3
  40b0d0:	b.hi	40b4a0 <ferror@plt+0x94a0>  // b.pmore
  40b0d4:	ldr	x0, [sp, #48]
  40b0d8:	cmp	x0, #0x2
  40b0dc:	b.eq	40b12c <ferror@plt+0x912c>  // b.none
  40b0e0:	ldr	x0, [sp, #48]
  40b0e4:	cmp	x0, #0x2
  40b0e8:	b.hi	40b4a0 <ferror@plt+0x94a0>  // b.pmore
  40b0ec:	ldr	x0, [sp, #48]
  40b0f0:	cmp	x0, #0x0
  40b0f4:	b.eq	40b538 <ferror@plt+0x9538>  // b.none
  40b0f8:	ldr	x0, [sp, #48]
  40b0fc:	cmp	x0, #0x1
  40b100:	b.ne	40b4a0 <ferror@plt+0x94a0>  // b.any
  40b104:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b108:	add	x0, x0, #0x9c0
  40b10c:	bl	401fd0 <gettext@plt>
  40b110:	mov	x1, x0
  40b114:	ldr	x0, [sp, #56]
  40b118:	ldr	x0, [x0]
  40b11c:	mov	x2, x0
  40b120:	ldr	x0, [sp, #88]
  40b124:	bl	401fe0 <fprintf@plt>
  40b128:	b	40b53c <ferror@plt+0x953c>
  40b12c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b130:	add	x0, x0, #0x9d0
  40b134:	bl	401fd0 <gettext@plt>
  40b138:	mov	x4, x0
  40b13c:	ldr	x0, [sp, #56]
  40b140:	ldr	x1, [x0]
  40b144:	ldr	x0, [sp, #56]
  40b148:	add	x0, x0, #0x8
  40b14c:	ldr	x0, [x0]
  40b150:	mov	x3, x0
  40b154:	mov	x2, x1
  40b158:	mov	x1, x4
  40b15c:	ldr	x0, [sp, #88]
  40b160:	bl	401fe0 <fprintf@plt>
  40b164:	b	40b53c <ferror@plt+0x953c>
  40b168:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b16c:	add	x0, x0, #0x9e8
  40b170:	bl	401fd0 <gettext@plt>
  40b174:	mov	x5, x0
  40b178:	ldr	x0, [sp, #56]
  40b17c:	ldr	x1, [x0]
  40b180:	ldr	x0, [sp, #56]
  40b184:	add	x0, x0, #0x8
  40b188:	ldr	x2, [x0]
  40b18c:	ldr	x0, [sp, #56]
  40b190:	add	x0, x0, #0x10
  40b194:	ldr	x0, [x0]
  40b198:	mov	x4, x0
  40b19c:	mov	x3, x2
  40b1a0:	mov	x2, x1
  40b1a4:	mov	x1, x5
  40b1a8:	ldr	x0, [sp, #88]
  40b1ac:	bl	401fe0 <fprintf@plt>
  40b1b0:	b	40b53c <ferror@plt+0x953c>
  40b1b4:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b1b8:	add	x0, x0, #0xa08
  40b1bc:	bl	401fd0 <gettext@plt>
  40b1c0:	mov	x6, x0
  40b1c4:	ldr	x0, [sp, #56]
  40b1c8:	ldr	x1, [x0]
  40b1cc:	ldr	x0, [sp, #56]
  40b1d0:	add	x0, x0, #0x8
  40b1d4:	ldr	x2, [x0]
  40b1d8:	ldr	x0, [sp, #56]
  40b1dc:	add	x0, x0, #0x10
  40b1e0:	ldr	x3, [x0]
  40b1e4:	ldr	x0, [sp, #56]
  40b1e8:	add	x0, x0, #0x18
  40b1ec:	ldr	x0, [x0]
  40b1f0:	mov	x5, x0
  40b1f4:	mov	x4, x3
  40b1f8:	mov	x3, x2
  40b1fc:	mov	x2, x1
  40b200:	mov	x1, x6
  40b204:	ldr	x0, [sp, #88]
  40b208:	bl	401fe0 <fprintf@plt>
  40b20c:	b	40b53c <ferror@plt+0x953c>
  40b210:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b214:	add	x0, x0, #0xa28
  40b218:	bl	401fd0 <gettext@plt>
  40b21c:	mov	x7, x0
  40b220:	ldr	x0, [sp, #56]
  40b224:	ldr	x1, [x0]
  40b228:	ldr	x0, [sp, #56]
  40b22c:	add	x0, x0, #0x8
  40b230:	ldr	x2, [x0]
  40b234:	ldr	x0, [sp, #56]
  40b238:	add	x0, x0, #0x10
  40b23c:	ldr	x3, [x0]
  40b240:	ldr	x0, [sp, #56]
  40b244:	add	x0, x0, #0x18
  40b248:	ldr	x4, [x0]
  40b24c:	ldr	x0, [sp, #56]
  40b250:	add	x0, x0, #0x20
  40b254:	ldr	x0, [x0]
  40b258:	mov	x6, x0
  40b25c:	mov	x5, x4
  40b260:	mov	x4, x3
  40b264:	mov	x3, x2
  40b268:	mov	x2, x1
  40b26c:	mov	x1, x7
  40b270:	ldr	x0, [sp, #88]
  40b274:	bl	401fe0 <fprintf@plt>
  40b278:	b	40b53c <ferror@plt+0x953c>
  40b27c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b280:	add	x0, x0, #0xa50
  40b284:	bl	401fd0 <gettext@plt>
  40b288:	mov	x8, x0
  40b28c:	ldr	x0, [sp, #56]
  40b290:	ldr	x1, [x0]
  40b294:	ldr	x0, [sp, #56]
  40b298:	add	x0, x0, #0x8
  40b29c:	ldr	x2, [x0]
  40b2a0:	ldr	x0, [sp, #56]
  40b2a4:	add	x0, x0, #0x10
  40b2a8:	ldr	x3, [x0]
  40b2ac:	ldr	x0, [sp, #56]
  40b2b0:	add	x0, x0, #0x18
  40b2b4:	ldr	x4, [x0]
  40b2b8:	ldr	x0, [sp, #56]
  40b2bc:	add	x0, x0, #0x20
  40b2c0:	ldr	x5, [x0]
  40b2c4:	ldr	x0, [sp, #56]
  40b2c8:	add	x0, x0, #0x28
  40b2cc:	ldr	x0, [x0]
  40b2d0:	mov	x7, x0
  40b2d4:	mov	x6, x5
  40b2d8:	mov	x5, x4
  40b2dc:	mov	x4, x3
  40b2e0:	mov	x3, x2
  40b2e4:	mov	x2, x1
  40b2e8:	mov	x1, x8
  40b2ec:	ldr	x0, [sp, #88]
  40b2f0:	bl	401fe0 <fprintf@plt>
  40b2f4:	b	40b53c <ferror@plt+0x953c>
  40b2f8:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b2fc:	add	x0, x0, #0xa78
  40b300:	bl	401fd0 <gettext@plt>
  40b304:	mov	x8, x0
  40b308:	ldr	x0, [sp, #56]
  40b30c:	ldr	x1, [x0]
  40b310:	ldr	x0, [sp, #56]
  40b314:	add	x0, x0, #0x8
  40b318:	ldr	x2, [x0]
  40b31c:	ldr	x0, [sp, #56]
  40b320:	add	x0, x0, #0x10
  40b324:	ldr	x3, [x0]
  40b328:	ldr	x0, [sp, #56]
  40b32c:	add	x0, x0, #0x18
  40b330:	ldr	x4, [x0]
  40b334:	ldr	x0, [sp, #56]
  40b338:	add	x0, x0, #0x20
  40b33c:	ldr	x5, [x0]
  40b340:	ldr	x0, [sp, #56]
  40b344:	add	x0, x0, #0x28
  40b348:	ldr	x6, [x0]
  40b34c:	ldr	x0, [sp, #56]
  40b350:	add	x0, x0, #0x30
  40b354:	ldr	x0, [x0]
  40b358:	str	x0, [sp]
  40b35c:	mov	x7, x6
  40b360:	mov	x6, x5
  40b364:	mov	x5, x4
  40b368:	mov	x4, x3
  40b36c:	mov	x3, x2
  40b370:	mov	x2, x1
  40b374:	mov	x1, x8
  40b378:	ldr	x0, [sp, #88]
  40b37c:	bl	401fe0 <fprintf@plt>
  40b380:	b	40b53c <ferror@plt+0x953c>
  40b384:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b388:	add	x0, x0, #0xaa8
  40b38c:	bl	401fd0 <gettext@plt>
  40b390:	mov	x8, x0
  40b394:	ldr	x0, [sp, #56]
  40b398:	ldr	x2, [x0]
  40b39c:	ldr	x0, [sp, #56]
  40b3a0:	add	x0, x0, #0x8
  40b3a4:	ldr	x3, [x0]
  40b3a8:	ldr	x0, [sp, #56]
  40b3ac:	add	x0, x0, #0x10
  40b3b0:	ldr	x4, [x0]
  40b3b4:	ldr	x0, [sp, #56]
  40b3b8:	add	x0, x0, #0x18
  40b3bc:	ldr	x5, [x0]
  40b3c0:	ldr	x0, [sp, #56]
  40b3c4:	add	x0, x0, #0x20
  40b3c8:	ldr	x6, [x0]
  40b3cc:	ldr	x0, [sp, #56]
  40b3d0:	add	x0, x0, #0x28
  40b3d4:	ldr	x7, [x0]
  40b3d8:	ldr	x0, [sp, #56]
  40b3dc:	add	x0, x0, #0x30
  40b3e0:	ldr	x0, [x0]
  40b3e4:	ldr	x1, [sp, #56]
  40b3e8:	add	x1, x1, #0x38
  40b3ec:	ldr	x1, [x1]
  40b3f0:	str	x1, [sp, #8]
  40b3f4:	str	x0, [sp]
  40b3f8:	mov	x1, x8
  40b3fc:	ldr	x0, [sp, #88]
  40b400:	bl	401fe0 <fprintf@plt>
  40b404:	b	40b53c <ferror@plt+0x953c>
  40b408:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b40c:	add	x0, x0, #0xad8
  40b410:	bl	401fd0 <gettext@plt>
  40b414:	mov	x9, x0
  40b418:	ldr	x0, [sp, #56]
  40b41c:	ldr	x8, [x0]
  40b420:	ldr	x0, [sp, #56]
  40b424:	add	x0, x0, #0x8
  40b428:	ldr	x3, [x0]
  40b42c:	ldr	x0, [sp, #56]
  40b430:	add	x0, x0, #0x10
  40b434:	ldr	x4, [x0]
  40b438:	ldr	x0, [sp, #56]
  40b43c:	add	x0, x0, #0x18
  40b440:	ldr	x5, [x0]
  40b444:	ldr	x0, [sp, #56]
  40b448:	add	x0, x0, #0x20
  40b44c:	ldr	x6, [x0]
  40b450:	ldr	x0, [sp, #56]
  40b454:	add	x0, x0, #0x28
  40b458:	ldr	x7, [x0]
  40b45c:	ldr	x0, [sp, #56]
  40b460:	add	x0, x0, #0x30
  40b464:	ldr	x0, [x0]
  40b468:	ldr	x1, [sp, #56]
  40b46c:	add	x1, x1, #0x38
  40b470:	ldr	x1, [x1]
  40b474:	ldr	x2, [sp, #56]
  40b478:	add	x2, x2, #0x40
  40b47c:	ldr	x2, [x2]
  40b480:	str	x2, [sp, #16]
  40b484:	str	x1, [sp, #8]
  40b488:	str	x0, [sp]
  40b48c:	mov	x2, x8
  40b490:	mov	x1, x9
  40b494:	ldr	x0, [sp, #88]
  40b498:	bl	401fe0 <fprintf@plt>
  40b49c:	b	40b53c <ferror@plt+0x953c>
  40b4a0:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b4a4:	add	x0, x0, #0xb10
  40b4a8:	bl	401fd0 <gettext@plt>
  40b4ac:	mov	x9, x0
  40b4b0:	ldr	x0, [sp, #56]
  40b4b4:	ldr	x8, [x0]
  40b4b8:	ldr	x0, [sp, #56]
  40b4bc:	add	x0, x0, #0x8
  40b4c0:	ldr	x3, [x0]
  40b4c4:	ldr	x0, [sp, #56]
  40b4c8:	add	x0, x0, #0x10
  40b4cc:	ldr	x4, [x0]
  40b4d0:	ldr	x0, [sp, #56]
  40b4d4:	add	x0, x0, #0x18
  40b4d8:	ldr	x5, [x0]
  40b4dc:	ldr	x0, [sp, #56]
  40b4e0:	add	x0, x0, #0x20
  40b4e4:	ldr	x6, [x0]
  40b4e8:	ldr	x0, [sp, #56]
  40b4ec:	add	x0, x0, #0x28
  40b4f0:	ldr	x7, [x0]
  40b4f4:	ldr	x0, [sp, #56]
  40b4f8:	add	x0, x0, #0x30
  40b4fc:	ldr	x0, [x0]
  40b500:	ldr	x1, [sp, #56]
  40b504:	add	x1, x1, #0x38
  40b508:	ldr	x1, [x1]
  40b50c:	ldr	x2, [sp, #56]
  40b510:	add	x2, x2, #0x40
  40b514:	ldr	x2, [x2]
  40b518:	str	x2, [sp, #16]
  40b51c:	str	x1, [sp, #8]
  40b520:	str	x0, [sp]
  40b524:	mov	x2, x8
  40b528:	mov	x1, x9
  40b52c:	ldr	x0, [sp, #88]
  40b530:	bl	401fe0 <fprintf@plt>
  40b534:	b	40b53c <ferror@plt+0x953c>
  40b538:	nop
  40b53c:	nop
  40b540:	ldp	x29, x30, [sp, #32]
  40b544:	add	sp, sp, #0x60
  40b548:	ret
  40b54c:	stp	x29, x30, [sp, #-80]!
  40b550:	mov	x29, sp
  40b554:	str	x0, [sp, #56]
  40b558:	str	x1, [sp, #48]
  40b55c:	str	x2, [sp, #40]
  40b560:	str	x3, [sp, #32]
  40b564:	str	x4, [sp, #24]
  40b568:	str	xzr, [sp, #72]
  40b56c:	b	40b57c <ferror@plt+0x957c>
  40b570:	ldr	x0, [sp, #72]
  40b574:	add	x0, x0, #0x1
  40b578:	str	x0, [sp, #72]
  40b57c:	ldr	x0, [sp, #72]
  40b580:	lsl	x0, x0, #3
  40b584:	ldr	x1, [sp, #24]
  40b588:	add	x0, x1, x0
  40b58c:	ldr	x0, [x0]
  40b590:	cmp	x0, #0x0
  40b594:	b.ne	40b570 <ferror@plt+0x9570>  // b.any
  40b598:	ldr	x5, [sp, #72]
  40b59c:	ldr	x4, [sp, #24]
  40b5a0:	ldr	x3, [sp, #32]
  40b5a4:	ldr	x2, [sp, #40]
  40b5a8:	ldr	x1, [sp, #48]
  40b5ac:	ldr	x0, [sp, #56]
  40b5b0:	bl	40af8c <ferror@plt+0x8f8c>
  40b5b4:	nop
  40b5b8:	ldp	x29, x30, [sp], #80
  40b5bc:	ret
  40b5c0:	stp	x29, x30, [sp, #-160]!
  40b5c4:	mov	x29, sp
  40b5c8:	str	x19, [sp, #16]
  40b5cc:	str	x0, [sp, #56]
  40b5d0:	str	x1, [sp, #48]
  40b5d4:	str	x2, [sp, #40]
  40b5d8:	str	x3, [sp, #32]
  40b5dc:	mov	x19, x4
  40b5e0:	str	xzr, [sp, #152]
  40b5e4:	b	40b5f4 <ferror@plt+0x95f4>
  40b5e8:	ldr	x0, [sp, #152]
  40b5ec:	add	x0, x0, #0x1
  40b5f0:	str	x0, [sp, #152]
  40b5f4:	ldr	x0, [sp, #152]
  40b5f8:	cmp	x0, #0x9
  40b5fc:	b.hi	40b67c <ferror@plt+0x967c>  // b.pmore
  40b600:	ldr	w1, [x19, #24]
  40b604:	ldr	x0, [x19]
  40b608:	cmp	w1, #0x0
  40b60c:	b.lt	40b620 <ferror@plt+0x9620>  // b.tstop
  40b610:	add	x1, x0, #0xf
  40b614:	and	x1, x1, #0xfffffffffffffff8
  40b618:	str	x1, [x19]
  40b61c:	b	40b650 <ferror@plt+0x9650>
  40b620:	add	w2, w1, #0x8
  40b624:	str	w2, [x19, #24]
  40b628:	ldr	w2, [x19, #24]
  40b62c:	cmp	w2, #0x0
  40b630:	b.le	40b644 <ferror@plt+0x9644>
  40b634:	add	x1, x0, #0xf
  40b638:	and	x1, x1, #0xfffffffffffffff8
  40b63c:	str	x1, [x19]
  40b640:	b	40b650 <ferror@plt+0x9650>
  40b644:	ldr	x2, [x19, #8]
  40b648:	sxtw	x0, w1
  40b64c:	add	x0, x2, x0
  40b650:	ldr	x2, [x0]
  40b654:	ldr	x0, [sp, #152]
  40b658:	lsl	x0, x0, #3
  40b65c:	add	x1, sp, #0x48
  40b660:	str	x2, [x1, x0]
  40b664:	ldr	x0, [sp, #152]
  40b668:	lsl	x0, x0, #3
  40b66c:	add	x1, sp, #0x48
  40b670:	ldr	x0, [x1, x0]
  40b674:	cmp	x0, #0x0
  40b678:	b.ne	40b5e8 <ferror@plt+0x95e8>  // b.any
  40b67c:	add	x0, sp, #0x48
  40b680:	ldr	x5, [sp, #152]
  40b684:	mov	x4, x0
  40b688:	ldr	x3, [sp, #32]
  40b68c:	ldr	x2, [sp, #40]
  40b690:	ldr	x1, [sp, #48]
  40b694:	ldr	x0, [sp, #56]
  40b698:	bl	40af8c <ferror@plt+0x8f8c>
  40b69c:	nop
  40b6a0:	ldr	x19, [sp, #16]
  40b6a4:	ldp	x29, x30, [sp], #160
  40b6a8:	ret
  40b6ac:	stp	x29, x30, [sp, #-272]!
  40b6b0:	mov	x29, sp
  40b6b4:	str	x0, [sp, #72]
  40b6b8:	str	x1, [sp, #64]
  40b6bc:	str	x2, [sp, #56]
  40b6c0:	str	x3, [sp, #48]
  40b6c4:	str	x4, [sp, #240]
  40b6c8:	str	x5, [sp, #248]
  40b6cc:	str	x6, [sp, #256]
  40b6d0:	str	x7, [sp, #264]
  40b6d4:	str	q0, [sp, #112]
  40b6d8:	str	q1, [sp, #128]
  40b6dc:	str	q2, [sp, #144]
  40b6e0:	str	q3, [sp, #160]
  40b6e4:	str	q4, [sp, #176]
  40b6e8:	str	q5, [sp, #192]
  40b6ec:	str	q6, [sp, #208]
  40b6f0:	str	q7, [sp, #224]
  40b6f4:	add	x0, sp, #0x110
  40b6f8:	str	x0, [sp, #80]
  40b6fc:	add	x0, sp, #0x110
  40b700:	str	x0, [sp, #88]
  40b704:	add	x0, sp, #0xf0
  40b708:	str	x0, [sp, #96]
  40b70c:	mov	w0, #0xffffffe0            	// #-32
  40b710:	str	w0, [sp, #104]
  40b714:	mov	w0, #0xffffff80            	// #-128
  40b718:	str	w0, [sp, #108]
  40b71c:	add	x2, sp, #0x10
  40b720:	add	x3, sp, #0x50
  40b724:	ldp	x0, x1, [x3]
  40b728:	stp	x0, x1, [x2]
  40b72c:	ldp	x0, x1, [x3, #16]
  40b730:	stp	x0, x1, [x2, #16]
  40b734:	add	x0, sp, #0x10
  40b738:	mov	x4, x0
  40b73c:	ldr	x3, [sp, #48]
  40b740:	ldr	x2, [sp, #56]
  40b744:	ldr	x1, [sp, #64]
  40b748:	ldr	x0, [sp, #72]
  40b74c:	bl	40b5c0 <ferror@plt+0x95c0>
  40b750:	nop
  40b754:	ldp	x29, x30, [sp], #272
  40b758:	ret
  40b75c:	stp	x29, x30, [sp, #-16]!
  40b760:	mov	x29, sp
  40b764:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b768:	add	x0, x0, #0xb50
  40b76c:	bl	401fd0 <gettext@plt>
  40b770:	mov	x2, x0
  40b774:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b778:	add	x1, x0, #0xb68
  40b77c:	mov	x0, x2
  40b780:	bl	401f80 <printf@plt>
  40b784:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b788:	add	x0, x0, #0xb80
  40b78c:	bl	401fd0 <gettext@plt>
  40b790:	mov	x3, x0
  40b794:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b798:	add	x2, x0, #0xb98
  40b79c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b7a0:	add	x1, x0, #0xbc0
  40b7a4:	mov	x0, x3
  40b7a8:	bl	401f80 <printf@plt>
  40b7ac:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40b7b0:	add	x0, x0, #0xbd0
  40b7b4:	bl	401fd0 <gettext@plt>
  40b7b8:	mov	x2, x0
  40b7bc:	adrp	x0, 422000 <ferror@plt+0x20000>
  40b7c0:	add	x0, x0, #0x338
  40b7c4:	ldr	x0, [x0]
  40b7c8:	mov	x1, x0
  40b7cc:	mov	x0, x2
  40b7d0:	bl	401b40 <fputs@plt>
  40b7d4:	nop
  40b7d8:	ldp	x29, x30, [sp], #16
  40b7dc:	ret
  40b7e0:	stp	x29, x30, [sp, #-32]!
  40b7e4:	mov	x29, sp
  40b7e8:	str	x0, [sp, #24]
  40b7ec:	str	x1, [sp, #16]
  40b7f0:	mov	x0, #0x0                   	// #0
  40b7f4:	ldr	x6, [sp, #24]
  40b7f8:	ldr	x1, [sp, #16]
  40b7fc:	mul	x7, x6, x1
  40b800:	umulh	x1, x6, x1
  40b804:	mov	x2, x7
  40b808:	mov	x3, x1
  40b80c:	mov	x4, x3
  40b810:	mov	x5, #0x0                   	// #0
  40b814:	cmp	x4, #0x0
  40b818:	b.eq	40b820 <ferror@plt+0x9820>  // b.none
  40b81c:	mov	x0, #0x1                   	// #1
  40b820:	cmp	x2, #0x0
  40b824:	b.ge	40b82c <ferror@plt+0x982c>  // b.tcont
  40b828:	mov	x0, #0x1                   	// #1
  40b82c:	and	w0, w0, #0x1
  40b830:	and	w0, w0, #0xff
  40b834:	cmp	w0, #0x0
  40b838:	b.eq	40b840 <ferror@plt+0x9840>  // b.none
  40b83c:	bl	40bbf4 <ferror@plt+0x9bf4>
  40b840:	ldr	x1, [sp, #24]
  40b844:	ldr	x0, [sp, #16]
  40b848:	mul	x0, x1, x0
  40b84c:	bl	40ba14 <ferror@plt+0x9a14>
  40b850:	ldp	x29, x30, [sp], #32
  40b854:	ret
  40b858:	stp	x29, x30, [sp, #-48]!
  40b85c:	mov	x29, sp
  40b860:	str	x0, [sp, #40]
  40b864:	str	x1, [sp, #32]
  40b868:	str	x2, [sp, #24]
  40b86c:	mov	x0, #0x0                   	// #0
  40b870:	ldr	x2, [sp, #32]
  40b874:	ldr	x1, [sp, #24]
  40b878:	mul	x3, x2, x1
  40b87c:	umulh	x1, x2, x1
  40b880:	mov	x4, x3
  40b884:	mov	x5, x1
  40b888:	mov	x6, x5
  40b88c:	mov	x7, #0x0                   	// #0
  40b890:	cmp	x6, #0x0
  40b894:	b.eq	40b89c <ferror@plt+0x989c>  // b.none
  40b898:	mov	x0, #0x1                   	// #1
  40b89c:	cmp	x4, #0x0
  40b8a0:	b.ge	40b8a8 <ferror@plt+0x98a8>  // b.tcont
  40b8a4:	mov	x0, #0x1                   	// #1
  40b8a8:	and	w0, w0, #0x1
  40b8ac:	and	w0, w0, #0xff
  40b8b0:	cmp	w0, #0x0
  40b8b4:	b.eq	40b8bc <ferror@plt+0x98bc>  // b.none
  40b8b8:	bl	40bbf4 <ferror@plt+0x9bf4>
  40b8bc:	ldr	x1, [sp, #32]
  40b8c0:	ldr	x0, [sp, #24]
  40b8c4:	mul	x0, x1, x0
  40b8c8:	mov	x1, x0
  40b8cc:	ldr	x0, [sp, #40]
  40b8d0:	bl	40ba54 <ferror@plt+0x9a54>
  40b8d4:	ldp	x29, x30, [sp], #48
  40b8d8:	ret
  40b8dc:	stp	x29, x30, [sp, #-64]!
  40b8e0:	mov	x29, sp
  40b8e4:	str	x0, [sp, #40]
  40b8e8:	str	x1, [sp, #32]
  40b8ec:	str	x2, [sp, #24]
  40b8f0:	ldr	x0, [sp, #32]
  40b8f4:	ldr	x0, [x0]
  40b8f8:	str	x0, [sp, #56]
  40b8fc:	ldr	x0, [sp, #40]
  40b900:	cmp	x0, #0x0
  40b904:	b.ne	40b994 <ferror@plt+0x9994>  // b.any
  40b908:	ldr	x0, [sp, #56]
  40b90c:	cmp	x0, #0x0
  40b910:	b.ne	40b944 <ferror@plt+0x9944>  // b.any
  40b914:	mov	x1, #0x80                  	// #128
  40b918:	ldr	x0, [sp, #24]
  40b91c:	udiv	x0, x1, x0
  40b920:	str	x0, [sp, #56]
  40b924:	ldr	x0, [sp, #56]
  40b928:	cmp	x0, #0x0
  40b92c:	cset	w0, eq  // eq = none
  40b930:	and	w0, w0, #0xff
  40b934:	and	x0, x0, #0xff
  40b938:	ldr	x1, [sp, #56]
  40b93c:	add	x0, x1, x0
  40b940:	str	x0, [sp, #56]
  40b944:	mov	x0, #0x0                   	// #0
  40b948:	ldr	x2, [sp, #56]
  40b94c:	ldr	x1, [sp, #24]
  40b950:	mul	x3, x2, x1
  40b954:	umulh	x1, x2, x1
  40b958:	mov	x4, x3
  40b95c:	mov	x5, x1
  40b960:	mov	x6, x5
  40b964:	mov	x7, #0x0                   	// #0
  40b968:	cmp	x6, #0x0
  40b96c:	b.eq	40b974 <ferror@plt+0x9974>  // b.none
  40b970:	mov	x0, #0x1                   	// #1
  40b974:	cmp	x4, #0x0
  40b978:	b.ge	40b980 <ferror@plt+0x9980>  // b.tcont
  40b97c:	mov	x0, #0x1                   	// #1
  40b980:	and	w0, w0, #0x1
  40b984:	and	w0, w0, #0xff
  40b988:	cmp	w0, #0x0
  40b98c:	b.eq	40b9cc <ferror@plt+0x99cc>  // b.none
  40b990:	bl	40bbf4 <ferror@plt+0x9bf4>
  40b994:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40b998:	movk	x1, #0x5554
  40b99c:	ldr	x0, [sp, #24]
  40b9a0:	udiv	x0, x1, x0
  40b9a4:	ldr	x1, [sp, #56]
  40b9a8:	cmp	x1, x0
  40b9ac:	b.cc	40b9b4 <ferror@plt+0x99b4>  // b.lo, b.ul, b.last
  40b9b0:	bl	40bbf4 <ferror@plt+0x9bf4>
  40b9b4:	ldr	x0, [sp, #56]
  40b9b8:	lsr	x1, x0, #1
  40b9bc:	ldr	x0, [sp, #56]
  40b9c0:	add	x0, x1, x0
  40b9c4:	add	x0, x0, #0x1
  40b9c8:	str	x0, [sp, #56]
  40b9cc:	ldr	x0, [sp, #32]
  40b9d0:	ldr	x1, [sp, #56]
  40b9d4:	str	x1, [x0]
  40b9d8:	ldr	x1, [sp, #56]
  40b9dc:	ldr	x0, [sp, #24]
  40b9e0:	mul	x0, x1, x0
  40b9e4:	mov	x1, x0
  40b9e8:	ldr	x0, [sp, #40]
  40b9ec:	bl	40ba54 <ferror@plt+0x9a54>
  40b9f0:	ldp	x29, x30, [sp], #64
  40b9f4:	ret
  40b9f8:	stp	x29, x30, [sp, #-32]!
  40b9fc:	mov	x29, sp
  40ba00:	str	x0, [sp, #24]
  40ba04:	ldr	x0, [sp, #24]
  40ba08:	bl	40ba14 <ferror@plt+0x9a14>
  40ba0c:	ldp	x29, x30, [sp], #32
  40ba10:	ret
  40ba14:	stp	x29, x30, [sp, #-48]!
  40ba18:	mov	x29, sp
  40ba1c:	str	x0, [sp, #24]
  40ba20:	ldr	x0, [sp, #24]
  40ba24:	bl	401c70 <malloc@plt>
  40ba28:	str	x0, [sp, #40]
  40ba2c:	ldr	x0, [sp, #40]
  40ba30:	cmp	x0, #0x0
  40ba34:	b.ne	40ba48 <ferror@plt+0x9a48>  // b.any
  40ba38:	ldr	x0, [sp, #24]
  40ba3c:	cmp	x0, #0x0
  40ba40:	b.eq	40ba48 <ferror@plt+0x9a48>  // b.none
  40ba44:	bl	40bbf4 <ferror@plt+0x9bf4>
  40ba48:	ldr	x0, [sp, #40]
  40ba4c:	ldp	x29, x30, [sp], #48
  40ba50:	ret
  40ba54:	stp	x29, x30, [sp, #-32]!
  40ba58:	mov	x29, sp
  40ba5c:	str	x0, [sp, #24]
  40ba60:	str	x1, [sp, #16]
  40ba64:	ldr	x0, [sp, #16]
  40ba68:	cmp	x0, #0x0
  40ba6c:	b.ne	40ba8c <ferror@plt+0x9a8c>  // b.any
  40ba70:	ldr	x0, [sp, #24]
  40ba74:	cmp	x0, #0x0
  40ba78:	b.eq	40ba8c <ferror@plt+0x9a8c>  // b.none
  40ba7c:	ldr	x0, [sp, #24]
  40ba80:	bl	401e60 <free@plt>
  40ba84:	mov	x0, #0x0                   	// #0
  40ba88:	b	40babc <ferror@plt+0x9abc>
  40ba8c:	ldr	x1, [sp, #16]
  40ba90:	ldr	x0, [sp, #24]
  40ba94:	bl	401d30 <realloc@plt>
  40ba98:	str	x0, [sp, #24]
  40ba9c:	ldr	x0, [sp, #24]
  40baa0:	cmp	x0, #0x0
  40baa4:	b.ne	40bab8 <ferror@plt+0x9ab8>  // b.any
  40baa8:	ldr	x0, [sp, #16]
  40baac:	cmp	x0, #0x0
  40bab0:	b.eq	40bab8 <ferror@plt+0x9ab8>  // b.none
  40bab4:	bl	40bbf4 <ferror@plt+0x9bf4>
  40bab8:	ldr	x0, [sp, #24]
  40babc:	ldp	x29, x30, [sp], #32
  40bac0:	ret
  40bac4:	stp	x29, x30, [sp, #-32]!
  40bac8:	mov	x29, sp
  40bacc:	str	x0, [sp, #24]
  40bad0:	str	x1, [sp, #16]
  40bad4:	mov	x2, #0x1                   	// #1
  40bad8:	ldr	x1, [sp, #16]
  40badc:	ldr	x0, [sp, #24]
  40bae0:	bl	40b8dc <ferror@plt+0x98dc>
  40bae4:	ldp	x29, x30, [sp], #32
  40bae8:	ret
  40baec:	stp	x29, x30, [sp, #-32]!
  40baf0:	mov	x29, sp
  40baf4:	str	x0, [sp, #24]
  40baf8:	ldr	x0, [sp, #24]
  40bafc:	bl	40ba14 <ferror@plt+0x9a14>
  40bb00:	ldr	x2, [sp, #24]
  40bb04:	mov	w1, #0x0                   	// #0
  40bb08:	bl	401cf0 <memset@plt>
  40bb0c:	ldp	x29, x30, [sp], #32
  40bb10:	ret
  40bb14:	stp	x29, x30, [sp, #-48]!
  40bb18:	mov	x29, sp
  40bb1c:	str	x0, [sp, #24]
  40bb20:	str	x1, [sp, #16]
  40bb24:	mov	x0, #0x0                   	// #0
  40bb28:	ldr	x6, [sp, #24]
  40bb2c:	ldr	x1, [sp, #16]
  40bb30:	mul	x7, x6, x1
  40bb34:	umulh	x1, x6, x1
  40bb38:	mov	x2, x7
  40bb3c:	mov	x3, x1
  40bb40:	mov	x4, x3
  40bb44:	mov	x5, #0x0                   	// #0
  40bb48:	cmp	x4, #0x0
  40bb4c:	b.eq	40bb54 <ferror@plt+0x9b54>  // b.none
  40bb50:	mov	x0, #0x1                   	// #1
  40bb54:	cmp	x2, #0x0
  40bb58:	b.ge	40bb60 <ferror@plt+0x9b60>  // b.tcont
  40bb5c:	mov	x0, #0x1                   	// #1
  40bb60:	and	w0, w0, #0x1
  40bb64:	and	w0, w0, #0xff
  40bb68:	cmp	w0, #0x0
  40bb6c:	b.ne	40bb8c <ferror@plt+0x9b8c>  // b.any
  40bb70:	ldr	x1, [sp, #16]
  40bb74:	ldr	x0, [sp, #24]
  40bb78:	bl	401d10 <calloc@plt>
  40bb7c:	str	x0, [sp, #40]
  40bb80:	ldr	x0, [sp, #40]
  40bb84:	cmp	x0, #0x0
  40bb88:	b.ne	40bb90 <ferror@plt+0x9b90>  // b.any
  40bb8c:	bl	40bbf4 <ferror@plt+0x9bf4>
  40bb90:	ldr	x0, [sp, #40]
  40bb94:	ldp	x29, x30, [sp], #48
  40bb98:	ret
  40bb9c:	stp	x29, x30, [sp, #-32]!
  40bba0:	mov	x29, sp
  40bba4:	str	x0, [sp, #24]
  40bba8:	str	x1, [sp, #16]
  40bbac:	ldr	x0, [sp, #16]
  40bbb0:	bl	40ba14 <ferror@plt+0x9a14>
  40bbb4:	ldr	x2, [sp, #16]
  40bbb8:	ldr	x1, [sp, #24]
  40bbbc:	bl	401b00 <memcpy@plt>
  40bbc0:	ldp	x29, x30, [sp], #32
  40bbc4:	ret
  40bbc8:	stp	x29, x30, [sp, #-32]!
  40bbcc:	mov	x29, sp
  40bbd0:	str	x0, [sp, #24]
  40bbd4:	ldr	x0, [sp, #24]
  40bbd8:	bl	401b30 <strlen@plt>
  40bbdc:	add	x0, x0, #0x1
  40bbe0:	mov	x1, x0
  40bbe4:	ldr	x0, [sp, #24]
  40bbe8:	bl	40bb9c <ferror@plt+0x9b9c>
  40bbec:	ldp	x29, x30, [sp], #32
  40bbf0:	ret
  40bbf4:	stp	x29, x30, [sp, #-32]!
  40bbf8:	mov	x29, sp
  40bbfc:	str	x19, [sp, #16]
  40bc00:	adrp	x0, 422000 <ferror@plt+0x20000>
  40bc04:	add	x0, x0, #0x2b8
  40bc08:	ldr	w19, [x0]
  40bc0c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40bc10:	add	x0, x0, #0xc48
  40bc14:	bl	401fd0 <gettext@plt>
  40bc18:	mov	x3, x0
  40bc1c:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40bc20:	add	x2, x0, #0xc60
  40bc24:	mov	w1, #0x0                   	// #0
  40bc28:	mov	w0, w19
  40bc2c:	bl	401b60 <error@plt>
  40bc30:	bl	401dc0 <abort@plt>
  40bc34:	sub	sp, sp, #0x10
  40bc38:	str	x0, [sp, #8]
  40bc3c:	str	w1, [sp, #4]
  40bc40:	ldr	x0, [sp, #8]
  40bc44:	ldr	x1, [x0]
  40bc48:	ldrsw	x0, [sp, #4]
  40bc4c:	mov	x2, #0x0                   	// #0
  40bc50:	umulh	x0, x1, x0
  40bc54:	cmp	x0, #0x0
  40bc58:	b.eq	40bc60 <ferror@plt+0x9c60>  // b.none
  40bc5c:	mov	x2, #0x1                   	// #1
  40bc60:	mov	x0, x2
  40bc64:	cmp	x0, #0x0
  40bc68:	b.eq	40bc80 <ferror@plt+0x9c80>  // b.none
  40bc6c:	ldr	x0, [sp, #8]
  40bc70:	mov	x1, #0xffffffffffffffff    	// #-1
  40bc74:	str	x1, [x0]
  40bc78:	mov	w0, #0x1                   	// #1
  40bc7c:	b	40bc9c <ferror@plt+0x9c9c>
  40bc80:	ldr	x0, [sp, #8]
  40bc84:	ldr	x1, [x0]
  40bc88:	ldrsw	x0, [sp, #4]
  40bc8c:	mul	x1, x1, x0
  40bc90:	ldr	x0, [sp, #8]
  40bc94:	str	x1, [x0]
  40bc98:	mov	w0, #0x0                   	// #0
  40bc9c:	add	sp, sp, #0x10
  40bca0:	ret
  40bca4:	stp	x29, x30, [sp, #-48]!
  40bca8:	mov	x29, sp
  40bcac:	str	x0, [sp, #24]
  40bcb0:	str	w1, [sp, #20]
  40bcb4:	str	w2, [sp, #16]
  40bcb8:	str	wzr, [sp, #44]
  40bcbc:	b	40bcdc <ferror@plt+0x9cdc>
  40bcc0:	ldr	w1, [sp, #20]
  40bcc4:	ldr	x0, [sp, #24]
  40bcc8:	bl	40bc34 <ferror@plt+0x9c34>
  40bccc:	mov	w1, w0
  40bcd0:	ldr	w0, [sp, #44]
  40bcd4:	orr	w0, w0, w1
  40bcd8:	str	w0, [sp, #44]
  40bcdc:	ldr	w0, [sp, #16]
  40bce0:	sub	w1, w0, #0x1
  40bce4:	str	w1, [sp, #16]
  40bce8:	cmp	w0, #0x0
  40bcec:	b.ne	40bcc0 <ferror@plt+0x9cc0>  // b.any
  40bcf0:	ldr	w0, [sp, #44]
  40bcf4:	ldp	x29, x30, [sp], #48
  40bcf8:	ret
  40bcfc:	stp	x29, x30, [sp, #-128]!
  40bd00:	mov	x29, sp
  40bd04:	str	x0, [sp, #56]
  40bd08:	str	x1, [sp, #48]
  40bd0c:	str	w2, [sp, #44]
  40bd10:	str	x3, [sp, #32]
  40bd14:	str	x4, [sp, #24]
  40bd18:	str	wzr, [sp, #124]
  40bd1c:	ldr	w0, [sp, #44]
  40bd20:	cmp	w0, #0x0
  40bd24:	b.lt	40bd34 <ferror@plt+0x9d34>  // b.tstop
  40bd28:	ldr	w0, [sp, #44]
  40bd2c:	cmp	w0, #0x24
  40bd30:	b.le	40bd54 <ferror@plt+0x9d54>
  40bd34:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40bd38:	add	x3, x0, #0xca0
  40bd3c:	mov	w2, #0x54                  	// #84
  40bd40:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40bd44:	add	x1, x0, #0xc68
  40bd48:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40bd4c:	add	x0, x0, #0xc78
  40bd50:	bl	401f90 <__assert_fail@plt>
  40bd54:	ldr	x0, [sp, #48]
  40bd58:	cmp	x0, #0x0
  40bd5c:	b.ne	40bd68 <ferror@plt+0x9d68>  // b.any
  40bd60:	add	x0, sp, #0x50
  40bd64:	b	40bd6c <ferror@plt+0x9d6c>
  40bd68:	ldr	x0, [sp, #48]
  40bd6c:	str	x0, [sp, #88]
  40bd70:	bl	401fa0 <__errno_location@plt>
  40bd74:	str	wzr, [x0]
  40bd78:	ldr	x0, [sp, #56]
  40bd7c:	str	x0, [sp, #112]
  40bd80:	ldr	x0, [sp, #112]
  40bd84:	ldrb	w0, [x0]
  40bd88:	strb	w0, [sp, #111]
  40bd8c:	b	40bda8 <ferror@plt+0x9da8>
  40bd90:	ldr	x0, [sp, #112]
  40bd94:	add	x0, x0, #0x1
  40bd98:	str	x0, [sp, #112]
  40bd9c:	ldr	x0, [sp, #112]
  40bda0:	ldrb	w0, [x0]
  40bda4:	strb	w0, [sp, #111]
  40bda8:	bl	401e30 <__ctype_b_loc@plt>
  40bdac:	ldr	x1, [x0]
  40bdb0:	ldrb	w0, [sp, #111]
  40bdb4:	lsl	x0, x0, #1
  40bdb8:	add	x0, x1, x0
  40bdbc:	ldrh	w0, [x0]
  40bdc0:	and	w0, w0, #0x2000
  40bdc4:	cmp	w0, #0x0
  40bdc8:	b.ne	40bd90 <ferror@plt+0x9d90>  // b.any
  40bdcc:	ldrb	w0, [sp, #111]
  40bdd0:	cmp	w0, #0x2d
  40bdd4:	b.ne	40bde0 <ferror@plt+0x9de0>  // b.any
  40bdd8:	mov	w0, #0x4                   	// #4
  40bddc:	b	40c260 <ferror@plt+0xa260>
  40bde0:	ldr	w2, [sp, #44]
  40bde4:	ldr	x1, [sp, #88]
  40bde8:	ldr	x0, [sp, #56]
  40bdec:	bl	401b20 <strtoul@plt>
  40bdf0:	str	x0, [sp, #72]
  40bdf4:	ldr	x0, [sp, #88]
  40bdf8:	ldr	x0, [x0]
  40bdfc:	ldr	x1, [sp, #56]
  40be00:	cmp	x1, x0
  40be04:	b.ne	40be5c <ferror@plt+0x9e5c>  // b.any
  40be08:	ldr	x0, [sp, #24]
  40be0c:	cmp	x0, #0x0
  40be10:	b.eq	40be54 <ferror@plt+0x9e54>  // b.none
  40be14:	ldr	x0, [sp, #88]
  40be18:	ldr	x0, [x0]
  40be1c:	ldrb	w0, [x0]
  40be20:	cmp	w0, #0x0
  40be24:	b.eq	40be54 <ferror@plt+0x9e54>  // b.none
  40be28:	ldr	x0, [sp, #88]
  40be2c:	ldr	x0, [x0]
  40be30:	ldrb	w0, [x0]
  40be34:	mov	w1, w0
  40be38:	ldr	x0, [sp, #24]
  40be3c:	bl	401e80 <strchr@plt>
  40be40:	cmp	x0, #0x0
  40be44:	b.eq	40be54 <ferror@plt+0x9e54>  // b.none
  40be48:	mov	x0, #0x1                   	// #1
  40be4c:	str	x0, [sp, #72]
  40be50:	b	40be8c <ferror@plt+0x9e8c>
  40be54:	mov	w0, #0x4                   	// #4
  40be58:	b	40c260 <ferror@plt+0xa260>
  40be5c:	bl	401fa0 <__errno_location@plt>
  40be60:	ldr	w0, [x0]
  40be64:	cmp	w0, #0x0
  40be68:	b.eq	40be8c <ferror@plt+0x9e8c>  // b.none
  40be6c:	bl	401fa0 <__errno_location@plt>
  40be70:	ldr	w0, [x0]
  40be74:	cmp	w0, #0x22
  40be78:	b.eq	40be84 <ferror@plt+0x9e84>  // b.none
  40be7c:	mov	w0, #0x4                   	// #4
  40be80:	b	40c260 <ferror@plt+0xa260>
  40be84:	mov	w0, #0x1                   	// #1
  40be88:	str	w0, [sp, #124]
  40be8c:	ldr	x0, [sp, #24]
  40be90:	cmp	x0, #0x0
  40be94:	b.ne	40beac <ferror@plt+0x9eac>  // b.any
  40be98:	ldr	x1, [sp, #72]
  40be9c:	ldr	x0, [sp, #32]
  40bea0:	str	x1, [x0]
  40bea4:	ldr	w0, [sp, #124]
  40bea8:	b	40c260 <ferror@plt+0xa260>
  40beac:	ldr	x0, [sp, #88]
  40beb0:	ldr	x0, [x0]
  40beb4:	ldrb	w0, [x0]
  40beb8:	cmp	w0, #0x0
  40bebc:	b.eq	40c250 <ferror@plt+0xa250>  // b.none
  40bec0:	mov	w0, #0x400                 	// #1024
  40bec4:	str	w0, [sp, #104]
  40bec8:	mov	w0, #0x1                   	// #1
  40becc:	str	w0, [sp, #100]
  40bed0:	ldr	x0, [sp, #88]
  40bed4:	ldr	x0, [x0]
  40bed8:	ldrb	w0, [x0]
  40bedc:	mov	w1, w0
  40bee0:	ldr	x0, [sp, #24]
  40bee4:	bl	401e80 <strchr@plt>
  40bee8:	cmp	x0, #0x0
  40beec:	b.ne	40bf08 <ferror@plt+0x9f08>  // b.any
  40bef0:	ldr	x1, [sp, #72]
  40bef4:	ldr	x0, [sp, #32]
  40bef8:	str	x1, [x0]
  40befc:	ldr	w0, [sp, #124]
  40bf00:	orr	w0, w0, #0x2
  40bf04:	b	40c260 <ferror@plt+0xa260>
  40bf08:	ldr	x0, [sp, #88]
  40bf0c:	ldr	x0, [x0]
  40bf10:	ldrb	w0, [x0]
  40bf14:	sub	w0, w0, #0x45
  40bf18:	cmp	w0, #0x2f
  40bf1c:	cset	w1, hi  // hi = pmore
  40bf20:	and	w1, w1, #0xff
  40bf24:	cmp	w1, #0x0
  40bf28:	b.ne	40bfec <ferror@plt+0x9fec>  // b.any
  40bf2c:	mov	x1, #0x1                   	// #1
  40bf30:	lsl	x1, x1, x0
  40bf34:	mov	x0, #0x8945                	// #35141
  40bf38:	movk	x0, #0x30, lsl #16
  40bf3c:	movk	x0, #0x8144, lsl #32
  40bf40:	and	x0, x1, x0
  40bf44:	cmp	x0, #0x0
  40bf48:	cset	w0, ne  // ne = any
  40bf4c:	and	w0, w0, #0xff
  40bf50:	cmp	w0, #0x0
  40bf54:	b.eq	40bfec <ferror@plt+0x9fec>  // b.none
  40bf58:	mov	w1, #0x30                  	// #48
  40bf5c:	ldr	x0, [sp, #24]
  40bf60:	bl	401e80 <strchr@plt>
  40bf64:	cmp	x0, #0x0
  40bf68:	b.eq	40bfe0 <ferror@plt+0x9fe0>  // b.none
  40bf6c:	ldr	x0, [sp, #88]
  40bf70:	ldr	x0, [x0]
  40bf74:	add	x0, x0, #0x1
  40bf78:	ldrb	w0, [x0]
  40bf7c:	cmp	w0, #0x69
  40bf80:	b.eq	40bfa0 <ferror@plt+0x9fa0>  // b.none
  40bf84:	cmp	w0, #0x69
  40bf88:	b.gt	40bfec <ferror@plt+0x9fec>
  40bf8c:	cmp	w0, #0x42
  40bf90:	b.eq	40bfc8 <ferror@plt+0x9fc8>  // b.none
  40bf94:	cmp	w0, #0x44
  40bf98:	b.eq	40bfc8 <ferror@plt+0x9fc8>  // b.none
  40bf9c:	b	40bfec <ferror@plt+0x9fec>
  40bfa0:	ldr	x0, [sp, #88]
  40bfa4:	ldr	x0, [x0]
  40bfa8:	add	x0, x0, #0x2
  40bfac:	ldrb	w0, [x0]
  40bfb0:	cmp	w0, #0x42
  40bfb4:	b.ne	40bfe8 <ferror@plt+0x9fe8>  // b.any
  40bfb8:	ldr	w0, [sp, #100]
  40bfbc:	add	w0, w0, #0x2
  40bfc0:	str	w0, [sp, #100]
  40bfc4:	b	40bfe8 <ferror@plt+0x9fe8>
  40bfc8:	mov	w0, #0x3e8                 	// #1000
  40bfcc:	str	w0, [sp, #104]
  40bfd0:	ldr	w0, [sp, #100]
  40bfd4:	add	w0, w0, #0x1
  40bfd8:	str	w0, [sp, #100]
  40bfdc:	b	40bfec <ferror@plt+0x9fec>
  40bfe0:	nop
  40bfe4:	b	40bfec <ferror@plt+0x9fec>
  40bfe8:	nop
  40bfec:	ldr	x0, [sp, #88]
  40bff0:	ldr	x0, [x0]
  40bff4:	ldrb	w0, [x0]
  40bff8:	cmp	w0, #0x77
  40bffc:	b.eq	40c1ac <ferror@plt+0xa1ac>  // b.none
  40c000:	cmp	w0, #0x77
  40c004:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c008:	cmp	w0, #0x74
  40c00c:	b.eq	40c194 <ferror@plt+0xa194>  // b.none
  40c010:	cmp	w0, #0x74
  40c014:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c018:	cmp	w0, #0x6d
  40c01c:	b.eq	40c164 <ferror@plt+0xa164>  // b.none
  40c020:	cmp	w0, #0x6d
  40c024:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c028:	cmp	w0, #0x6b
  40c02c:	b.eq	40c14c <ferror@plt+0xa14c>  // b.none
  40c030:	cmp	w0, #0x6b
  40c034:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c038:	cmp	w0, #0x67
  40c03c:	b.eq	40c134 <ferror@plt+0xa134>  // b.none
  40c040:	cmp	w0, #0x67
  40c044:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c048:	cmp	w0, #0x63
  40c04c:	b.eq	40c114 <ferror@plt+0xa114>  // b.none
  40c050:	cmp	w0, #0x63
  40c054:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c058:	cmp	w0, #0x62
  40c05c:	b.eq	40c0ec <ferror@plt+0xa0ec>  // b.none
  40c060:	cmp	w0, #0x62
  40c064:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c068:	cmp	w0, #0x5a
  40c06c:	b.eq	40c1d8 <ferror@plt+0xa1d8>  // b.none
  40c070:	cmp	w0, #0x5a
  40c074:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c078:	cmp	w0, #0x59
  40c07c:	b.eq	40c1c0 <ferror@plt+0xa1c0>  // b.none
  40c080:	cmp	w0, #0x59
  40c084:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c088:	cmp	w0, #0x54
  40c08c:	b.eq	40c194 <ferror@plt+0xa194>  // b.none
  40c090:	cmp	w0, #0x54
  40c094:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c098:	cmp	w0, #0x50
  40c09c:	b.eq	40c17c <ferror@plt+0xa17c>  // b.none
  40c0a0:	cmp	w0, #0x50
  40c0a4:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c0a8:	cmp	w0, #0x4d
  40c0ac:	b.eq	40c164 <ferror@plt+0xa164>  // b.none
  40c0b0:	cmp	w0, #0x4d
  40c0b4:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c0b8:	cmp	w0, #0x4b
  40c0bc:	b.eq	40c14c <ferror@plt+0xa14c>  // b.none
  40c0c0:	cmp	w0, #0x4b
  40c0c4:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c0c8:	cmp	w0, #0x47
  40c0cc:	b.eq	40c134 <ferror@plt+0xa134>  // b.none
  40c0d0:	cmp	w0, #0x47
  40c0d4:	b.gt	40c1f0 <ferror@plt+0xa1f0>
  40c0d8:	cmp	w0, #0x42
  40c0dc:	b.eq	40c100 <ferror@plt+0xa100>  // b.none
  40c0e0:	cmp	w0, #0x45
  40c0e4:	b.eq	40c11c <ferror@plt+0xa11c>  // b.none
  40c0e8:	b	40c1f0 <ferror@plt+0xa1f0>
  40c0ec:	add	x0, sp, #0x48
  40c0f0:	mov	w1, #0x200                 	// #512
  40c0f4:	bl	40bc34 <ferror@plt+0x9c34>
  40c0f8:	str	w0, [sp, #96]
  40c0fc:	b	40c208 <ferror@plt+0xa208>
  40c100:	add	x0, sp, #0x48
  40c104:	mov	w1, #0x400                 	// #1024
  40c108:	bl	40bc34 <ferror@plt+0x9c34>
  40c10c:	str	w0, [sp, #96]
  40c110:	b	40c208 <ferror@plt+0xa208>
  40c114:	str	wzr, [sp, #96]
  40c118:	b	40c208 <ferror@plt+0xa208>
  40c11c:	add	x0, sp, #0x48
  40c120:	mov	w2, #0x6                   	// #6
  40c124:	ldr	w1, [sp, #104]
  40c128:	bl	40bca4 <ferror@plt+0x9ca4>
  40c12c:	str	w0, [sp, #96]
  40c130:	b	40c208 <ferror@plt+0xa208>
  40c134:	add	x0, sp, #0x48
  40c138:	mov	w2, #0x3                   	// #3
  40c13c:	ldr	w1, [sp, #104]
  40c140:	bl	40bca4 <ferror@plt+0x9ca4>
  40c144:	str	w0, [sp, #96]
  40c148:	b	40c208 <ferror@plt+0xa208>
  40c14c:	add	x0, sp, #0x48
  40c150:	mov	w2, #0x1                   	// #1
  40c154:	ldr	w1, [sp, #104]
  40c158:	bl	40bca4 <ferror@plt+0x9ca4>
  40c15c:	str	w0, [sp, #96]
  40c160:	b	40c208 <ferror@plt+0xa208>
  40c164:	add	x0, sp, #0x48
  40c168:	mov	w2, #0x2                   	// #2
  40c16c:	ldr	w1, [sp, #104]
  40c170:	bl	40bca4 <ferror@plt+0x9ca4>
  40c174:	str	w0, [sp, #96]
  40c178:	b	40c208 <ferror@plt+0xa208>
  40c17c:	add	x0, sp, #0x48
  40c180:	mov	w2, #0x5                   	// #5
  40c184:	ldr	w1, [sp, #104]
  40c188:	bl	40bca4 <ferror@plt+0x9ca4>
  40c18c:	str	w0, [sp, #96]
  40c190:	b	40c208 <ferror@plt+0xa208>
  40c194:	add	x0, sp, #0x48
  40c198:	mov	w2, #0x4                   	// #4
  40c19c:	ldr	w1, [sp, #104]
  40c1a0:	bl	40bca4 <ferror@plt+0x9ca4>
  40c1a4:	str	w0, [sp, #96]
  40c1a8:	b	40c208 <ferror@plt+0xa208>
  40c1ac:	add	x0, sp, #0x48
  40c1b0:	mov	w1, #0x2                   	// #2
  40c1b4:	bl	40bc34 <ferror@plt+0x9c34>
  40c1b8:	str	w0, [sp, #96]
  40c1bc:	b	40c208 <ferror@plt+0xa208>
  40c1c0:	add	x0, sp, #0x48
  40c1c4:	mov	w2, #0x8                   	// #8
  40c1c8:	ldr	w1, [sp, #104]
  40c1cc:	bl	40bca4 <ferror@plt+0x9ca4>
  40c1d0:	str	w0, [sp, #96]
  40c1d4:	b	40c208 <ferror@plt+0xa208>
  40c1d8:	add	x0, sp, #0x48
  40c1dc:	mov	w2, #0x7                   	// #7
  40c1e0:	ldr	w1, [sp, #104]
  40c1e4:	bl	40bca4 <ferror@plt+0x9ca4>
  40c1e8:	str	w0, [sp, #96]
  40c1ec:	b	40c208 <ferror@plt+0xa208>
  40c1f0:	ldr	x1, [sp, #72]
  40c1f4:	ldr	x0, [sp, #32]
  40c1f8:	str	x1, [x0]
  40c1fc:	ldr	w0, [sp, #124]
  40c200:	orr	w0, w0, #0x2
  40c204:	b	40c260 <ferror@plt+0xa260>
  40c208:	ldr	w1, [sp, #124]
  40c20c:	ldr	w0, [sp, #96]
  40c210:	orr	w0, w1, w0
  40c214:	str	w0, [sp, #124]
  40c218:	ldr	x0, [sp, #88]
  40c21c:	ldr	x1, [x0]
  40c220:	ldrsw	x0, [sp, #100]
  40c224:	add	x1, x1, x0
  40c228:	ldr	x0, [sp, #88]
  40c22c:	str	x1, [x0]
  40c230:	ldr	x0, [sp, #88]
  40c234:	ldr	x0, [x0]
  40c238:	ldrb	w0, [x0]
  40c23c:	cmp	w0, #0x0
  40c240:	b.eq	40c250 <ferror@plt+0xa250>  // b.none
  40c244:	ldr	w0, [sp, #124]
  40c248:	orr	w0, w0, #0x2
  40c24c:	str	w0, [sp, #124]
  40c250:	ldr	x1, [sp, #72]
  40c254:	ldr	x0, [sp, #32]
  40c258:	str	x1, [x0]
  40c25c:	ldr	w0, [sp, #124]
  40c260:	ldp	x29, x30, [sp], #128
  40c264:	ret
  40c268:	stp	x29, x30, [sp, #-272]!
  40c26c:	mov	x29, sp
  40c270:	str	w0, [sp, #28]
  40c274:	str	w1, [sp, #24]
  40c278:	str	x2, [sp, #224]
  40c27c:	str	x3, [sp, #232]
  40c280:	str	x4, [sp, #240]
  40c284:	str	x5, [sp, #248]
  40c288:	str	x6, [sp, #256]
  40c28c:	str	x7, [sp, #264]
  40c290:	str	q0, [sp, #96]
  40c294:	str	q1, [sp, #112]
  40c298:	str	q2, [sp, #128]
  40c29c:	str	q3, [sp, #144]
  40c2a0:	str	q4, [sp, #160]
  40c2a4:	str	q5, [sp, #176]
  40c2a8:	str	q6, [sp, #192]
  40c2ac:	str	q7, [sp, #208]
  40c2b0:	mov	w0, #0xffffffff            	// #-1
  40c2b4:	str	w0, [sp, #92]
  40c2b8:	add	x0, sp, #0x110
  40c2bc:	str	x0, [sp, #40]
  40c2c0:	add	x0, sp, #0x110
  40c2c4:	str	x0, [sp, #48]
  40c2c8:	add	x0, sp, #0xe0
  40c2cc:	str	x0, [sp, #56]
  40c2d0:	mov	w0, #0xffffffd0            	// #-48
  40c2d4:	str	w0, [sp, #64]
  40c2d8:	mov	w0, #0xffffff80            	// #-128
  40c2dc:	str	w0, [sp, #68]
  40c2e0:	ldr	w0, [sp, #24]
  40c2e4:	cmp	w0, #0x0
  40c2e8:	b.eq	40c2fc <ferror@plt+0xa2fc>  // b.none
  40c2ec:	ldr	w0, [sp, #24]
  40c2f0:	cmp	w0, #0x406
  40c2f4:	b.eq	40c368 <ferror@plt+0xa368>  // b.none
  40c2f8:	b	40c3d4 <ferror@plt+0xa3d4>
  40c2fc:	ldr	w1, [sp, #64]
  40c300:	ldr	x0, [sp, #40]
  40c304:	cmp	w1, #0x0
  40c308:	b.lt	40c31c <ferror@plt+0xa31c>  // b.tstop
  40c30c:	add	x1, x0, #0xb
  40c310:	and	x1, x1, #0xfffffffffffffff8
  40c314:	str	x1, [sp, #40]
  40c318:	b	40c34c <ferror@plt+0xa34c>
  40c31c:	add	w2, w1, #0x8
  40c320:	str	w2, [sp, #64]
  40c324:	ldr	w2, [sp, #64]
  40c328:	cmp	w2, #0x0
  40c32c:	b.le	40c340 <ferror@plt+0xa340>
  40c330:	add	x1, x0, #0xb
  40c334:	and	x1, x1, #0xfffffffffffffff8
  40c338:	str	x1, [sp, #40]
  40c33c:	b	40c34c <ferror@plt+0xa34c>
  40c340:	ldr	x2, [sp, #48]
  40c344:	sxtw	x0, w1
  40c348:	add	x0, x2, x0
  40c34c:	ldr	w0, [x0]
  40c350:	str	w0, [sp, #84]
  40c354:	ldr	w1, [sp, #84]
  40c358:	ldr	w0, [sp, #28]
  40c35c:	bl	40c5a4 <ferror@plt+0xa5a4>
  40c360:	str	w0, [sp, #92]
  40c364:	b	40c598 <ferror@plt+0xa598>
  40c368:	ldr	w1, [sp, #64]
  40c36c:	ldr	x0, [sp, #40]
  40c370:	cmp	w1, #0x0
  40c374:	b.lt	40c388 <ferror@plt+0xa388>  // b.tstop
  40c378:	add	x1, x0, #0xb
  40c37c:	and	x1, x1, #0xfffffffffffffff8
  40c380:	str	x1, [sp, #40]
  40c384:	b	40c3b8 <ferror@plt+0xa3b8>
  40c388:	add	w2, w1, #0x8
  40c38c:	str	w2, [sp, #64]
  40c390:	ldr	w2, [sp, #64]
  40c394:	cmp	w2, #0x0
  40c398:	b.le	40c3ac <ferror@plt+0xa3ac>
  40c39c:	add	x1, x0, #0xb
  40c3a0:	and	x1, x1, #0xfffffffffffffff8
  40c3a4:	str	x1, [sp, #40]
  40c3a8:	b	40c3b8 <ferror@plt+0xa3b8>
  40c3ac:	ldr	x2, [sp, #48]
  40c3b0:	sxtw	x0, w1
  40c3b4:	add	x0, x2, x0
  40c3b8:	ldr	w0, [x0]
  40c3bc:	str	w0, [sp, #88]
  40c3c0:	ldr	w1, [sp, #88]
  40c3c4:	ldr	w0, [sp, #28]
  40c3c8:	bl	40c5d4 <ferror@plt+0xa5d4>
  40c3cc:	str	w0, [sp, #92]
  40c3d0:	b	40c598 <ferror@plt+0xa598>
  40c3d4:	ldr	w0, [sp, #24]
  40c3d8:	cmp	w0, #0xb
  40c3dc:	b.gt	40c484 <ferror@plt+0xa484>
  40c3e0:	ldr	w0, [sp, #24]
  40c3e4:	cmp	w0, #0x0
  40c3e8:	b.ge	40c43c <ferror@plt+0xa43c>  // b.tcont
  40c3ec:	b	40c524 <ferror@plt+0xa524>
  40c3f0:	ldr	w0, [sp, #24]
  40c3f4:	sub	w0, w0, #0x400
  40c3f8:	mov	x1, #0x1                   	// #1
  40c3fc:	lsl	x0, x1, x0
  40c400:	mov	x1, #0x2c5                 	// #709
  40c404:	and	x1, x0, x1
  40c408:	cmp	x1, #0x0
  40c40c:	cset	w1, ne  // ne = any
  40c410:	and	w1, w1, #0xff
  40c414:	cmp	w1, #0x0
  40c418:	b.ne	40c4b4 <ferror@plt+0xa4b4>  // b.any
  40c41c:	mov	x1, #0x502                 	// #1282
  40c420:	and	x0, x0, x1
  40c424:	cmp	x0, #0x0
  40c428:	cset	w0, ne  // ne = any
  40c42c:	and	w0, w0, #0xff
  40c430:	cmp	w0, #0x0
  40c434:	b.ne	40c4a0 <ferror@plt+0xa4a0>  // b.any
  40c438:	b	40c524 <ferror@plt+0xa524>
  40c43c:	ldr	w0, [sp, #24]
  40c440:	mov	x1, #0x1                   	// #1
  40c444:	lsl	x0, x1, x0
  40c448:	mov	x1, #0x515                 	// #1301
  40c44c:	and	x1, x0, x1
  40c450:	cmp	x1, #0x0
  40c454:	cset	w1, ne  // ne = any
  40c458:	and	w1, w1, #0xff
  40c45c:	cmp	w1, #0x0
  40c460:	b.ne	40c4b4 <ferror@plt+0xa4b4>  // b.any
  40c464:	mov	x1, #0xa0a                 	// #2570
  40c468:	and	x0, x0, x1
  40c46c:	cmp	x0, #0x0
  40c470:	cset	w0, ne  // ne = any
  40c474:	and	w0, w0, #0xff
  40c478:	cmp	w0, #0x0
  40c47c:	b.ne	40c4a0 <ferror@plt+0xa4a0>  // b.any
  40c480:	b	40c524 <ferror@plt+0xa524>
  40c484:	ldr	w0, [sp, #24]
  40c488:	cmp	w0, #0x40a
  40c48c:	b.gt	40c524 <ferror@plt+0xa524>
  40c490:	ldr	w0, [sp, #24]
  40c494:	cmp	w0, #0x400
  40c498:	b.ge	40c3f0 <ferror@plt+0xa3f0>  // b.tcont
  40c49c:	b	40c524 <ferror@plt+0xa524>
  40c4a0:	ldr	w1, [sp, #24]
  40c4a4:	ldr	w0, [sp, #28]
  40c4a8:	bl	401ea0 <fcntl@plt>
  40c4ac:	str	w0, [sp, #92]
  40c4b0:	b	40c594 <ferror@plt+0xa594>
  40c4b4:	ldr	w1, [sp, #64]
  40c4b8:	ldr	x0, [sp, #40]
  40c4bc:	cmp	w1, #0x0
  40c4c0:	b.lt	40c4d4 <ferror@plt+0xa4d4>  // b.tstop
  40c4c4:	add	x1, x0, #0xb
  40c4c8:	and	x1, x1, #0xfffffffffffffff8
  40c4cc:	str	x1, [sp, #40]
  40c4d0:	b	40c504 <ferror@plt+0xa504>
  40c4d4:	add	w2, w1, #0x8
  40c4d8:	str	w2, [sp, #64]
  40c4dc:	ldr	w2, [sp, #64]
  40c4e0:	cmp	w2, #0x0
  40c4e4:	b.le	40c4f8 <ferror@plt+0xa4f8>
  40c4e8:	add	x1, x0, #0xb
  40c4ec:	and	x1, x1, #0xfffffffffffffff8
  40c4f0:	str	x1, [sp, #40]
  40c4f4:	b	40c504 <ferror@plt+0xa504>
  40c4f8:	ldr	x2, [sp, #48]
  40c4fc:	sxtw	x0, w1
  40c500:	add	x0, x2, x0
  40c504:	ldr	w0, [x0]
  40c508:	str	w0, [sp, #80]
  40c50c:	ldr	w2, [sp, #80]
  40c510:	ldr	w1, [sp, #24]
  40c514:	ldr	w0, [sp, #28]
  40c518:	bl	401ea0 <fcntl@plt>
  40c51c:	str	w0, [sp, #92]
  40c520:	b	40c594 <ferror@plt+0xa594>
  40c524:	ldr	w1, [sp, #64]
  40c528:	ldr	x0, [sp, #40]
  40c52c:	cmp	w1, #0x0
  40c530:	b.lt	40c544 <ferror@plt+0xa544>  // b.tstop
  40c534:	add	x1, x0, #0xf
  40c538:	and	x1, x1, #0xfffffffffffffff8
  40c53c:	str	x1, [sp, #40]
  40c540:	b	40c574 <ferror@plt+0xa574>
  40c544:	add	w2, w1, #0x8
  40c548:	str	w2, [sp, #64]
  40c54c:	ldr	w2, [sp, #64]
  40c550:	cmp	w2, #0x0
  40c554:	b.le	40c568 <ferror@plt+0xa568>
  40c558:	add	x1, x0, #0xf
  40c55c:	and	x1, x1, #0xfffffffffffffff8
  40c560:	str	x1, [sp, #40]
  40c564:	b	40c574 <ferror@plt+0xa574>
  40c568:	ldr	x2, [sp, #48]
  40c56c:	sxtw	x0, w1
  40c570:	add	x0, x2, x0
  40c574:	ldr	x0, [x0]
  40c578:	str	x0, [sp, #72]
  40c57c:	ldr	x2, [sp, #72]
  40c580:	ldr	w1, [sp, #24]
  40c584:	ldr	w0, [sp, #28]
  40c588:	bl	401ea0 <fcntl@plt>
  40c58c:	str	w0, [sp, #92]
  40c590:	nop
  40c594:	nop
  40c598:	ldr	w0, [sp, #92]
  40c59c:	ldp	x29, x30, [sp], #272
  40c5a0:	ret
  40c5a4:	stp	x29, x30, [sp, #-48]!
  40c5a8:	mov	x29, sp
  40c5ac:	str	w0, [sp, #28]
  40c5b0:	str	w1, [sp, #24]
  40c5b4:	ldr	w2, [sp, #24]
  40c5b8:	mov	w1, #0x0                   	// #0
  40c5bc:	ldr	w0, [sp, #28]
  40c5c0:	bl	401ea0 <fcntl@plt>
  40c5c4:	str	w0, [sp, #44]
  40c5c8:	ldr	w0, [sp, #44]
  40c5cc:	ldp	x29, x30, [sp], #48
  40c5d0:	ret
  40c5d4:	stp	x29, x30, [sp, #-48]!
  40c5d8:	mov	x29, sp
  40c5dc:	str	w0, [sp, #28]
  40c5e0:	str	w1, [sp, #24]
  40c5e4:	adrp	x0, 422000 <ferror@plt+0x20000>
  40c5e8:	add	x0, x0, #0x608
  40c5ec:	ldr	w0, [x0]
  40c5f0:	cmp	w0, #0x0
  40c5f4:	b.lt	40c66c <ferror@plt+0xa66c>  // b.tstop
  40c5f8:	ldr	w2, [sp, #24]
  40c5fc:	mov	w1, #0x406                 	// #1030
  40c600:	ldr	w0, [sp, #28]
  40c604:	bl	401ea0 <fcntl@plt>
  40c608:	str	w0, [sp, #44]
  40c60c:	ldr	w0, [sp, #44]
  40c610:	cmp	w0, #0x0
  40c614:	b.ge	40c628 <ferror@plt+0xa628>  // b.tcont
  40c618:	bl	401fa0 <__errno_location@plt>
  40c61c:	ldr	w0, [x0]
  40c620:	cmp	w0, #0x16
  40c624:	b.eq	40c63c <ferror@plt+0xa63c>  // b.none
  40c628:	adrp	x0, 422000 <ferror@plt+0x20000>
  40c62c:	add	x0, x0, #0x608
  40c630:	mov	w1, #0x1                   	// #1
  40c634:	str	w1, [x0]
  40c638:	b	40c67c <ferror@plt+0xa67c>
  40c63c:	ldr	w1, [sp, #24]
  40c640:	ldr	w0, [sp, #28]
  40c644:	bl	40c5a4 <ferror@plt+0xa5a4>
  40c648:	str	w0, [sp, #44]
  40c64c:	ldr	w0, [sp, #44]
  40c650:	cmp	w0, #0x0
  40c654:	b.lt	40c67c <ferror@plt+0xa67c>  // b.tstop
  40c658:	adrp	x0, 422000 <ferror@plt+0x20000>
  40c65c:	add	x0, x0, #0x608
  40c660:	mov	w1, #0xffffffff            	// #-1
  40c664:	str	w1, [x0]
  40c668:	b	40c67c <ferror@plt+0xa67c>
  40c66c:	ldr	w1, [sp, #24]
  40c670:	ldr	w0, [sp, #28]
  40c674:	bl	40c5a4 <ferror@plt+0xa5a4>
  40c678:	str	w0, [sp, #44]
  40c67c:	ldr	w0, [sp, #44]
  40c680:	cmp	w0, #0x0
  40c684:	b.lt	40c704 <ferror@plt+0xa704>  // b.tstop
  40c688:	adrp	x0, 422000 <ferror@plt+0x20000>
  40c68c:	add	x0, x0, #0x608
  40c690:	ldr	w0, [x0]
  40c694:	cmn	w0, #0x1
  40c698:	b.ne	40c704 <ferror@plt+0xa704>  // b.any
  40c69c:	mov	w1, #0x1                   	// #1
  40c6a0:	ldr	w0, [sp, #44]
  40c6a4:	bl	401ea0 <fcntl@plt>
  40c6a8:	str	w0, [sp, #40]
  40c6ac:	ldr	w0, [sp, #40]
  40c6b0:	cmp	w0, #0x0
  40c6b4:	b.lt	40c6d8 <ferror@plt+0xa6d8>  // b.tstop
  40c6b8:	ldr	w0, [sp, #40]
  40c6bc:	orr	w0, w0, #0x1
  40c6c0:	mov	w2, w0
  40c6c4:	mov	w1, #0x2                   	// #2
  40c6c8:	ldr	w0, [sp, #44]
  40c6cc:	bl	401ea0 <fcntl@plt>
  40c6d0:	cmn	w0, #0x1
  40c6d4:	b.ne	40c704 <ferror@plt+0xa704>  // b.any
  40c6d8:	bl	401fa0 <__errno_location@plt>
  40c6dc:	ldr	w0, [x0]
  40c6e0:	str	w0, [sp, #36]
  40c6e4:	ldr	w0, [sp, #44]
  40c6e8:	bl	401d60 <close@plt>
  40c6ec:	bl	401fa0 <__errno_location@plt>
  40c6f0:	mov	x1, x0
  40c6f4:	ldr	w0, [sp, #36]
  40c6f8:	str	w0, [x1]
  40c6fc:	mov	w0, #0xffffffff            	// #-1
  40c700:	str	w0, [sp, #44]
  40c704:	ldr	w0, [sp, #44]
  40c708:	ldp	x29, x30, [sp], #48
  40c70c:	ret
  40c710:	stp	x29, x30, [sp, #-32]!
  40c714:	mov	x29, sp
  40c718:	str	x0, [sp, #24]
  40c71c:	ldr	x0, [sp, #24]
  40c720:	ldr	w0, [x0]
  40c724:	and	w0, w0, #0x100
  40c728:	cmp	w0, #0x0
  40c72c:	b.eq	40c740 <ferror@plt+0xa740>  // b.none
  40c730:	mov	w2, #0x1                   	// #1
  40c734:	mov	x1, #0x0                   	// #0
  40c738:	ldr	x0, [sp, #24]
  40c73c:	bl	40c810 <ferror@plt+0xa810>
  40c740:	nop
  40c744:	ldp	x29, x30, [sp], #32
  40c748:	ret
  40c74c:	stp	x29, x30, [sp, #-32]!
  40c750:	mov	x29, sp
  40c754:	str	x0, [sp, #24]
  40c758:	ldr	x0, [sp, #24]
  40c75c:	cmp	x0, #0x0
  40c760:	b.eq	40c774 <ferror@plt+0xa774>  // b.none
  40c764:	ldr	x0, [sp, #24]
  40c768:	bl	401f40 <__freading@plt>
  40c76c:	cmp	w0, #0x0
  40c770:	b.ne	40c780 <ferror@plt+0xa780>  // b.any
  40c774:	ldr	x0, [sp, #24]
  40c778:	bl	401eb0 <fflush@plt>
  40c77c:	b	40c790 <ferror@plt+0xa790>
  40c780:	ldr	x0, [sp, #24]
  40c784:	bl	40c710 <ferror@plt+0xa710>
  40c788:	ldr	x0, [sp, #24]
  40c78c:	bl	401eb0 <fflush@plt>
  40c790:	ldp	x29, x30, [sp], #32
  40c794:	ret
  40c798:	sub	sp, sp, #0x10
  40c79c:	str	x0, [sp, #8]
  40c7a0:	ldr	x0, [sp, #8]
  40c7a4:	ldr	x1, [x0, #40]
  40c7a8:	ldr	x0, [sp, #8]
  40c7ac:	ldr	x0, [x0, #32]
  40c7b0:	cmp	x1, x0
  40c7b4:	b.ls	40c7c0 <ferror@plt+0xa7c0>  // b.plast
  40c7b8:	mov	x0, #0x0                   	// #0
  40c7bc:	b	40c808 <ferror@plt+0xa808>
  40c7c0:	ldr	x0, [sp, #8]
  40c7c4:	ldr	x1, [x0, #16]
  40c7c8:	ldr	x0, [sp, #8]
  40c7cc:	ldr	x0, [x0, #8]
  40c7d0:	sub	x1, x1, x0
  40c7d4:	ldr	x0, [sp, #8]
  40c7d8:	ldr	w0, [x0]
  40c7dc:	and	w0, w0, #0x100
  40c7e0:	cmp	w0, #0x0
  40c7e4:	b.eq	40c800 <ferror@plt+0xa800>  // b.none
  40c7e8:	ldr	x0, [sp, #8]
  40c7ec:	ldr	x2, [x0, #88]
  40c7f0:	ldr	x0, [sp, #8]
  40c7f4:	ldr	x0, [x0, #72]
  40c7f8:	sub	x0, x2, x0
  40c7fc:	b	40c804 <ferror@plt+0xa804>
  40c800:	mov	x0, #0x0                   	// #0
  40c804:	add	x0, x0, x1
  40c808:	add	sp, sp, #0x10
  40c80c:	ret
  40c810:	stp	x29, x30, [sp, #-64]!
  40c814:	mov	x29, sp
  40c818:	str	x0, [sp, #40]
  40c81c:	str	x1, [sp, #32]
  40c820:	str	w2, [sp, #28]
  40c824:	ldr	x0, [sp, #40]
  40c828:	ldr	x1, [x0, #16]
  40c82c:	ldr	x0, [sp, #40]
  40c830:	ldr	x0, [x0, #8]
  40c834:	cmp	x1, x0
  40c838:	b.ne	40c8b8 <ferror@plt+0xa8b8>  // b.any
  40c83c:	ldr	x0, [sp, #40]
  40c840:	ldr	x1, [x0, #40]
  40c844:	ldr	x0, [sp, #40]
  40c848:	ldr	x0, [x0, #32]
  40c84c:	cmp	x1, x0
  40c850:	b.ne	40c8b8 <ferror@plt+0xa8b8>  // b.any
  40c854:	ldr	x0, [sp, #40]
  40c858:	ldr	x0, [x0, #72]
  40c85c:	cmp	x0, #0x0
  40c860:	b.ne	40c8b8 <ferror@plt+0xa8b8>  // b.any
  40c864:	ldr	x0, [sp, #40]
  40c868:	bl	401c20 <fileno@plt>
  40c86c:	ldr	w2, [sp, #28]
  40c870:	ldr	x1, [sp, #32]
  40c874:	bl	401bf0 <lseek@plt>
  40c878:	str	x0, [sp, #56]
  40c87c:	ldr	x0, [sp, #56]
  40c880:	cmn	x0, #0x1
  40c884:	b.ne	40c890 <ferror@plt+0xa890>  // b.any
  40c888:	mov	w0, #0xffffffff            	// #-1
  40c88c:	b	40c8c8 <ferror@plt+0xa8c8>
  40c890:	ldr	x0, [sp, #40]
  40c894:	ldr	w0, [x0]
  40c898:	and	w1, w0, #0xffffffef
  40c89c:	ldr	x0, [sp, #40]
  40c8a0:	str	w1, [x0]
  40c8a4:	ldr	x0, [sp, #40]
  40c8a8:	ldr	x1, [sp, #56]
  40c8ac:	str	x1, [x0, #144]
  40c8b0:	mov	w0, #0x0                   	// #0
  40c8b4:	b	40c8c8 <ferror@plt+0xa8c8>
  40c8b8:	ldr	w2, [sp, #28]
  40c8bc:	ldr	x1, [sp, #32]
  40c8c0:	ldr	x0, [sp, #40]
  40c8c4:	bl	401e50 <fseeko@plt>
  40c8c8:	ldp	x29, x30, [sp], #64
  40c8cc:	ret
  40c8d0:	stp	x29, x30, [sp, #-64]!
  40c8d4:	mov	x29, sp
  40c8d8:	str	x0, [sp, #40]
  40c8dc:	str	x1, [sp, #32]
  40c8e0:	str	x2, [sp, #24]
  40c8e4:	str	x3, [sp, #16]
  40c8e8:	ldr	x0, [sp, #40]
  40c8ec:	cmp	x0, #0x0
  40c8f0:	b.ne	40c8fc <ferror@plt+0xa8fc>  // b.any
  40c8f4:	add	x0, sp, #0x30
  40c8f8:	str	x0, [sp, #40]
  40c8fc:	ldr	x3, [sp, #16]
  40c900:	ldr	x2, [sp, #24]
  40c904:	ldr	x1, [sp, #32]
  40c908:	ldr	x0, [sp, #40]
  40c90c:	bl	401af0 <mbrtowc@plt>
  40c910:	str	x0, [sp, #56]
  40c914:	ldr	x0, [sp, #56]
  40c918:	cmn	x0, #0x3
  40c91c:	b.ls	40c968 <ferror@plt+0xa968>  // b.plast
  40c920:	ldr	x0, [sp, #24]
  40c924:	cmp	x0, #0x0
  40c928:	b.eq	40c968 <ferror@plt+0xa968>  // b.none
  40c92c:	mov	w0, #0x0                   	// #0
  40c930:	bl	40caa8 <ferror@plt+0xaaa8>
  40c934:	and	w0, w0, #0xff
  40c938:	eor	w0, w0, #0x1
  40c93c:	and	w0, w0, #0xff
  40c940:	cmp	w0, #0x0
  40c944:	b.eq	40c968 <ferror@plt+0xa968>  // b.none
  40c948:	ldr	x0, [sp, #32]
  40c94c:	ldrb	w0, [x0]
  40c950:	strb	w0, [sp, #55]
  40c954:	ldrb	w1, [sp, #55]
  40c958:	ldr	x0, [sp, #40]
  40c95c:	str	w1, [x0]
  40c960:	mov	x0, #0x1                   	// #1
  40c964:	b	40c96c <ferror@plt+0xa96c>
  40c968:	ldr	x0, [sp, #56]
  40c96c:	ldp	x29, x30, [sp], #64
  40c970:	ret
  40c974:	stp	x29, x30, [sp, #-64]!
  40c978:	mov	x29, sp
  40c97c:	stp	x19, x20, [sp, #16]
  40c980:	str	x0, [sp, #40]
  40c984:	str	x1, [sp, #32]
  40c988:	ldr	x20, [sp, #40]
  40c98c:	ldr	x19, [sp, #32]
  40c990:	cmp	x20, x19
  40c994:	b.ne	40c9a0 <ferror@plt+0xa9a0>  // b.any
  40c998:	mov	w0, #0x0                   	// #0
  40c99c:	b	40c9f0 <ferror@plt+0xa9f0>
  40c9a0:	ldrb	w0, [x20]
  40c9a4:	bl	40d1c8 <ferror@plt+0xb1c8>
  40c9a8:	strb	w0, [sp, #63]
  40c9ac:	ldrb	w0, [x19]
  40c9b0:	bl	40d1c8 <ferror@plt+0xb1c8>
  40c9b4:	strb	w0, [sp, #62]
  40c9b8:	ldrb	w0, [sp, #63]
  40c9bc:	cmp	w0, #0x0
  40c9c0:	b.eq	40c9e0 <ferror@plt+0xa9e0>  // b.none
  40c9c4:	add	x20, x20, #0x1
  40c9c8:	add	x19, x19, #0x1
  40c9cc:	ldrb	w1, [sp, #63]
  40c9d0:	ldrb	w0, [sp, #62]
  40c9d4:	cmp	w1, w0
  40c9d8:	b.eq	40c9a0 <ferror@plt+0xa9a0>  // b.none
  40c9dc:	b	40c9e4 <ferror@plt+0xa9e4>
  40c9e0:	nop
  40c9e4:	ldrb	w1, [sp, #63]
  40c9e8:	ldrb	w0, [sp, #62]
  40c9ec:	sub	w0, w1, w0
  40c9f0:	ldp	x19, x20, [sp, #16]
  40c9f4:	ldp	x29, x30, [sp], #64
  40c9f8:	ret
  40c9fc:	stp	x29, x30, [sp, #-48]!
  40ca00:	mov	x29, sp
  40ca04:	str	x0, [sp, #24]
  40ca08:	ldr	x0, [sp, #24]
  40ca0c:	bl	401c00 <__fpending@plt>
  40ca10:	cmp	x0, #0x0
  40ca14:	cset	w0, ne  // ne = any
  40ca18:	strb	w0, [sp, #47]
  40ca1c:	ldr	x0, [sp, #24]
  40ca20:	bl	402000 <ferror@plt>
  40ca24:	cmp	w0, #0x0
  40ca28:	cset	w0, ne  // ne = any
  40ca2c:	strb	w0, [sp, #46]
  40ca30:	ldr	x0, [sp, #24]
  40ca34:	bl	401c40 <fclose@plt>
  40ca38:	cmp	w0, #0x0
  40ca3c:	cset	w0, ne  // ne = any
  40ca40:	strb	w0, [sp, #45]
  40ca44:	ldrb	w0, [sp, #46]
  40ca48:	cmp	w0, #0x0
  40ca4c:	b.ne	40ca78 <ferror@plt+0xaa78>  // b.any
  40ca50:	ldrb	w0, [sp, #45]
  40ca54:	cmp	w0, #0x0
  40ca58:	b.eq	40ca9c <ferror@plt+0xaa9c>  // b.none
  40ca5c:	ldrb	w0, [sp, #47]
  40ca60:	cmp	w0, #0x0
  40ca64:	b.ne	40ca78 <ferror@plt+0xaa78>  // b.any
  40ca68:	bl	401fa0 <__errno_location@plt>
  40ca6c:	ldr	w0, [x0]
  40ca70:	cmp	w0, #0x9
  40ca74:	b.eq	40ca9c <ferror@plt+0xaa9c>  // b.none
  40ca78:	ldrb	w0, [sp, #45]
  40ca7c:	eor	w0, w0, #0x1
  40ca80:	and	w0, w0, #0xff
  40ca84:	cmp	w0, #0x0
  40ca88:	b.eq	40ca94 <ferror@plt+0xaa94>  // b.none
  40ca8c:	bl	401fa0 <__errno_location@plt>
  40ca90:	str	wzr, [x0]
  40ca94:	mov	w0, #0xffffffff            	// #-1
  40ca98:	b	40caa0 <ferror@plt+0xaaa0>
  40ca9c:	mov	w0, #0x0                   	// #0
  40caa0:	ldp	x29, x30, [sp], #48
  40caa4:	ret
  40caa8:	stp	x29, x30, [sp, #-48]!
  40caac:	mov	x29, sp
  40cab0:	str	w0, [sp, #28]
  40cab4:	mov	w0, #0x1                   	// #1
  40cab8:	strb	w0, [sp, #47]
  40cabc:	mov	x1, #0x0                   	// #0
  40cac0:	ldr	w0, [sp, #28]
  40cac4:	bl	401ff0 <setlocale@plt>
  40cac8:	str	x0, [sp, #32]
  40cacc:	ldr	x0, [sp, #32]
  40cad0:	cmp	x0, #0x0
  40cad4:	b.eq	40cb0c <ferror@plt+0xab0c>  // b.none
  40cad8:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40cadc:	add	x1, x0, #0xcb0
  40cae0:	ldr	x0, [sp, #32]
  40cae4:	bl	401e20 <strcmp@plt>
  40cae8:	cmp	w0, #0x0
  40caec:	b.eq	40cb08 <ferror@plt+0xab08>  // b.none
  40caf0:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40caf4:	add	x1, x0, #0xcb8
  40caf8:	ldr	x0, [sp, #32]
  40cafc:	bl	401e20 <strcmp@plt>
  40cb00:	cmp	w0, #0x0
  40cb04:	b.ne	40cb0c <ferror@plt+0xab0c>  // b.any
  40cb08:	strb	wzr, [sp, #47]
  40cb0c:	ldrb	w0, [sp, #47]
  40cb10:	ldp	x29, x30, [sp], #48
  40cb14:	ret
  40cb18:	stp	x29, x30, [sp, #-32]!
  40cb1c:	mov	x29, sp
  40cb20:	mov	w0, #0xe                   	// #14
  40cb24:	bl	401c60 <nl_langinfo@plt>
  40cb28:	str	x0, [sp, #24]
  40cb2c:	ldr	x0, [sp, #24]
  40cb30:	cmp	x0, #0x0
  40cb34:	b.ne	40cb44 <ferror@plt+0xab44>  // b.any
  40cb38:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40cb3c:	add	x0, x0, #0xcc0
  40cb40:	str	x0, [sp, #24]
  40cb44:	ldr	x0, [sp, #24]
  40cb48:	ldrb	w0, [x0]
  40cb4c:	cmp	w0, #0x0
  40cb50:	b.ne	40cb60 <ferror@plt+0xab60>  // b.any
  40cb54:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40cb58:	add	x0, x0, #0xcc8
  40cb5c:	str	x0, [sp, #24]
  40cb60:	ldr	x0, [sp, #24]
  40cb64:	ldp	x29, x30, [sp], #32
  40cb68:	ret
  40cb6c:	stp	x29, x30, [sp, #-64]!
  40cb70:	mov	x29, sp
  40cb74:	str	x0, [sp, #24]
  40cb78:	ldr	x0, [sp, #24]
  40cb7c:	add	x0, x0, #0x20
  40cb80:	str	x0, [sp, #56]
  40cb84:	ldr	x1, [sp, #56]
  40cb88:	ldr	x0, [sp, #24]
  40cb8c:	cmp	x1, x0
  40cb90:	b.cc	40cbe4 <ferror@plt+0xabe4>  // b.lo, b.ul, b.last
  40cb94:	ldr	x0, [sp, #56]
  40cb98:	bl	401c70 <malloc@plt>
  40cb9c:	str	x0, [sp, #48]
  40cba0:	ldr	x0, [sp, #48]
  40cba4:	cmp	x0, #0x0
  40cba8:	b.eq	40cbe4 <ferror@plt+0xabe4>  // b.none
  40cbac:	ldr	x0, [sp, #48]
  40cbb0:	add	x0, x0, #0x10
  40cbb4:	and	x0, x0, #0xffffffffffffffe0
  40cbb8:	add	x0, x0, #0x10
  40cbbc:	str	x0, [sp, #40]
  40cbc0:	ldr	x1, [sp, #40]
  40cbc4:	ldr	x0, [sp, #48]
  40cbc8:	sub	x1, x1, x0
  40cbcc:	ldr	x0, [sp, #40]
  40cbd0:	sub	x0, x0, #0x1
  40cbd4:	and	w1, w1, #0xff
  40cbd8:	strb	w1, [x0]
  40cbdc:	ldr	x0, [sp, #40]
  40cbe0:	b	40cbe8 <ferror@plt+0xabe8>
  40cbe4:	mov	x0, #0x0                   	// #0
  40cbe8:	ldp	x29, x30, [sp], #64
  40cbec:	ret
  40cbf0:	stp	x29, x30, [sp, #-48]!
  40cbf4:	mov	x29, sp
  40cbf8:	str	x0, [sp, #24]
  40cbfc:	ldr	x0, [sp, #24]
  40cc00:	and	x0, x0, #0xf
  40cc04:	cmp	x0, #0x0
  40cc08:	b.eq	40cc10 <ferror@plt+0xac10>  // b.none
  40cc0c:	bl	401dc0 <abort@plt>
  40cc10:	ldr	x0, [sp, #24]
  40cc14:	and	x0, x0, #0x10
  40cc18:	cmp	x0, #0x0
  40cc1c:	b.eq	40cc48 <ferror@plt+0xac48>  // b.none
  40cc20:	ldr	x0, [sp, #24]
  40cc24:	sub	x0, x0, #0x1
  40cc28:	ldrb	w0, [x0]
  40cc2c:	and	x0, x0, #0xff
  40cc30:	neg	x0, x0
  40cc34:	ldr	x1, [sp, #24]
  40cc38:	add	x0, x1, x0
  40cc3c:	str	x0, [sp, #40]
  40cc40:	ldr	x0, [sp, #40]
  40cc44:	bl	401e60 <free@plt>
  40cc48:	nop
  40cc4c:	ldp	x29, x30, [sp], #48
  40cc50:	ret
  40cc54:	stp	x29, x30, [sp, #-48]!
  40cc58:	mov	x29, sp
  40cc5c:	str	w0, [sp, #28]
  40cc60:	ldr	w0, [sp, #28]
  40cc64:	bl	401c80 <wcwidth@plt>
  40cc68:	str	w0, [sp, #44]
  40cc6c:	ldr	w0, [sp, #44]
  40cc70:	cmp	w0, #0x0
  40cc74:	b.ge	40cc90 <ferror@plt+0xac90>  // b.tcont
  40cc78:	ldr	w0, [sp, #28]
  40cc7c:	bl	401bd0 <iswcntrl@plt>
  40cc80:	cmp	w0, #0x0
  40cc84:	cset	w0, eq  // eq = none
  40cc88:	and	w0, w0, #0xff
  40cc8c:	b	40cc94 <ferror@plt+0xac94>
  40cc90:	ldr	w0, [sp, #44]
  40cc94:	ldp	x29, x30, [sp], #48
  40cc98:	ret
  40cc9c:	stp	x29, x30, [sp, #-32]!
  40cca0:	mov	x29, sp
  40cca4:	str	x0, [sp, #24]
  40cca8:	str	x1, [sp, #16]
  40ccac:	ldr	x0, [sp, #16]
  40ccb0:	ldr	x1, [x0]
  40ccb4:	ldr	x0, [sp, #16]
  40ccb8:	add	x0, x0, #0x18
  40ccbc:	cmp	x1, x0
  40ccc0:	b.ne	40ccfc <ferror@plt+0xacfc>  // b.any
  40ccc4:	ldr	x0, [sp, #24]
  40ccc8:	add	x3, x0, #0x18
  40cccc:	ldr	x0, [sp, #16]
  40ccd0:	add	x1, x0, #0x18
  40ccd4:	ldr	x0, [sp, #16]
  40ccd8:	ldr	x0, [x0, #8]
  40ccdc:	mov	x2, x0
  40cce0:	mov	x0, x3
  40cce4:	bl	401b00 <memcpy@plt>
  40cce8:	ldr	x0, [sp, #24]
  40ccec:	add	x1, x0, #0x18
  40ccf0:	ldr	x0, [sp, #24]
  40ccf4:	str	x1, [x0]
  40ccf8:	b	40cd0c <ferror@plt+0xad0c>
  40ccfc:	ldr	x0, [sp, #16]
  40cd00:	ldr	x1, [x0]
  40cd04:	ldr	x0, [sp, #24]
  40cd08:	str	x1, [x0]
  40cd0c:	ldr	x0, [sp, #16]
  40cd10:	ldr	x1, [x0, #8]
  40cd14:	ldr	x0, [sp, #24]
  40cd18:	str	x1, [x0, #8]
  40cd1c:	ldr	x0, [sp, #16]
  40cd20:	ldrb	w1, [x0, #16]
  40cd24:	ldr	x0, [sp, #24]
  40cd28:	strb	w1, [x0, #16]
  40cd2c:	ldr	x0, [sp, #24]
  40cd30:	ldrb	w0, [x0, #16]
  40cd34:	cmp	w0, #0x0
  40cd38:	b.eq	40cd4c <ferror@plt+0xad4c>  // b.none
  40cd3c:	ldr	x0, [sp, #16]
  40cd40:	ldr	w1, [x0, #20]
  40cd44:	ldr	x0, [sp, #24]
  40cd48:	str	w1, [x0, #20]
  40cd4c:	nop
  40cd50:	ldp	x29, x30, [sp], #32
  40cd54:	ret
  40cd58:	sub	sp, sp, #0x10
  40cd5c:	strb	w0, [sp, #15]
  40cd60:	ldrb	w0, [sp, #15]
  40cd64:	lsr	w0, w0, #5
  40cd68:	and	w0, w0, #0xff
  40cd6c:	mov	w1, w0
  40cd70:	adrp	x0, 40f000 <ferror@plt+0xd000>
  40cd74:	add	x0, x0, #0xcd0
  40cd78:	sxtw	x1, w1
  40cd7c:	ldr	w1, [x0, x1, lsl #2]
  40cd80:	ldrb	w0, [sp, #15]
  40cd84:	and	w0, w0, #0x1f
  40cd88:	lsr	w0, w1, w0
  40cd8c:	and	w0, w0, #0x1
  40cd90:	cmp	w0, #0x0
  40cd94:	cset	w0, ne  // ne = any
  40cd98:	and	w0, w0, #0xff
  40cd9c:	add	sp, sp, #0x10
  40cda0:	ret
  40cda4:	stp	x29, x30, [sp, #-112]!
  40cda8:	mov	x29, sp
  40cdac:	str	x0, [sp, #24]
  40cdb0:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  40cdb4:	cmp	x0, #0x1
  40cdb8:	b.ls	40ce4c <ferror@plt+0xae4c>  // b.plast
  40cdbc:	str	xzr, [sp, #104]
  40cdc0:	ldr	x0, [sp, #24]
  40cdc4:	str	x0, [sp, #56]
  40cdc8:	strb	wzr, [sp, #40]
  40cdcc:	add	x0, sp, #0x28
  40cdd0:	add	x0, x0, #0x4
  40cdd4:	mov	x2, #0x8                   	// #8
  40cdd8:	mov	w1, #0x0                   	// #0
  40cddc:	bl	401cf0 <memset@plt>
  40cde0:	strb	wzr, [sp, #52]
  40cde4:	b	40ce08 <ferror@plt+0xae08>
  40cde8:	ldr	x0, [sp, #104]
  40cdec:	add	x0, x0, #0x1
  40cdf0:	str	x0, [sp, #104]
  40cdf4:	ldr	x1, [sp, #56]
  40cdf8:	ldr	x0, [sp, #64]
  40cdfc:	add	x0, x1, x0
  40ce00:	str	x0, [sp, #56]
  40ce04:	strb	wzr, [sp, #52]
  40ce08:	add	x0, sp, #0x28
  40ce0c:	bl	4087fc <ferror@plt+0x67fc>
  40ce10:	ldrb	w0, [sp, #72]
  40ce14:	eor	w0, w0, #0x1
  40ce18:	and	w0, w0, #0xff
  40ce1c:	cmp	w0, #0x0
  40ce20:	b.ne	40ce30 <ferror@plt+0xae30>  // b.any
  40ce24:	ldr	w0, [sp, #76]
  40ce28:	cmp	w0, #0x0
  40ce2c:	b.eq	40ce38 <ferror@plt+0xae38>  // b.none
  40ce30:	mov	w0, #0x1                   	// #1
  40ce34:	b	40ce3c <ferror@plt+0xae3c>
  40ce38:	mov	w0, #0x0                   	// #0
  40ce3c:	cmp	w0, #0x0
  40ce40:	b.ne	40cde8 <ferror@plt+0xade8>  // b.any
  40ce44:	ldr	x0, [sp, #104]
  40ce48:	b	40ce54 <ferror@plt+0xae54>
  40ce4c:	ldr	x0, [sp, #24]
  40ce50:	bl	401b30 <strlen@plt>
  40ce54:	ldp	x29, x30, [sp], #112
  40ce58:	ret
  40ce5c:	stp	x29, x30, [sp, #-32]!
  40ce60:	mov	x29, sp
  40ce64:	str	w0, [sp, #28]
  40ce68:	mov	w2, #0x3                   	// #3
  40ce6c:	mov	w1, #0x0                   	// #0
  40ce70:	ldr	w0, [sp, #28]
  40ce74:	bl	40c268 <ferror@plt+0xa268>
  40ce78:	ldp	x29, x30, [sp], #32
  40ce7c:	ret
  40ce80:	sub	sp, sp, #0x10
  40ce84:	str	w0, [sp, #12]
  40ce88:	ldr	w0, [sp, #12]
  40ce8c:	cmp	w0, #0x7a
  40ce90:	b.gt	40ced4 <ferror@plt+0xaed4>
  40ce94:	ldr	w0, [sp, #12]
  40ce98:	cmp	w0, #0x61
  40ce9c:	b.ge	40cecc <ferror@plt+0xaecc>  // b.tcont
  40cea0:	ldr	w0, [sp, #12]
  40cea4:	cmp	w0, #0x39
  40cea8:	b.gt	40cebc <ferror@plt+0xaebc>
  40ceac:	ldr	w0, [sp, #12]
  40ceb0:	cmp	w0, #0x30
  40ceb4:	b.ge	40cecc <ferror@plt+0xaecc>  // b.tcont
  40ceb8:	b	40ced4 <ferror@plt+0xaed4>
  40cebc:	ldr	w0, [sp, #12]
  40cec0:	sub	w0, w0, #0x41
  40cec4:	cmp	w0, #0x19
  40cec8:	b.hi	40ced4 <ferror@plt+0xaed4>  // b.pmore
  40cecc:	mov	w0, #0x1                   	// #1
  40ced0:	b	40ced8 <ferror@plt+0xaed8>
  40ced4:	mov	w0, #0x0                   	// #0
  40ced8:	add	sp, sp, #0x10
  40cedc:	ret
  40cee0:	sub	sp, sp, #0x10
  40cee4:	str	w0, [sp, #12]
  40cee8:	ldr	w0, [sp, #12]
  40ceec:	cmp	w0, #0x5a
  40cef0:	b.gt	40cf04 <ferror@plt+0xaf04>
  40cef4:	ldr	w0, [sp, #12]
  40cef8:	cmp	w0, #0x41
  40cefc:	b.ge	40cf14 <ferror@plt+0xaf14>  // b.tcont
  40cf00:	b	40cf1c <ferror@plt+0xaf1c>
  40cf04:	ldr	w0, [sp, #12]
  40cf08:	sub	w0, w0, #0x61
  40cf0c:	cmp	w0, #0x19
  40cf10:	b.hi	40cf1c <ferror@plt+0xaf1c>  // b.pmore
  40cf14:	mov	w0, #0x1                   	// #1
  40cf18:	b	40cf20 <ferror@plt+0xaf20>
  40cf1c:	mov	w0, #0x0                   	// #0
  40cf20:	add	sp, sp, #0x10
  40cf24:	ret
  40cf28:	sub	sp, sp, #0x10
  40cf2c:	str	w0, [sp, #12]
  40cf30:	ldr	w0, [sp, #12]
  40cf34:	cmp	w0, #0x7f
  40cf38:	b.hi	40cf44 <ferror@plt+0xaf44>  // b.pmore
  40cf3c:	mov	w0, #0x1                   	// #1
  40cf40:	b	40cf48 <ferror@plt+0xaf48>
  40cf44:	mov	w0, #0x0                   	// #0
  40cf48:	add	sp, sp, #0x10
  40cf4c:	ret
  40cf50:	sub	sp, sp, #0x10
  40cf54:	str	w0, [sp, #12]
  40cf58:	ldr	w0, [sp, #12]
  40cf5c:	cmp	w0, #0x20
  40cf60:	b.eq	40cf70 <ferror@plt+0xaf70>  // b.none
  40cf64:	ldr	w0, [sp, #12]
  40cf68:	cmp	w0, #0x9
  40cf6c:	b.ne	40cf78 <ferror@plt+0xaf78>  // b.any
  40cf70:	mov	w0, #0x1                   	// #1
  40cf74:	b	40cf7c <ferror@plt+0xaf7c>
  40cf78:	mov	w0, #0x0                   	// #0
  40cf7c:	and	w0, w0, #0x1
  40cf80:	and	w0, w0, #0xff
  40cf84:	add	sp, sp, #0x10
  40cf88:	ret
  40cf8c:	sub	sp, sp, #0x10
  40cf90:	str	w0, [sp, #12]
  40cf94:	ldr	w0, [sp, #12]
  40cf98:	cmp	w0, #0x1f
  40cf9c:	b.gt	40cfb0 <ferror@plt+0xafb0>
  40cfa0:	ldr	w0, [sp, #12]
  40cfa4:	cmp	w0, #0x0
  40cfa8:	b.ge	40cfbc <ferror@plt+0xafbc>  // b.tcont
  40cfac:	b	40cfc4 <ferror@plt+0xafc4>
  40cfb0:	ldr	w0, [sp, #12]
  40cfb4:	cmp	w0, #0x7f
  40cfb8:	b.ne	40cfc4 <ferror@plt+0xafc4>  // b.any
  40cfbc:	mov	w0, #0x1                   	// #1
  40cfc0:	b	40cfc8 <ferror@plt+0xafc8>
  40cfc4:	mov	w0, #0x0                   	// #0
  40cfc8:	add	sp, sp, #0x10
  40cfcc:	ret
  40cfd0:	sub	sp, sp, #0x10
  40cfd4:	str	w0, [sp, #12]
  40cfd8:	ldr	w0, [sp, #12]
  40cfdc:	sub	w0, w0, #0x30
  40cfe0:	cmp	w0, #0x9
  40cfe4:	b.hi	40cff0 <ferror@plt+0xaff0>  // b.pmore
  40cfe8:	mov	w0, #0x1                   	// #1
  40cfec:	b	40cff4 <ferror@plt+0xaff4>
  40cff0:	mov	w0, #0x0                   	// #0
  40cff4:	add	sp, sp, #0x10
  40cff8:	ret
  40cffc:	sub	sp, sp, #0x10
  40d000:	str	w0, [sp, #12]
  40d004:	ldr	w0, [sp, #12]
  40d008:	sub	w0, w0, #0x21
  40d00c:	cmp	w0, #0x5d
  40d010:	b.hi	40d01c <ferror@plt+0xb01c>  // b.pmore
  40d014:	mov	w0, #0x1                   	// #1
  40d018:	b	40d020 <ferror@plt+0xb020>
  40d01c:	mov	w0, #0x0                   	// #0
  40d020:	add	sp, sp, #0x10
  40d024:	ret
  40d028:	sub	sp, sp, #0x10
  40d02c:	str	w0, [sp, #12]
  40d030:	ldr	w0, [sp, #12]
  40d034:	sub	w0, w0, #0x61
  40d038:	cmp	w0, #0x19
  40d03c:	b.hi	40d048 <ferror@plt+0xb048>  // b.pmore
  40d040:	mov	w0, #0x1                   	// #1
  40d044:	b	40d04c <ferror@plt+0xb04c>
  40d048:	mov	w0, #0x0                   	// #0
  40d04c:	add	sp, sp, #0x10
  40d050:	ret
  40d054:	sub	sp, sp, #0x10
  40d058:	str	w0, [sp, #12]
  40d05c:	ldr	w0, [sp, #12]
  40d060:	sub	w0, w0, #0x20
  40d064:	cmp	w0, #0x5e
  40d068:	b.hi	40d074 <ferror@plt+0xb074>  // b.pmore
  40d06c:	mov	w0, #0x1                   	// #1
  40d070:	b	40d078 <ferror@plt+0xb078>
  40d074:	mov	w0, #0x0                   	// #0
  40d078:	add	sp, sp, #0x10
  40d07c:	ret
  40d080:	sub	sp, sp, #0x10
  40d084:	str	w0, [sp, #12]
  40d088:	ldr	w0, [sp, #12]
  40d08c:	cmp	w0, #0x7e
  40d090:	b.gt	40d0ec <ferror@plt+0xb0ec>
  40d094:	ldr	w0, [sp, #12]
  40d098:	cmp	w0, #0x7b
  40d09c:	b.ge	40d0e4 <ferror@plt+0xb0e4>  // b.tcont
  40d0a0:	ldr	w0, [sp, #12]
  40d0a4:	cmp	w0, #0x60
  40d0a8:	b.gt	40d0ec <ferror@plt+0xb0ec>
  40d0ac:	ldr	w0, [sp, #12]
  40d0b0:	cmp	w0, #0x5b
  40d0b4:	b.ge	40d0e4 <ferror@plt+0xb0e4>  // b.tcont
  40d0b8:	ldr	w0, [sp, #12]
  40d0bc:	cmp	w0, #0x2f
  40d0c0:	b.gt	40d0d4 <ferror@plt+0xb0d4>
  40d0c4:	ldr	w0, [sp, #12]
  40d0c8:	cmp	w0, #0x21
  40d0cc:	b.ge	40d0e4 <ferror@plt+0xb0e4>  // b.tcont
  40d0d0:	b	40d0ec <ferror@plt+0xb0ec>
  40d0d4:	ldr	w0, [sp, #12]
  40d0d8:	sub	w0, w0, #0x3a
  40d0dc:	cmp	w0, #0x6
  40d0e0:	b.hi	40d0ec <ferror@plt+0xb0ec>  // b.pmore
  40d0e4:	mov	w0, #0x1                   	// #1
  40d0e8:	b	40d0f0 <ferror@plt+0xb0f0>
  40d0ec:	mov	w0, #0x0                   	// #0
  40d0f0:	add	sp, sp, #0x10
  40d0f4:	ret
  40d0f8:	sub	sp, sp, #0x10
  40d0fc:	str	w0, [sp, #12]
  40d100:	ldr	w0, [sp, #12]
  40d104:	cmp	w0, #0xd
  40d108:	b.gt	40d11c <ferror@plt+0xb11c>
  40d10c:	ldr	w0, [sp, #12]
  40d110:	cmp	w0, #0x9
  40d114:	b.ge	40d128 <ferror@plt+0xb128>  // b.tcont
  40d118:	b	40d130 <ferror@plt+0xb130>
  40d11c:	ldr	w0, [sp, #12]
  40d120:	cmp	w0, #0x20
  40d124:	b.ne	40d130 <ferror@plt+0xb130>  // b.any
  40d128:	mov	w0, #0x1                   	// #1
  40d12c:	b	40d134 <ferror@plt+0xb134>
  40d130:	mov	w0, #0x0                   	// #0
  40d134:	add	sp, sp, #0x10
  40d138:	ret
  40d13c:	sub	sp, sp, #0x10
  40d140:	str	w0, [sp, #12]
  40d144:	ldr	w0, [sp, #12]
  40d148:	sub	w0, w0, #0x41
  40d14c:	cmp	w0, #0x19
  40d150:	b.hi	40d15c <ferror@plt+0xb15c>  // b.pmore
  40d154:	mov	w0, #0x1                   	// #1
  40d158:	b	40d160 <ferror@plt+0xb160>
  40d15c:	mov	w0, #0x0                   	// #0
  40d160:	add	sp, sp, #0x10
  40d164:	ret
  40d168:	sub	sp, sp, #0x10
  40d16c:	str	w0, [sp, #12]
  40d170:	ldr	w0, [sp, #12]
  40d174:	sub	w0, w0, #0x30
  40d178:	cmp	w0, #0x36
  40d17c:	cset	w1, hi  // hi = pmore
  40d180:	and	w1, w1, #0xff
  40d184:	cmp	w1, #0x0
  40d188:	b.ne	40d1bc <ferror@plt+0xb1bc>  // b.any
  40d18c:	mov	x1, #0x1                   	// #1
  40d190:	lsl	x1, x1, x0
  40d194:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  40d198:	movk	x0, #0x3ff
  40d19c:	and	x0, x1, x0
  40d1a0:	cmp	x0, #0x0
  40d1a4:	cset	w0, ne  // ne = any
  40d1a8:	and	w0, w0, #0xff
  40d1ac:	cmp	w0, #0x0
  40d1b0:	b.eq	40d1bc <ferror@plt+0xb1bc>  // b.none
  40d1b4:	mov	w0, #0x1                   	// #1
  40d1b8:	b	40d1c0 <ferror@plt+0xb1c0>
  40d1bc:	mov	w0, #0x0                   	// #0
  40d1c0:	add	sp, sp, #0x10
  40d1c4:	ret
  40d1c8:	sub	sp, sp, #0x10
  40d1cc:	str	w0, [sp, #12]
  40d1d0:	ldr	w0, [sp, #12]
  40d1d4:	sub	w0, w0, #0x41
  40d1d8:	cmp	w0, #0x19
  40d1dc:	b.hi	40d1ec <ferror@plt+0xb1ec>  // b.pmore
  40d1e0:	ldr	w0, [sp, #12]
  40d1e4:	add	w0, w0, #0x20
  40d1e8:	b	40d1f0 <ferror@plt+0xb1f0>
  40d1ec:	ldr	w0, [sp, #12]
  40d1f0:	add	sp, sp, #0x10
  40d1f4:	ret
  40d1f8:	sub	sp, sp, #0x10
  40d1fc:	str	w0, [sp, #12]
  40d200:	ldr	w0, [sp, #12]
  40d204:	sub	w0, w0, #0x61
  40d208:	cmp	w0, #0x19
  40d20c:	b.hi	40d21c <ferror@plt+0xb21c>  // b.pmore
  40d210:	ldr	w0, [sp, #12]
  40d214:	sub	w0, w0, #0x20
  40d218:	b	40d220 <ferror@plt+0xb220>
  40d21c:	ldr	w0, [sp, #12]
  40d220:	add	sp, sp, #0x10
  40d224:	ret
  40d228:	stp	x29, x30, [sp, #-64]!
  40d22c:	mov	x29, sp
  40d230:	stp	x19, x20, [sp, #16]
  40d234:	adrp	x20, 421000 <ferror@plt+0x1f000>
  40d238:	add	x20, x20, #0xdf0
  40d23c:	stp	x21, x22, [sp, #32]
  40d240:	adrp	x21, 421000 <ferror@plt+0x1f000>
  40d244:	add	x21, x21, #0xde8
  40d248:	sub	x20, x20, x21
  40d24c:	mov	w22, w0
  40d250:	stp	x23, x24, [sp, #48]
  40d254:	mov	x23, x1
  40d258:	mov	x24, x2
  40d25c:	bl	401ab8 <mbrtowc@plt-0x38>
  40d260:	cmp	xzr, x20, asr #3
  40d264:	b.eq	40d290 <ferror@plt+0xb290>  // b.none
  40d268:	asr	x20, x20, #3
  40d26c:	mov	x19, #0x0                   	// #0
  40d270:	ldr	x3, [x21, x19, lsl #3]
  40d274:	mov	x2, x24
  40d278:	add	x19, x19, #0x1
  40d27c:	mov	x1, x23
  40d280:	mov	w0, w22
  40d284:	blr	x3
  40d288:	cmp	x20, x19
  40d28c:	b.ne	40d270 <ferror@plt+0xb270>  // b.any
  40d290:	ldp	x19, x20, [sp, #16]
  40d294:	ldp	x21, x22, [sp, #32]
  40d298:	ldp	x23, x24, [sp, #48]
  40d29c:	ldp	x29, x30, [sp], #64
  40d2a0:	ret
  40d2a4:	nop
  40d2a8:	ret
  40d2ac:	nop
  40d2b0:	adrp	x2, 422000 <ferror@plt+0x20000>
  40d2b4:	mov	x1, #0x0                   	// #0
  40d2b8:	ldr	x2, [x2, #664]
  40d2bc:	b	401bc0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040d2c0 <.fini>:
  40d2c0:	stp	x29, x30, [sp, #-16]!
  40d2c4:	mov	x29, sp
  40d2c8:	ldp	x29, x30, [sp], #16
  40d2cc:	ret
