#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar  7 02:07:44 2020
# Process ID: 23192
# Current directory: /home/gsaied/Desktop/old_rtl/fire7_expand1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire7_expand1/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire7_expand1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire7_expand1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23203 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1441.645 ; gain = 91.000 ; free physical = 1059 ; free virtual = 4547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire7_expand1' [/home/gsaied/Desktop/old_rtl/fire7_expand1/fire7_expand1.sv:2]
	Parameter WOUT bound to: 16 - type: integer 
	Parameter DSP_NO bound to: 192 - type: integer 
	Parameter W_IN bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 64 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire7_expand1/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire7_expand1/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/fire7_expand1.sv:149]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire7_expand1' [/home/gsaied/Desktop/old_rtl/fire7_expand1/biasing_fire7_expand1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire7_expand1' (2#1) [/home/gsaied/Desktop/old_rtl/fire7_expand1/biasing_fire7_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire7_expand1' [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 6 - type: integer 
	Parameter NUM bound to: 192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:307]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:310]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:591]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:592]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:593]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:594]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:595]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:596]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:597]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:598]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:599]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:600]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:601]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:602]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:603]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:604]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:605]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:606]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:607]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:608]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:609]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:610]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:611]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:612]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:613]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:614]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:615]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:616]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:617]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:618]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:619]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:620]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:621]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:622]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:623]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:624]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:625]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:626]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:627]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:628]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:629]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:630]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:631]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:632]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:633]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:634]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:635]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:636]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:637]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:638]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:639]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:640]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:641]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:642]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:643]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:644]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:645]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:646]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:647]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:648]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:649]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:650]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:651]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:652]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:653]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:654]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:655]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:656]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:657]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:658]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:659]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:660]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:661]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:662]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:663]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:664]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:665]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:666]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:667]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:668]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:669]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:670]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:671]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:672]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:673]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:674]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:675]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:676]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:677]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:678]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:679]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:680]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:681]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:682]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:683]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:684]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:685]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:686]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:687]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:688]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:689]
INFO: [Synth 8-3876] $readmem data file 'file_fire7_expand1_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:690]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire7_expand1' (3#1) [/home/gsaied/Desktop/old_rtl/fire7_expand1/rom_fire7_expand1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire7_expand1' (4#1) [/home/gsaied/Desktop/old_rtl/fire7_expand1/fire7_expand1.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1513.395 ; gain = 162.750 ; free physical = 1033 ; free virtual = 4531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1513.395 ; gain = 162.750 ; free physical = 1040 ; free virtual = 4539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1513.395 ; gain = 162.750 ; free physical = 1040 ; free virtual = 4539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire7_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire7_expand1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2047.652 ; gain = 0.000 ; free physical = 473 ; free virtual = 4069
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2049.652 ; gain = 0.000 ; free physical = 469 ; free virtual = 4066
Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2049.652 ; gain = 2.000 ; free physical = 469 ; free virtual = 4066
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2049.652 ; gain = 699.008 ; free physical = 596 ; free virtual = 4193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2049.652 ; gain = 699.008 ; free physical = 596 ; free virtual = 4193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2049.652 ; gain = 699.008 ; free physical = 599 ; free virtual = 4195
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2049.652 ; gain = 699.008 ; free physical = 581 ; free virtual = 4179
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 192   
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 192   
	               16 Bit    Registers := 384   
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire7_expand1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 192   
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 384   
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[64] is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[69] is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[74] is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[75] is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[76] is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[77] is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[78] is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[79] is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[80] is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[81] is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[82] is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[83] is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[84] is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[85] is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[88] is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[89] is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[93] is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[98] is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[99] is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[101] is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[102] is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[104] is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[105] is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[106] is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[107] is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[108] is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[109] is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[110] is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[111] is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[112] is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[113] is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[114] is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[116] is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[117] is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[119] is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[120] is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[123] is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[128].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[128] is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: register genblk1[128].mac_i/mul_out_reg is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: operator genblk1[128].mac_i/intermed0 is absorbed into DSP genblk1[128].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[129].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[129] is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: register genblk1[129].mac_i/mul_out_reg is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: operator genblk1[129].mac_i/intermed0 is absorbed into DSP genblk1[129].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[130].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[130] is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: register genblk1[130].mac_i/mul_out_reg is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: operator genblk1[130].mac_i/intermed0 is absorbed into DSP genblk1[130].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[131].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[131] is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: register genblk1[131].mac_i/mul_out_reg is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: operator genblk1[131].mac_i/intermed0 is absorbed into DSP genblk1[131].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[132].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[132] is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: register genblk1[132].mac_i/mul_out_reg is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: operator genblk1[132].mac_i/intermed0 is absorbed into DSP genblk1[132].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[133].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[133] is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: register genblk1[133].mac_i/mul_out_reg is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: operator genblk1[133].mac_i/intermed0 is absorbed into DSP genblk1[133].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[134].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[134] is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: register genblk1[134].mac_i/mul_out_reg is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: operator genblk1[134].mac_i/intermed0 is absorbed into DSP genblk1[134].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[135].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[135] is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: register genblk1[135].mac_i/mul_out_reg is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: operator genblk1[135].mac_i/intermed0 is absorbed into DSP genblk1[135].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[136].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[136] is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: register genblk1[136].mac_i/mul_out_reg is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: operator genblk1[136].mac_i/intermed0 is absorbed into DSP genblk1[136].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[137].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[137] is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: register genblk1[137].mac_i/mul_out_reg is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: operator genblk1[137].mac_i/intermed0 is absorbed into DSP genblk1[137].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[138].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[138] is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: register genblk1[138].mac_i/mul_out_reg is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: operator genblk1[138].mac_i/intermed0 is absorbed into DSP genblk1[138].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[139].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[139] is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: register genblk1[139].mac_i/mul_out_reg is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: operator genblk1[139].mac_i/intermed0 is absorbed into DSP genblk1[139].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[140].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[140] is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: register genblk1[140].mac_i/mul_out_reg is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: operator genblk1[140].mac_i/intermed0 is absorbed into DSP genblk1[140].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[141].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[141] is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: register genblk1[141].mac_i/mul_out_reg is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: operator genblk1[141].mac_i/intermed0 is absorbed into DSP genblk1[141].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[142].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[142] is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: register genblk1[142].mac_i/mul_out_reg is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: operator genblk1[142].mac_i/intermed0 is absorbed into DSP genblk1[142].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[143].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[143] is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: register genblk1[143].mac_i/mul_out_reg is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: operator genblk1[143].mac_i/intermed0 is absorbed into DSP genblk1[143].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[144].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[144] is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: register genblk1[144].mac_i/mul_out_reg is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: operator genblk1[144].mac_i/intermed0 is absorbed into DSP genblk1[144].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[145].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[145] is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: register genblk1[145].mac_i/mul_out_reg is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: operator genblk1[145].mac_i/intermed0 is absorbed into DSP genblk1[145].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[146].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[146] is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: register genblk1[146].mac_i/mul_out_reg is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: operator genblk1[146].mac_i/intermed0 is absorbed into DSP genblk1[146].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[147].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[147] is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: register genblk1[147].mac_i/mul_out_reg is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: operator genblk1[147].mac_i/intermed0 is absorbed into DSP genblk1[147].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[148].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[148] is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: register genblk1[148].mac_i/mul_out_reg is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: operator genblk1[148].mac_i/intermed0 is absorbed into DSP genblk1[148].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[149].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[149] is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: register genblk1[149].mac_i/mul_out_reg is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: operator genblk1[149].mac_i/intermed0 is absorbed into DSP genblk1[149].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[150].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[150] is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: register genblk1[150].mac_i/mul_out_reg is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: operator genblk1[150].mac_i/intermed0 is absorbed into DSP genblk1[150].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[151].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[151] is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: register genblk1[151].mac_i/mul_out_reg is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: operator genblk1[151].mac_i/intermed0 is absorbed into DSP genblk1[151].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[152].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[152] is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: register genblk1[152].mac_i/mul_out_reg is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: operator genblk1[152].mac_i/intermed0 is absorbed into DSP genblk1[152].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[153].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[153] is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: register genblk1[153].mac_i/mul_out_reg is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: operator genblk1[153].mac_i/intermed0 is absorbed into DSP genblk1[153].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[154].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[154] is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: register genblk1[154].mac_i/mul_out_reg is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: operator genblk1[154].mac_i/intermed0 is absorbed into DSP genblk1[154].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[155].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[155] is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: register genblk1[155].mac_i/mul_out_reg is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: operator genblk1[155].mac_i/intermed0 is absorbed into DSP genblk1[155].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[156].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[156] is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: register genblk1[156].mac_i/mul_out_reg is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: operator genblk1[156].mac_i/intermed0 is absorbed into DSP genblk1[156].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[157].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[157] is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: register genblk1[157].mac_i/mul_out_reg is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: operator genblk1[157].mac_i/intermed0 is absorbed into DSP genblk1[157].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[158].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[158] is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: register genblk1[158].mac_i/mul_out_reg is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: operator genblk1[158].mac_i/intermed0 is absorbed into DSP genblk1[158].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[159].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[159] is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: register genblk1[159].mac_i/mul_out_reg is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: operator genblk1[159].mac_i/intermed0 is absorbed into DSP genblk1[159].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[160].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[160] is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: register genblk1[160].mac_i/mul_out_reg is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: operator genblk1[160].mac_i/intermed0 is absorbed into DSP genblk1[160].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[161].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[161] is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: register genblk1[161].mac_i/mul_out_reg is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: operator genblk1[161].mac_i/intermed0 is absorbed into DSP genblk1[161].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[162].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[162] is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: register genblk1[162].mac_i/mul_out_reg is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: operator genblk1[162].mac_i/intermed0 is absorbed into DSP genblk1[162].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[163].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[163] is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: register genblk1[163].mac_i/mul_out_reg is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: operator genblk1[163].mac_i/intermed0 is absorbed into DSP genblk1[163].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[164].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[164] is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: register genblk1[164].mac_i/mul_out_reg is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: operator genblk1[164].mac_i/intermed0 is absorbed into DSP genblk1[164].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[165].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[165] is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: register genblk1[165].mac_i/mul_out_reg is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: operator genblk1[165].mac_i/intermed0 is absorbed into DSP genblk1[165].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[166].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[166] is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: register genblk1[166].mac_i/mul_out_reg is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: operator genblk1[166].mac_i/intermed0 is absorbed into DSP genblk1[166].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[167].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[167] is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: register genblk1[167].mac_i/mul_out_reg is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: operator genblk1[167].mac_i/intermed0 is absorbed into DSP genblk1[167].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[168].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[168] is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: register genblk1[168].mac_i/mul_out_reg is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: operator genblk1[168].mac_i/intermed0 is absorbed into DSP genblk1[168].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[169].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[169] is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: register genblk1[169].mac_i/mul_out_reg is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: operator genblk1[169].mac_i/intermed0 is absorbed into DSP genblk1[169].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[170].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[170] is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: register genblk1[170].mac_i/mul_out_reg is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: operator genblk1[170].mac_i/intermed0 is absorbed into DSP genblk1[170].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[171].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[171] is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: register genblk1[171].mac_i/mul_out_reg is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: operator genblk1[171].mac_i/intermed0 is absorbed into DSP genblk1[171].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[172].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[172] is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: register genblk1[172].mac_i/mul_out_reg is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: operator genblk1[172].mac_i/intermed0 is absorbed into DSP genblk1[172].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[173].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[173] is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: register genblk1[173].mac_i/mul_out_reg is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: operator genblk1[173].mac_i/intermed0 is absorbed into DSP genblk1[173].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[174].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[174] is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: register genblk1[174].mac_i/mul_out_reg is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: operator genblk1[174].mac_i/intermed0 is absorbed into DSP genblk1[174].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[175].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[175] is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: register genblk1[175].mac_i/mul_out_reg is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: operator genblk1[175].mac_i/intermed0 is absorbed into DSP genblk1[175].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[176].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[176] is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: register genblk1[176].mac_i/mul_out_reg is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: operator genblk1[176].mac_i/intermed0 is absorbed into DSP genblk1[176].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[177].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[177] is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: register genblk1[177].mac_i/mul_out_reg is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: operator genblk1[177].mac_i/intermed0 is absorbed into DSP genblk1[177].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[178].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[178] is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: register genblk1[178].mac_i/mul_out_reg is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: operator genblk1[178].mac_i/intermed0 is absorbed into DSP genblk1[178].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[179].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[179] is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: register genblk1[179].mac_i/mul_out_reg is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: operator genblk1[179].mac_i/intermed0 is absorbed into DSP genblk1[179].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[180].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[180] is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: register genblk1[180].mac_i/mul_out_reg is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: operator genblk1[180].mac_i/intermed0 is absorbed into DSP genblk1[180].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[181].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[181] is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: register genblk1[181].mac_i/mul_out_reg is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: operator genblk1[181].mac_i/intermed0 is absorbed into DSP genblk1[181].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[182].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[182] is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: register genblk1[182].mac_i/mul_out_reg is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: operator genblk1[182].mac_i/intermed0 is absorbed into DSP genblk1[182].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[183].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[183] is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: register genblk1[183].mac_i/mul_out_reg is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: operator genblk1[183].mac_i/intermed0 is absorbed into DSP genblk1[183].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[184].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[184] is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: register genblk1[184].mac_i/mul_out_reg is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: operator genblk1[184].mac_i/intermed0 is absorbed into DSP genblk1[184].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[185].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[185] is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: register genblk1[185].mac_i/mul_out_reg is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: operator genblk1[185].mac_i/intermed0 is absorbed into DSP genblk1[185].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[186].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[186] is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: register genblk1[186].mac_i/mul_out_reg is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: operator genblk1[186].mac_i/intermed0 is absorbed into DSP genblk1[186].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[187].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[187] is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: register genblk1[187].mac_i/mul_out_reg is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: operator genblk1[187].mac_i/intermed0 is absorbed into DSP genblk1[187].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[188].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[188] is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: register genblk1[188].mac_i/mul_out_reg is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: operator genblk1[188].mac_i/intermed0 is absorbed into DSP genblk1[188].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[189].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[189] is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: register genblk1[189].mac_i/mul_out_reg is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: operator genblk1[189].mac_i/intermed0 is absorbed into DSP genblk1[189].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[190].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[190] is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: register genblk1[190].mac_i/mul_out_reg is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: operator genblk1[190].mac_i/intermed0 is absorbed into DSP genblk1[190].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[191].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[191] is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: register genblk1[191].mac_i/mul_out_reg is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
DSP Report: operator genblk1[191].mac_i/intermed0 is absorbed into DSP genblk1[191].mac_i/mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2049.652 ; gain = 699.008 ; free physical = 511 ; free virtual = 4112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|rom_fire7_expand1 | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
|fire7_expand1     | p_0_out    | 64x16         | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire7_expand1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 2049.652 ; gain = 699.008 ; free physical = 366 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2202.020 ; gain = 851.375 ; free physical = 324 ; free virtual = 3940
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2202.020 ; gain = 851.375 ; free physical = 332 ; free virtual = 3948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 2202.020 ; gain = 851.375 ; free physical = 331 ; free virtual = 3947
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 2202.020 ; gain = 851.375 ; free physical = 331 ; free virtual = 3947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 2202.020 ; gain = 851.375 ; free physical = 331 ; free virtual = 3947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 2202.020 ; gain = 851.375 ; free physical = 331 ; free virtual = 3947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 2202.020 ; gain = 851.375 ; free physical = 331 ; free virtual = 3947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 2202.020 ; gain = 851.375 ; free physical = 331 ; free virtual = 3947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1515|
|2     |DSP48E1 |   192|
|3     |LUT1    |  1663|
|4     |LUT2    |   221|
|5     |LUT3    |    26|
|6     |LUT4    |    26|
|7     |LUT5    |    25|
|8     |LUT6    |  2545|
|9     |FDRE    |  3220|
|10    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+--------+------+
|      |Instance               |Module  |Cells |
+------+-----------------------+--------+------+
|1     |top                    |        |  9434|
|2     |  \genblk1[0].mac_i    |mac     |    24|
|3     |  \genblk1[100].mac_i  |mac_0   |    51|
|4     |  \genblk1[101].mac_i  |mac_1   |    25|
|5     |  \genblk1[102].mac_i  |mac_2   |    26|
|6     |  \genblk1[103].mac_i  |mac_3   |    26|
|7     |  \genblk1[104].mac_i  |mac_4   |    27|
|8     |  \genblk1[105].mac_i  |mac_5   |    28|
|9     |  \genblk1[106].mac_i  |mac_6   |    52|
|10    |  \genblk1[107].mac_i  |mac_7   |    26|
|11    |  \genblk1[108].mac_i  |mac_8   |    24|
|12    |  \genblk1[109].mac_i  |mac_9   |    26|
|13    |  \genblk1[10].mac_i   |mac_10  |    27|
|14    |  \genblk1[110].mac_i  |mac_11  |    15|
|15    |  \genblk1[111].mac_i  |mac_12  |    52|
|16    |  \genblk1[112].mac_i  |mac_13  |    50|
|17    |  \genblk1[113].mac_i  |mac_14  |    25|
|18    |  \genblk1[114].mac_i  |mac_15  |    51|
|19    |  \genblk1[115].mac_i  |mac_16  |    25|
|20    |  \genblk1[116].mac_i  |mac_17  |    25|
|21    |  \genblk1[117].mac_i  |mac_18  |    25|
|22    |  \genblk1[118].mac_i  |mac_19  |    51|
|23    |  \genblk1[119].mac_i  |mac_20  |    27|
|24    |  \genblk1[11].mac_i   |mac_21  |    48|
|25    |  \genblk1[120].mac_i  |mac_22  |    48|
|26    |  \genblk1[121].mac_i  |mac_23  |    26|
|27    |  \genblk1[122].mac_i  |mac_24  |    25|
|28    |  \genblk1[123].mac_i  |mac_25  |    27|
|29    |  \genblk1[124].mac_i  |mac_26  |    25|
|30    |  \genblk1[125].mac_i  |mac_27  |    27|
|31    |  \genblk1[126].mac_i  |mac_28  |    26|
|32    |  \genblk1[127].mac_i  |mac_29  |    27|
|33    |  \genblk1[128].mac_i  |mac_30  |    23|
|34    |  \genblk1[129].mac_i  |mac_31  |    25|
|35    |  \genblk1[12].mac_i   |mac_32  |    26|
|36    |  \genblk1[130].mac_i  |mac_33  |    29|
|37    |  \genblk1[131].mac_i  |mac_34  |    27|
|38    |  \genblk1[132].mac_i  |mac_35  |    25|
|39    |  \genblk1[133].mac_i  |mac_36  |    51|
|40    |  \genblk1[134].mac_i  |mac_37  |    25|
|41    |  \genblk1[135].mac_i  |mac_38  |    24|
|42    |  \genblk1[136].mac_i  |mac_39  |    26|
|43    |  \genblk1[137].mac_i  |mac_40  |    27|
|44    |  \genblk1[138].mac_i  |mac_41  |    52|
|45    |  \genblk1[139].mac_i  |mac_42  |    23|
|46    |  \genblk1[13].mac_i   |mac_43  |    24|
|47    |  \genblk1[140].mac_i  |mac_44  |    48|
|48    |  \genblk1[141].mac_i  |mac_45  |    26|
|49    |  \genblk1[142].mac_i  |mac_46  |    24|
|50    |  \genblk1[143].mac_i  |mac_47  |    28|
|51    |  \genblk1[144].mac_i  |mac_48  |    24|
|52    |  \genblk1[145].mac_i  |mac_49  |    23|
|53    |  \genblk1[146].mac_i  |mac_50  |    23|
|54    |  \genblk1[147].mac_i  |mac_51  |    25|
|55    |  \genblk1[148].mac_i  |mac_52  |    26|
|56    |  \genblk1[149].mac_i  |mac_53  |    26|
|57    |  \genblk1[14].mac_i   |mac_54  |    24|
|58    |  \genblk1[150].mac_i  |mac_55  |    26|
|59    |  \genblk1[151].mac_i  |mac_56  |    27|
|60    |  \genblk1[152].mac_i  |mac_57  |    27|
|61    |  \genblk1[153].mac_i  |mac_58  |    24|
|62    |  \genblk1[154].mac_i  |mac_59  |    49|
|63    |  \genblk1[155].mac_i  |mac_60  |    26|
|64    |  \genblk1[156].mac_i  |mac_61  |    25|
|65    |  \genblk1[157].mac_i  |mac_62  |    49|
|66    |  \genblk1[158].mac_i  |mac_63  |    51|
|67    |  \genblk1[159].mac_i  |mac_64  |    25|
|68    |  \genblk1[15].mac_i   |mac_65  |    24|
|69    |  \genblk1[160].mac_i  |mac_66  |    25|
|70    |  \genblk1[161].mac_i  |mac_67  |    25|
|71    |  \genblk1[162].mac_i  |mac_68  |    28|
|72    |  \genblk1[163].mac_i  |mac_69  |    26|
|73    |  \genblk1[164].mac_i  |mac_70  |    25|
|74    |  \genblk1[165].mac_i  |mac_71  |    28|
|75    |  \genblk1[166].mac_i  |mac_72  |    27|
|76    |  \genblk1[167].mac_i  |mac_73  |    25|
|77    |  \genblk1[168].mac_i  |mac_74  |    25|
|78    |  \genblk1[169].mac_i  |mac_75  |    25|
|79    |  \genblk1[16].mac_i   |mac_76  |    26|
|80    |  \genblk1[170].mac_i  |mac_77  |    50|
|81    |  \genblk1[171].mac_i  |mac_78  |    25|
|82    |  \genblk1[172].mac_i  |mac_79  |    50|
|83    |  \genblk1[173].mac_i  |mac_80  |    26|
|84    |  \genblk1[174].mac_i  |mac_81  |    26|
|85    |  \genblk1[175].mac_i  |mac_82  |    26|
|86    |  \genblk1[176].mac_i  |mac_83  |    50|
|87    |  \genblk1[177].mac_i  |mac_84  |    27|
|88    |  \genblk1[178].mac_i  |mac_85  |    24|
|89    |  \genblk1[179].mac_i  |mac_86  |    25|
|90    |  \genblk1[17].mac_i   |mac_87  |    51|
|91    |  \genblk1[180].mac_i  |mac_88  |    50|
|92    |  \genblk1[181].mac_i  |mac_89  |    26|
|93    |  \genblk1[182].mac_i  |mac_90  |    23|
|94    |  \genblk1[183].mac_i  |mac_91  |    29|
|95    |  \genblk1[184].mac_i  |mac_92  |    26|
|96    |  \genblk1[185].mac_i  |mac_93  |    24|
|97    |  \genblk1[186].mac_i  |mac_94  |    26|
|98    |  \genblk1[187].mac_i  |mac_95  |    27|
|99    |  \genblk1[188].mac_i  |mac_96  |    26|
|100   |  \genblk1[189].mac_i  |mac_97  |    24|
|101   |  \genblk1[18].mac_i   |mac_98  |    51|
|102   |  \genblk1[190].mac_i  |mac_99  |    27|
|103   |  \genblk1[191].mac_i  |mac_100 |    24|
|104   |  \genblk1[19].mac_i   |mac_101 |    27|
|105   |  \genblk1[1].mac_i    |mac_102 |    49|
|106   |  \genblk1[20].mac_i   |mac_103 |    24|
|107   |  \genblk1[21].mac_i   |mac_104 |    26|
|108   |  \genblk1[22].mac_i   |mac_105 |    25|
|109   |  \genblk1[23].mac_i   |mac_106 |    27|
|110   |  \genblk1[24].mac_i   |mac_107 |    51|
|111   |  \genblk1[25].mac_i   |mac_108 |    51|
|112   |  \genblk1[26].mac_i   |mac_109 |    27|
|113   |  \genblk1[27].mac_i   |mac_110 |    49|
|114   |  \genblk1[28].mac_i   |mac_111 |    27|
|115   |  \genblk1[29].mac_i   |mac_112 |    26|
|116   |  \genblk1[2].mac_i    |mac_113 |    24|
|117   |  \genblk1[30].mac_i   |mac_114 |    48|
|118   |  \genblk1[31].mac_i   |mac_115 |    27|
|119   |  \genblk1[32].mac_i   |mac_116 |    25|
|120   |  \genblk1[33].mac_i   |mac_117 |    25|
|121   |  \genblk1[34].mac_i   |mac_118 |    28|
|122   |  \genblk1[35].mac_i   |mac_119 |    26|
|123   |  \genblk1[36].mac_i   |mac_120 |    48|
|124   |  \genblk1[37].mac_i   |mac_121 |    26|
|125   |  \genblk1[38].mac_i   |mac_122 |    27|
|126   |  \genblk1[39].mac_i   |mac_123 |    25|
|127   |  \genblk1[3].mac_i    |mac_124 |    50|
|128   |  \genblk1[40].mac_i   |mac_125 |    26|
|129   |  \genblk1[41].mac_i   |mac_126 |    26|
|130   |  \genblk1[42].mac_i   |mac_127 |    53|
|131   |  \genblk1[43].mac_i   |mac_128 |    24|
|132   |  \genblk1[44].mac_i   |mac_129 |    27|
|133   |  \genblk1[45].mac_i   |mac_130 |    24|
|134   |  \genblk1[46].mac_i   |mac_131 |    23|
|135   |  \genblk1[47].mac_i   |mac_132 |    25|
|136   |  \genblk1[48].mac_i   |mac_133 |    26|
|137   |  \genblk1[49].mac_i   |mac_134 |    28|
|138   |  \genblk1[4].mac_i    |mac_135 |    51|
|139   |  \genblk1[50].mac_i   |mac_136 |    29|
|140   |  \genblk1[51].mac_i   |mac_137 |    27|
|141   |  \genblk1[52].mac_i   |mac_138 |    49|
|142   |  \genblk1[53].mac_i   |mac_139 |    49|
|143   |  \genblk1[54].mac_i   |mac_140 |    24|
|144   |  \genblk1[55].mac_i   |mac_141 |    51|
|145   |  \genblk1[56].mac_i   |mac_142 |    25|
|146   |  \genblk1[57].mac_i   |mac_143 |    25|
|147   |  \genblk1[58].mac_i   |mac_144 |    26|
|148   |  \genblk1[59].mac_i   |mac_145 |    25|
|149   |  \genblk1[5].mac_i    |mac_146 |    48|
|150   |  \genblk1[60].mac_i   |mac_147 |    26|
|151   |  \genblk1[61].mac_i   |mac_148 |    25|
|152   |  \genblk1[62].mac_i   |mac_149 |    27|
|153   |  \genblk1[63].mac_i   |mac_150 |    27|
|154   |  \genblk1[64].mac_i   |mac_151 |    25|
|155   |  \genblk1[65].mac_i   |mac_152 |    52|
|156   |  \genblk1[66].mac_i   |mac_153 |    25|
|157   |  \genblk1[67].mac_i   |mac_154 |    52|
|158   |  \genblk1[68].mac_i   |mac_155 |    24|
|159   |  \genblk1[69].mac_i   |mac_156 |    25|
|160   |  \genblk1[6].mac_i    |mac_157 |    27|
|161   |  \genblk1[70].mac_i   |mac_158 |    24|
|162   |  \genblk1[71].mac_i   |mac_159 |    26|
|163   |  \genblk1[72].mac_i   |mac_160 |    49|
|164   |  \genblk1[73].mac_i   |mac_161 |    51|
|165   |  \genblk1[74].mac_i   |mac_162 |    26|
|166   |  \genblk1[75].mac_i   |mac_163 |    48|
|167   |  \genblk1[76].mac_i   |mac_164 |    26|
|168   |  \genblk1[77].mac_i   |mac_165 |    25|
|169   |  \genblk1[78].mac_i   |mac_166 |    24|
|170   |  \genblk1[79].mac_i   |mac_167 |    25|
|171   |  \genblk1[7].mac_i    |mac_168 |    24|
|172   |  \genblk1[80].mac_i   |mac_169 |    25|
|173   |  \genblk1[81].mac_i   |mac_170 |    26|
|174   |  \genblk1[82].mac_i   |mac_171 |    25|
|175   |  \genblk1[83].mac_i   |mac_172 |    27|
|176   |  \genblk1[84].mac_i   |mac_173 |    26|
|177   |  \genblk1[85].mac_i   |mac_174 |    24|
|178   |  \genblk1[86].mac_i   |mac_175 |    26|
|179   |  \genblk1[87].mac_i   |mac_176 |    28|
|180   |  \genblk1[88].mac_i   |mac_177 |    50|
|181   |  \genblk1[89].mac_i   |mac_178 |    15|
|182   |  \genblk1[8].mac_i    |mac_179 |    25|
|183   |  \genblk1[90].mac_i   |mac_180 |    24|
|184   |  \genblk1[91].mac_i   |mac_181 |    23|
|185   |  \genblk1[92].mac_i   |mac_182 |    49|
|186   |  \genblk1[93].mac_i   |mac_183 |    25|
|187   |  \genblk1[94].mac_i   |mac_184 |    27|
|188   |  \genblk1[95].mac_i   |mac_185 |    25|
|189   |  \genblk1[96].mac_i   |mac_186 |    26|
|190   |  \genblk1[97].mac_i   |mac_187 |    25|
|191   |  \genblk1[98].mac_i   |mac_188 |    26|
|192   |  \genblk1[99].mac_i   |mac_189 |    26|
|193   |  \genblk1[9].mac_i    |mac_190 |    23|
+------+-----------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 2202.020 ; gain = 851.375 ; free physical = 331 ; free virtual = 3947
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2202.020 ; gain = 315.117 ; free physical = 391 ; free virtual = 4008
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 2202.027 ; gain = 851.375 ; free physical = 391 ; free virtual = 4008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1707 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire7_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire7_expand1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.027 ; gain = 0.000 ; free physical = 312 ; free virtual = 3928
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 2202.027 ; gain = 871.828 ; free physical = 398 ; free virtual = 4015
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2647.031 ; gain = 445.004 ; free physical = 157 ; free virtual = 3504
# write_checkpoint -force temp_syn.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2647.031 ; gain = 0.000 ; free physical = 157 ; free virtual = 3504
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.234 ; gain = 0.000 ; free physical = 143 ; free virtual = 3501
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire7_expand1/temp_syn.dcp' has been generated.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# }
# opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2694.195 ; gain = 1.996 ; free physical = 146 ; free virtual = 3499

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13357ee62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.195 ; gain = 0.000 ; free physical = 142 ; free virtual = 3499

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13357ee62

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2741.195 ; gain = 0.000 ; free physical = 151 ; free virtual = 3472
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 178d2a2f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2741.195 ; gain = 0.000 ; free physical = 151 ; free virtual = 3472
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: b00b1326

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.195 ; gain = 0.000 ; free physical = 149 ; free virtual = 3470
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b00b1326

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.195 ; gain = 0.000 ; free physical = 149 ; free virtual = 3470
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ae8225d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.195 ; gain = 0.000 ; free physical = 148 ; free virtual = 3470
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: ae8225d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2741.195 ; gain = 0.000 ; free physical = 148 ; free virtual = 3469
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: ae8225d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.195 ; gain = 0.000 ; free physical = 135 ; free virtual = 3461
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire7_expand1'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: e3e99714

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2749.023 ; gain = 7.828 ; free physical = 475 ; free virtual = 3437
INFO: [Opt 31-389] Phase Resynthesis created 693 cells and removed 1128 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: e3e99714

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2749.023 ; gain = 7.828 ; free physical = 475 ; free virtual = 3437
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  Resynthesis                  |             693  |            1128  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2749.023 ; gain = 0.000 ; free physical = 475 ; free virtual = 3437
Ending Logic Optimization Task | Checksum: 36c1963a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2749.023 ; gain = 7.828 ; free physical = 475 ; free virtual = 3437

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 36c1963a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2749.023 ; gain = 0.000 ; free physical = 474 ; free virtual = 3437

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 36c1963a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.023 ; gain = 0.000 ; free physical = 474 ; free virtual = 3437

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.023 ; gain = 0.000 ; free physical = 474 ; free virtual = 3437
Ending Netlist Obfuscation Task | Checksum: 36c1963a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.023 ; gain = 0.000 ; free physical = 473 ; free virtual = 3435
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2749.023 ; gain = 56.828 ; free physical = 473 ; free virtual = 3435
# report_utilization -file post_utiliziation.rpt
# report_utilization -hierarchical -file post_hierarchical_utilization.rpt
# report_timing -file post_opt_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi post_utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi post_utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
opt_design -merge_equivalent_drivers 
Command: opt_design -merge_equivalent_drivers
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2751.195 ; gain = 2.172 ; free physical = 1026 ; free virtual = 4273

Starting Logic Optimization Task

Phase 1 Merging equivalent drivers
Phase 1 Merging equivalent drivers | Checksum: 36c1963a

Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 2763.195 ; gain = 0.000 ; free physical = 1132 ; free virtual = 4383
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Merging equivalent drivers, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 36c1963a

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2763.195 ; gain = 0.000 ; free physical = 1129 ; free virtual = 4383
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Merging equivalent drivers  |               0  |               0  |                                              1  |
|  Post Processing Netlist     |               0  |               0  |                                              0  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 36c1963a

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2763.195 ; gain = 0.000 ; free physical = 1129 ; free virtual = 4384

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2763.195 ; gain = 0.000 ; free physical = 1127 ; free virtual = 4383
Ending Netlist Obfuscation Task | Checksum: 36c1963a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2763.195 ; gain = 0.000 ; free physical = 1127 ; free virtual = 4383
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 2763.195 ; gain = 14.172 ; free physical = 1127 ; free virtual = 4383
0
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
open_checkpoint temp_syn.dcp 
Command: open_checkpoint temp_syn.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.195 ; gain = 0.000 ; free physical = 1128 ; free virtual = 4396
INFO: [Netlist 29-17] Analyzing 1707 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.195 ; gain = 0.000 ; free physical = 881 ; free virtual = 4207
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2863.195 ; gain = 100.000 ; free physical = 880 ; free virtual = 4207
checkpoint_temp_syn
opt_design -resynth_area 
Command: opt_design -resynth_area
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2905.211 ; gain = 42.012 ; free physical = 863 ; free virtual = 4200

Starting Logic Optimization Task

Phase 1 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire7_expand1'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Resynthesis | Checksum: 16da6a1b6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2929.039 ; gain = 7.828 ; free physical = 753 ; free virtual = 4280
INFO: [Opt 31-389] Phase Resynthesis created 329 cells and removed 410 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 16da6a1b6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2929.039 ; gain = 7.828 ; free physical = 753 ; free virtual = 4280
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Resynthesis              |             329  |             410  |                                              2  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10be988f9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2929.039 ; gain = 7.828 ; free physical = 759 ; free virtual = 4289

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.039 ; gain = 0.000 ; free physical = 755 ; free virtual = 4286
Ending Netlist Obfuscation Task | Checksum: 10be988f9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.039 ; gain = 0.000 ; free physical = 753 ; free virtual = 4284
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 2929.039 ; gain = 65.844 ; free physical = 753 ; free virtual = 4284
0
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar  7 15:01:25 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire7_expand1
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 4425 |     0 |    433200 |  1.02 |
|   LUT as Logic          | 4425 |     0 |    433200 |  1.02 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 3221 |     0 |    866400 |  0.37 |
|   Register as Flip Flop | 3221 |     0 |    866400 |  0.37 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 3220  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  192 |     0 |      3600 |  5.33 |
|   DSP48E1 only |  192 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3220 |        Flop & Latch |
| LUT6     | 2524 |                 LUT |
| LUT1     | 1663 |                 LUT |
| CARRY4   | 1515 |          CarryLogic |
| LUT2     |  204 |                 LUT |
| DSP48E1  |  192 |    Block Arithmetic |
| LUT5     |   15 |                 LUT |
| LUT3     |   11 |                 LUT |
| LUT4     |    8 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
opt_design -resynth_seq_area 
Command: opt_design -resynth_seq_area
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2929.039 ; gain = 0.000 ; free physical = 679 ; free virtual = 4235

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 1 modules.
INFO: [Opt 31-75] Optimized module 'fire7_expand1'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Resynthesis | Checksum: 122187b15

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 2929.039 ; gain = 0.000 ; free physical = 684 ; free virtual = 4193
INFO: [Opt 31-389] Phase Resynthesis created 693 cells and removed 1047 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 122187b15

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 2929.039 ; gain = 0.000 ; free physical = 688 ; free virtual = 4197
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Resynthesis              |             693  |            1047  |                                              2  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: acadd690

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 2929.039 ; gain = 0.000 ; free physical = 689 ; free virtual = 4191

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.039 ; gain = 0.000 ; free physical = 681 ; free virtual = 4191
Ending Netlist Obfuscation Task | Checksum: acadd690

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.039 ; gain = 0.000 ; free physical = 681 ; free virtual = 4191
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2929.039 ; gain = 0.000 ; free physical = 681 ; free virtual = 4191
0
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar  7 15:02:46 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire7_expand1
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 4382 |     0 |    433200 |  1.01 |
|   LUT as Logic          | 4382 |     0 |    433200 |  1.01 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 2910 |     0 |    866400 |  0.34 |
|   Register as Flip Flop | 2910 |     0 |    866400 |  0.34 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 2909  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  192 |     0 |      3600 |  5.33 |
|   DSP48E1 only |  192 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2909 |        Flop & Latch |
| LUT6     | 2526 |                 LUT |
| LUT1     | 1643 |                 LUT |
| CARRY4   | 1515 |          CarryLogic |
| LUT2     |  199 |                 LUT |
| DSP48E1  |  192 |    Block Arithmetic |
| LUT5     |    5 |                 LUT |
| LUT3     |    5 |                 LUT |
| LUT4     |    4 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


set_property HLUTNM gp1 [get_cells *]
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT3_12 and fire7_expand1_LUT3_13. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT3_14 and fire7_expand1_LUT3_15. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT4_10 and fire7_expand1_LUT4_11. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT4_8 and fire7_expand1_LUT4_9. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT5_15 and fire7_expand1_LUT5_16. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 10 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT5_17 and fire7_expand1_LUT5_18. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT5_19 and fire7_expand1_LUT6_4. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 11 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT6_5 and fire7_expand1_LUT6_6. Illegal to place instance fire7_expand1_LUT6_5 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT6_7 and fire7_expand1_LUT6_8. Illegal to place instance fire7_expand1_LUT6_7 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT5_17 and fire7_expand1_LUT5_18. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT3_12 and fire7_expand1_LUT3_13. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT3_12 and fire7_expand1_LUT3_13. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT4_9 and fire7_expand1_LUT4_8. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT5_18 and fire7_expand1_LUT5_17. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT5_18 and fire7_expand1_LUT5_17. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT6_7 and fire7_expand1_LUT6_8. Illegal to place instance fire7_expand1_LUT6_7 on site SLICE_X2Y0. The location site type (SLICEM) and bel type (LUT_OR_MEM5) do not match the cell type (LUT6)..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT3_13 and fire7_expand1_LUT3_12. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT4_10 and fire7_expand1_LUT4_11. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT4_10 and fire7_expand1_LUT4_11. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT3_14 and fire7_expand1_LUT3_15. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT3_15 and fire7_expand1_LUT3_14. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT3_15 and fire7_expand1_LUT3_14. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 6 input pins and A6 cannot be used because of A5LUT usage..
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT4_11 and fire7_expand1_LUT4_10. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 8 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT5_19 and fire7_expand1_LUT6_4. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 11 input pins.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT5_19 and fire7_expand1_LUT6_4. 
	to bel A5LUT. Element SLICE_X2Y0.A6LUT is not routable as there are 11 input pins.
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar  7 15:04:29 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire7_expand1
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 4283 |     0 |    433200 |  0.99 |
|   LUT as Logic          | 4283 |     0 |    433200 |  0.99 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 2910 |     0 |    866400 |  0.34 |
|   Register as Flip Flop | 2910 |     0 |    866400 |  0.34 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 2909  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  192 |     0 |      3600 |  5.33 |
|   DSP48E1 only |  192 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2909 |        Flop & Latch |
| LUT6     | 2526 |                 LUT |
| LUT1     | 1643 |                 LUT |
| CARRY4   | 1515 |          CarryLogic |
| LUT2     |  199 |                 LUT |
| DSP48E1  |  192 |    Block Arithmetic |
| LUT5     |    5 |                 LUT |
| LUT3     |    5 |                 LUT |
| LUT4     |    4 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


get_cells
GND GND_1 VCC clr_counter_reg[0] clr_counter_reg[1] clr_counter_reg[2] clr_counter_reg[3] clr_counter_reg[4] clr_counter_reg[5] clr_counter_reg[6] clr_pulse_reg fire7_expand1_LUT1_335 fire7_expand1_LUT1_527 fire7_expand1_LUT2_201 fire7_expand1_LUT2_202 fire7_expand1_LUT2_203 fire7_expand1_LUT2_204 fire7_expand1_LUT2_205 fire7_expand1_LUT2_206 fire7_expand1_LUT2_207 fire7_expand1_LUT2_208 fire7_expand1_LUT2_209 fire7_expand1_LUT2_210 fire7_expand1_LUT2_211 fire7_expand1_LUT2_212 fire7_expand1_LUT2_213 fire7_expand1_LUT2_214 fire7_expand1_LUT2_215 fire7_expand1_LUT2_216 fire7_expand1_LUT2_217 fire7_expand1_LUT2_218 fire7_expand1_LUT2_219 fire7_expand1_LUT2_220 fire7_expand1_LUT2_221 fire7_expand1_LUT2_222 fire7_expand1_LUT2_223 fire7_expand1_LUT2_224 fire7_expand1_LUT2_225 fire7_expand1_LUT2_226 fire7_expand1_LUT2_227 fire7_expand1_LUT2_228 fire7_expand1_LUT2_229 fire7_expand1_LUT2_230 fire7_expand1_LUT2_231 fire7_expand1_LUT2_232 fire7_expand1_LUT2_233 fire7_expand1_LUT2_234 fire7_expand1_LUT2_235 fire7_expand1_LUT2_236 fire7_expand1_LUT2_237 fire7_expand1_LUT2_238 fire7_expand1_LUT2_239 fire7_expand1_LUT2_240 fire7_expand1_LUT2_241 fire7_expand1_LUT2_242 fire7_expand1_LUT2_243 fire7_expand1_LUT2_244 fire7_expand1_LUT2_245 fire7_expand1_LUT2_246 fire7_expand1_LUT2_247 fire7_expand1_LUT2_248 fire7_expand1_LUT2_249 fire7_expand1_LUT2_250 fire7_expand1_LUT2_251 fire7_expand1_LUT2_252 fire7_expand1_LUT2_253 fire7_expand1_LUT2_254 fire7_expand1_LUT2_255 fire7_expand1_LUT2_256 fire7_expand1_LUT2_257 fire7_expand1_LUT2_258 fire7_expand1_LUT2_259 fire7_expand1_LUT2_260 fire7_expand1_LUT2_261 fire7_expand1_LUT2_262 fire7_expand1_LUT2_263 fire7_expand1_LUT2_264 fire7_expand1_LUT2_265 fire7_expand1_LUT2_266 fire7_expand1_LUT2_267 fire7_expand1_LUT2_268 fire7_expand1_LUT2_269 fire7_expand1_LUT2_270 fire7_expand1_LUT2_271 fire7_expand1_LUT2_272 fire7_expand1_LUT2_273 fire7_expand1_LUT2_274 fire7_expand1_LUT2_275 fire7_expand1_LUT2_276 fire7_expand1_LUT2_277 fire7_expand1_LUT2_278 fire7_expand1_LUT2_279 fire7_expand1_LUT2_280 fire7_expand1_LUT2_281 fire7_expand1_LUT2_282 fire7_expand1_LUT2_283 fire7_expand1_LUT2_284 fire7_expand1_LUT2_285 fire7_expand1_LUT2_286 fire7_expand1_LUT2_287 fire7_expand1_LUT2_288 fire7_expand1_LUT2_289 fire7_expand1_LUT2_290 fire7_expand1_LUT2_291 fire7_expand1_LUT2_292 fire7_expand1_LUT2_293 fire7_expand1_LUT2_294 fire7_expand1_LUT2_295 fire7_expand1_LUT2_296 fire7_expand1_LUT2_297 fire7_expand1_LUT2_298 fire7_expand1_LUT2_299 fire7_expand1_LUT2_300 fire7_expand1_LUT2_301 fire7_expand1_LUT2_302 fire7_expand1_LUT2_303 fire7_expand1_LUT2_304 fire7_expand1_LUT2_305 fire7_expand1_LUT2_306 fire7_expand1_LUT2_307 fire7_expand1_LUT2_308 fire7_expand1_LUT2_309 fire7_expand1_LUT2_310 fire7_expand1_LUT2_311 fire7_expand1_LUT2_312 fire7_expand1_LUT2_313 fire7_expand1_LUT2_314 fire7_expand1_LUT2_315 fire7_expand1_LUT2_316 fire7_expand1_LUT2_317 fire7_expand1_LUT2_318 fire7_expand1_LUT2_319 fire7_expand1_LUT2_320 fire7_expand1_LUT2_321 fire7_expand1_LUT2_322 fire7_expand1_LUT2_323 fire7_expand1_LUT2_324 fire7_expand1_LUT2_325 fire7_expand1_LUT2_326 fire7_expand1_LUT2_327 fire7_expand1_LUT2_328 fire7_expand1_LUT2_329 fire7_expand1_LUT2_330 fire7_expand1_LUT2_331 fire7_expand1_LUT2_332 fire7_expand1_LUT2_333 fire7_expand1_LUT2_334 fire7_expand1_LUT2_335 fire7_expand1_LUT2_336 fire7_expand1_LUT2_337 fire7_expand1_LUT2_338 fire7_expand1_LUT2_339 fire7_expand1_LUT2_340 fire7_expand1_LUT2_341 fire7_expand1_LUT2_342 fire7_expand1_LUT2_343 fire7_expand1_LUT2_344 fire7_expand1_LUT2_345 fire7_expand1_LUT2_346 fire7_expand1_LUT2_347 fire7_expand1_LUT2_348 fire7_expand1_LUT2_349 fire7_expand1_LUT2_350 fire7_expand1_LUT2_351 fire7_expand1_LUT2_352 fire7_expand1_LUT2_353 fire7_expand1_LUT2_354 fire7_expand1_LUT2_355 fire7_expand1_LUT2_356 fire7_expand1_LUT2_357 fire7_expand1_LUT2_358 fire7_expand1_LUT2_359 fire7_expand1_LUT2_360 fire7_expand1_LUT2_361 fire7_expand1_LUT2_362 fire7_expand1_LUT2_363 fire7_expand1_LUT2_364 fire7_expand1_LUT2_365 fire7_expand1_LUT2_366 fire7_expand1_LUT2_367 fire7_expand1_LUT2_368 fire7_expand1_LUT2_369 fire7_expand1_LUT2_370 fire7_expand1_LUT2_371 fire7_expand1_LUT2_372 fire7_expand1_LUT2_373 fire7_expand1_LUT2_374 fire7_expand1_LUT2_375 fire7_expand1_LUT2_376 fire7_expand1_LUT2_377 fire7_expand1_LUT2_378 fire7_expand1_LUT2_379 fire7_expand1_LUT2_380 fire7_expand1_LUT2_381 fire7_expand1_LUT2_382 fire7_expand1_LUT2_383 fire7_expand1_LUT2_384 fire7_expand1_LUT2_385 fire7_expand1_LUT2_386 fire7_expand1_LUT2_387 fire7_expand1_LUT2_388 fire7_expand1_LUT2_389 fire7_expand1_LUT2_390 fire7_expand1_LUT2_391 fire7_expand1_LUT2_392 fire7_expand1_LUT2_393 fire7_expand1_LUT2_394 fire7_expand1_LUT2_395 fire7_expand1_LUT2_396 fire7_expand1_LUT3_11 fire7_expand1_LUT3_12 fire7_expand1_LUT3_13 fire7_expand1_LUT3_14 fire7_expand1_LUT3_15 fire7_expand1_LUT4_10 fire7_expand1_LUT4_11 fire7_expand1_LUT4_8 fire7_expand1_LUT4_9 fire7_expand1_LUT5_15 fire7_expand1_LUT5_16 fire7_expand1_LUT5_17 fire7_expand1_LUT5_18 fire7_expand1_LUT5_19 fire7_expand1_LUT6_4 fire7_expand1_LUT6_5 fire7_expand1_LUT6_6 fire7_expand1_LUT6_7 fire7_expand1_LUT6_8 fire7_expand1_LUT6_9 fire7_expand1_end_reg fire7_expand1_finish_INST_0 fire7_expand1_sample_reg fire7_expand1_timer_reg[0] fire7_expand1_timer_reg[1] fire7_expand1_timer_reg[2] fire7_expand1_timer_reg[3] fire7_expand1_timer_reg[4] fire7_expand1_timer_reg[5] fire7_expand1_timer_reg[6] fire7_expand1_timer_reg[7] fire7_expand1_timer_reg[8] genblk1[0].mac_i genblk1[100].mac_i genblk1[101].mac_i genblk1[102].mac_i genblk1[103].mac_i genblk1[104].mac_i genblk1[105].mac_i genblk1[106].mac_i genblk1[107].mac_i genblk1[108].mac_i genblk1[109].mac_i genblk1[10].mac_i genblk1[110].mac_i genblk1[111].mac_i genblk1[112].mac_i genblk1[113].mac_i genblk1[114].mac_i genblk1[115].mac_i genblk1[116].mac_i genblk1[117].mac_i genblk1[118].mac_i genblk1[119].mac_i genblk1[11].mac_i genblk1[120].mac_i genblk1[121].mac_i genblk1[122].mac_i genblk1[123].mac_i genblk1[124].mac_i genblk1[125].mac_i genblk1[126].mac_i genblk1[127].mac_i genblk1[128].mac_i genblk1[129].mac_i genblk1[12].mac_i genblk1[130].mac_i genblk1[131].mac_i genblk1[132].mac_i genblk1[133].mac_i genblk1[134].mac_i genblk1[135].mac_i genblk1[136].mac_i genblk1[137].mac_i genblk1[138].mac_i genblk1[139].mac_i genblk1[13].mac_i genblk1[140].mac_i genblk1[141].mac_i genblk1[142].mac_i genblk1[143].mac_i genblk1[144].mac_i genblk1[145].mac_i genblk1[146].mac_i genblk1[147].mac_i genblk1[148].mac_i genblk1[149].mac_i genblk1[14].mac_i genblk1[150].mac_i genblk1[151].mac_i genblk1[152].mac_i genblk1[153].mac_i genblk1[154].mac_i genblk1[155].mac_i genblk1[156].mac_i genblk1[157].mac_i genblk1[158].mac_i genblk1[159].mac_i genblk1[15].mac_i genblk1[160].mac_i genblk1[161].mac_i genblk1[162].mac_i genblk1[163].mac_i genblk1[164].mac_i genblk1[165].mac_i genblk1[166].mac_i genblk1[167].mac_i genblk1[168].mac_i genblk1[169].mac_i genblk1[16].mac_i genblk1[170].mac_i genblk1[171].mac_i genblk1[172].mac_i genblk1[173].mac_i genblk1[174].mac_i genblk1[175].mac_i genblk1[176].mac_i genblk1[177].mac_i genblk1[178].mac_i genblk1[179].mac_i genblk1[17].mac_i genblk1[180].mac_i genblk1[181].mac_i genblk1[182].mac_i genblk1[183].mac_i genblk1[184].mac_i genblk1[185].mac_i genblk1[186].mac_i genblk1[187].mac_i genblk1[188].mac_i genblk1[189].mac_i genblk1[18].mac_i genblk1[190].mac_i genblk1[191].mac_i genblk1[19].mac_i genblk1[1].mac_i genblk1[20].mac_i genblk1[21].mac_i genblk1[22].mac_i genblk1[23].mac_i genblk1[24].mac_i genblk1[25].mac_i genblk1[26].mac_i genblk1[27].mac_i genblk1[28].mac_i genblk1[29].mac_i genblk1[2].mac_i genblk1[30].mac_i genblk1[31].mac_i genblk1[32].mac_i genblk1[33].mac_i genblk1[34].mac_i genblk1[35].mac_i genblk1[36].mac_i genblk1[37].mac_i genblk1[38].mac_i genblk1[39].mac_i genblk1[3].mac_i genblk1[40].mac_i genblk1[41].mac_i genblk1[42].mac_i genblk1[43].mac_i genblk1[44].mac_i genblk1[45].mac_i genblk1[46].mac_i genblk1[47].mac_i genblk1[48].mac_i genblk1[49].mac_i genblk1[4].mac_i genblk1[50].mac_i genblk1[51].mac_i genblk1[52].mac_i genblk1[53].mac_i genblk1[54].mac_i genblk1[55].mac_i genblk1[56].mac_i genblk1[57].mac_i genblk1[58].mac_i genblk1[59].mac_i genblk1[5].mac_i genblk1[60].mac_i genblk1[61].mac_i genblk1[62].mac_i genblk1[63].mac_i genblk1[64].mac_i genblk1[65].mac_i genblk1[66].mac_i genblk1[67].mac_i genblk1[68].mac_i genblk1[69].mac_i genblk1[6].mac_i genblk1[70].mac_i genblk1[71].mac_i genblk1[72].mac_i genblk1[73].mac_i genblk1[74].mac_i genblk1[75].mac_i genblk1[76].mac_i genblk1[77].mac_i genblk1[78].mac_i genblk1[79].mac_i genblk1[7].mac_i genblk1[80].mac_i genblk1[81].mac_i genblk1[82].mac_i genblk1[83].mac_i genblk1[84].mac_i genblk1[85].mac_i genblk1[86].mac_i genblk1[87].mac_i genblk1[88].mac_i genblk1[89].mac_i genblk1[8].mac_i genblk1[90].mac_i genblk1[91].mac_i genblk1[92].mac_i genblk1[93].mac_i genblk1[94].mac_i genblk1[95].mac_i genblk1[96].mac_i genblk1[97].mac_i genblk1[98].mac_i genblk1[99].mac_i genblk1[9].mac_i layer_en_reg_reg ofm_reg[0][0] ofm_reg[0][10] ofm_reg[0][11] ofm_reg[0][12] ofm_reg[0][13] ofm_reg[0][14] ofm_reg[0][1] ofm_reg[0][2] ofm_reg[0][3] ofm_reg[0][4] ofm_reg[0][5] ofm_reg[0][6] ofm_reg[0][7] ofm_reg[0][8] ofm_reg[0][9] ofm_reg[100][0] ofm_reg[100][10] ofm_reg[100][11] ofm_reg[100][12] ofm_reg[100][13] ofm_reg[100][14] ofm_reg[100][1] ofm_reg[100][2] ofm_reg[100][3] ofm_reg[100][4] ofm_reg[100][5] ofm_reg[100][6] ofm_reg[100][7] ofm_reg[100][8] ofm_reg[100][9] ofm_reg[101][0] ofm_reg[101][10] ofm_reg[101][11] ofm_reg[101][12] ofm_reg[101][13] ofm_reg[101][14] ofm_reg[101][1] ofm_reg[101][2] ofm_reg[101][3] ofm_reg[101][4] ofm_reg[101][5] ofm_reg[101][6] ofm_reg[101][7] ofm_reg[101][8] ofm_reg[101][9] ofm_reg[102][0] ofm_reg[102][10] ofm_reg[102][11] ofm_reg[102][12] ofm_reg[102][13] ofm_reg[102][14] ofm_reg[102][1] ofm_reg[102][2] ofm_reg[102][3] ofm_reg[102][4] ofm_reg[102][5] ofm_reg[102][6] ofm_reg[102][7] ofm_reg[102][8] ofm_reg[102][9] ofm_reg[103][0] ofm_reg[103][10] ofm_reg[103][11] ofm_reg[103][12] ofm_reg[103][13] ofm_reg[103][14] ...
get_cells -regexp "LUT2"
WARNING: [Vivado 12-180] No cells matched 'LUT2'.
get_cells -regexp "*LUT2"
ERROR: [Common 17-178] Regular expression error 'Invalid preceding regular expression prior to repetition operator.  The error occurred while parsing the regular expression: '^*>>>HERE>>>LUT2$'.' for pattern '*LUT2'
get_cells -regexp "LUT"
WARNING: [Vivado 12-180] No cells matched 'LUT'.
get_cells -filter LUT
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter LUT'.
get_cells -filter "LUT"
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter LUT'.
get_cells -regexp "fire7_expand1_LUT[0,1,2,3]"
WARNING: [Vivado 12-180] No cells matched 'fire7_expand1_LUT[0,1,2,3]'.
get_cells -regexp "fire7\_expand1\_LUT[0,1,2,3]"
WARNING: [Vivado 12-180] No cells matched 'fire7_expand1_LUT[0,1,2,3]'.
get_cells -regexp "fire7_expand1_LUT"
WARNING: [Vivado 12-180] No cells matched 'fire7_expand1_LUT'.
get_cells -regexp "fire7_expand1_LUT."
WARNING: [Vivado 12-180] No cells matched 'fire7_expand1_LUT.'.
get_cells -regexp "fire7_expand1_."
WARNING: [Vivado 12-180] No cells matched 'fire7_expand1_.'.
get_cells -regexp ".."
WARNING: [Vivado 12-180] No cells matched '..'.
place_design -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.039 ; gain = 0.000 ; free physical = 528 ; free virtual = 4241
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 95314593

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2929.039 ; gain = 0.000 ; free physical = 528 ; free virtual = 4241
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.039 ; gain = 0.000 ; free physical = 540 ; free virtual = 4252

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f65b83ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2936.766 ; gain = 7.727 ; free physical = 520 ; free virtual = 4230

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d87831b0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2946.836 ; gain = 17.797 ; free physical = 504 ; free virtual = 4210

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d87831b0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2946.836 ; gain = 17.797 ; free physical = 500 ; free virtual = 4210
Phase 1 Placer Initialization | Checksum: 1d87831b0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2946.836 ; gain = 17.797 ; free physical = 496 ; free virtual = 4210

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15877e3b1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2948.508 ; gain = 19.469 ; free physical = 479 ; free virtual = 4195

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net clr_pulse. Replicated 20 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[1]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[3]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]. Replicated 14 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[5]. Replicated 15 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 108 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 108 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2956.512 ; gain = 0.000 ; free physical = 394 ; free virtual = 4127
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.512 ; gain = 0.000 ; free physical = 394 ; free virtual = 4127

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |          108  |              0  |                     7  |           0  |           1  |  00:00:14  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          108  |              0  |                     7  |           0  |           2  |  00:00:14  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1d678d198

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 2956.512 ; gain = 27.473 ; free physical = 388 ; free virtual = 4122
Phase 2 Global Placement | Checksum: 24c0ef0a8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 2956.512 ; gain = 27.473 ; free physical = 388 ; free virtual = 4122

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24c0ef0a8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 2956.512 ; gain = 27.473 ; free physical = 388 ; free virtual = 4122

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d73ebb54

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 2956.512 ; gain = 27.473 ; free physical = 389 ; free virtual = 4116

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 230ed10e5

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 2956.512 ; gain = 27.473 ; free physical = 381 ; free virtual = 4115

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f74380a6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:01 . Memory (MB): peak = 2956.512 ; gain = 27.473 ; free physical = 381 ; free virtual = 4115

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 296a6716a

Time (s): cpu = 00:01:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2975.180 ; gain = 46.141 ; free physical = 373 ; free virtual = 4101

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 254e9031c

Time (s): cpu = 00:01:33 ; elapsed = 00:01:04 . Memory (MB): peak = 2975.180 ; gain = 46.141 ; free physical = 365 ; free virtual = 4100

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20f9193d9

Time (s): cpu = 00:01:33 ; elapsed = 00:01:05 . Memory (MB): peak = 2975.180 ; gain = 46.141 ; free physical = 365 ; free virtual = 4100
Phase 3 Detail Placement | Checksum: 20f9193d9

Time (s): cpu = 00:01:33 ; elapsed = 00:01:05 . Memory (MB): peak = 2975.180 ; gain = 46.141 ; free physical = 368 ; free virtual = 4103

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22a483570

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 22a483570

Time (s): cpu = 00:01:44 ; elapsed = 00:01:11 . Memory (MB): peak = 3017.184 ; gain = 88.145 ; free physical = 368 ; free virtual = 4109
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.619. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ed631e18

Time (s): cpu = 00:01:45 ; elapsed = 00:01:11 . Memory (MB): peak = 3017.184 ; gain = 88.145 ; free physical = 373 ; free virtual = 4115
Phase 4.1 Post Commit Optimization | Checksum: 1ed631e18

Time (s): cpu = 00:01:45 ; elapsed = 00:01:11 . Memory (MB): peak = 3017.184 ; gain = 88.145 ; free physical = 376 ; free virtual = 4117

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ed631e18

Time (s): cpu = 00:01:45 ; elapsed = 00:01:12 . Memory (MB): peak = 3017.184 ; gain = 88.145 ; free physical = 397 ; free virtual = 4140

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ed631e18

Time (s): cpu = 00:01:45 ; elapsed = 00:01:12 . Memory (MB): peak = 3017.184 ; gain = 88.145 ; free physical = 398 ; free virtual = 4140

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3017.184 ; gain = 0.000 ; free physical = 398 ; free virtual = 4140
Phase 4.4 Final Placement Cleanup | Checksum: 1bf1d288f

Time (s): cpu = 00:01:46 ; elapsed = 00:01:12 . Memory (MB): peak = 3017.184 ; gain = 88.145 ; free physical = 398 ; free virtual = 4135
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bf1d288f

Time (s): cpu = 00:01:46 ; elapsed = 00:01:12 . Memory (MB): peak = 3017.184 ; gain = 88.145 ; free physical = 398 ; free virtual = 4135
Ending Placer Task | Checksum: 17e726d84

Time (s): cpu = 00:01:46 ; elapsed = 00:01:13 . Memory (MB): peak = 3017.184 ; gain = 88.145 ; free physical = 474 ; free virtual = 4211
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 3017.184 ; gain = 88.145 ; free physical = 474 ; free virtual = 4211
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar  7 15:11:42 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire7_expand1
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 4283 |     0 |    433200 |  0.99 |
|   LUT as Logic          | 4283 |     0 |    433200 |  0.99 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 3018 |     0 |    866400 |  0.35 |
|   Register as Flip Flop | 3018 |     0 |    866400 |  0.35 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 3017  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2364 |     0 |    108300 |  2.18 |
|   SLICEL                                   | 1132 |     0 |           |       |
|   SLICEM                                   | 1232 |     0 |           |       |
| LUT as Logic                               | 4283 |     0 |    433200 |  0.99 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     | 4184 |       |           |       |
|   using O5 and O6                          |   99 |       |           |       |
| LUT as Memory                              |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 3018 |     0 |    866400 |  0.35 |
|   Register driven from within the Slice    | 2871 |       |           |       |
|   Register driven from outside the Slice   |  147 |       |           |       |
|     LUT in front of the register is unused |   95 |       |           |       |
|     LUT in front of the register is used   |   52 |       |           |       |
| Unique Control Sets                        |  223 |       |    108300 |  0.21 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  192 |     0 |      3600 |  5.33 |
|   DSP48E1 only |  192 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3017 |        Flop & Latch |
| LUT6     | 2526 |                 LUT |
| LUT1     | 1643 |                 LUT |
| CARRY4   | 1515 |          CarryLogic |
| LUT2     |  199 |                 LUT |
| DSP48E1  |  192 |    Block Arithmetic |
| LUT5     |    5 |                 LUT |
| LUT3     |    5 |                 LUT |
| LUT4     |    4 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 464 ; free virtual = 4199

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 27c984af4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 422 ; free virtual = 4176

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 27c984af4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 477 ; free virtual = 4181
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 27c984af4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 479 ; free virtual = 4183
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cb871452

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 472 ; free virtual = 4176
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cb871452

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 474 ; free virtual = 4178
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT3_15 and fire7_expand1_LUT3_14. Luts are already placed in different sites: SLICE_X40Y247 and SLICE_X41Y252.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT4_11 and fire7_expand1_LUT4_10. Luts are already placed in different sites: SLICE_X40Y249 and SLICE_X39Y252.
CRITICAL WARNING: [Shape Builder 18-140] Failed to build a LUTNM shape for instances fire7_expand1_LUT5_19 and fire7_expand1_LUT6_4. Luts are already placed in different sites: SLICE_X40Y249 and SLICE_X40Y252.
Phase 5 Shift Register Optimization | Checksum: 1d745367c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 473 ; free virtual = 4177
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d745367c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 472 ; free virtual = 4177
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 472 ; free virtual = 4177
Ending Logic Optimization Task | Checksum: 1d745367c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 471 ; free virtual = 4176

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d745367c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 466 ; free virtual = 4177

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d745367c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 466 ; free virtual = 4177

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 466 ; free virtual = 4177
Ending Netlist Obfuscation Task | Checksum: 1d745367c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3017.188 ; gain = 0.000 ; free physical = 466 ; free virtual = 4176
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3017.188 ; gain = 0.004 ; free physical = 466 ; free virtual = 4176
0
route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b65cdf60 ConstDB: 0 ShapeSum: cb29ba88 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "ifm[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire7_expand1_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire7_expand1_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 73cbe01e

Time (s): cpu = 00:02:51 ; elapsed = 00:01:46 . Memory (MB): peak = 3386.008 ; gain = 368.820 ; free physical = 259 ; free virtual = 3761
Post Restoration Checksum: NetGraph: 42b54af3 NumContArr: 3116952b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 73cbe01e

Time (s): cpu = 00:02:56 ; elapsed = 00:01:48 . Memory (MB): peak = 3466.004 ; gain = 448.816 ; free physical = 215 ; free virtual = 3726

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 73cbe01e

Time (s): cpu = 00:02:57 ; elapsed = 00:01:48 . Memory (MB): peak = 3496.254 ; gain = 479.066 ; free physical = 192 ; free virtual = 3692

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 73cbe01e

Time (s): cpu = 00:02:57 ; elapsed = 00:01:48 . Memory (MB): peak = 3496.254 ; gain = 479.066 ; free physical = 192 ; free virtual = 3692
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fe674454

Time (s): cpu = 00:03:06 ; elapsed = 00:01:54 . Memory (MB): peak = 3543.832 ; gain = 526.645 ; free physical = 182 ; free virtual = 3672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.683  | TNS=0.000  | WHS=0.071  | THS=0.000  |

Phase 2 Router Initialization | Checksum: fa84064d

Time (s): cpu = 00:03:09 ; elapsed = 00:01:55 . Memory (MB): peak = 3543.832 ; gain = 526.645 ; free physical = 167 ; free virtual = 3664

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1276da3ca

Time (s): cpu = 00:03:20 ; elapsed = 00:02:01 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 170 ; free virtual = 3652

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 487
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.330  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21349af9e

Time (s): cpu = 00:03:30 ; elapsed = 00:02:06 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 154 ; free virtual = 3651
Phase 4 Rip-up And Reroute | Checksum: 21349af9e

Time (s): cpu = 00:03:30 ; elapsed = 00:02:06 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 154 ; free virtual = 3651

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 21349af9e

Time (s): cpu = 00:03:30 ; elapsed = 00:02:06 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 152 ; free virtual = 3651

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21349af9e

Time (s): cpu = 00:03:30 ; elapsed = 00:02:07 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 152 ; free virtual = 3651
Phase 5 Delay and Skew Optimization | Checksum: 21349af9e

Time (s): cpu = 00:03:30 ; elapsed = 00:02:07 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 152 ; free virtual = 3651

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ba5dc38e

Time (s): cpu = 00:03:31 ; elapsed = 00:02:07 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 152 ; free virtual = 3651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.330  | TNS=0.000  | WHS=0.105  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ba5dc38e

Time (s): cpu = 00:03:31 ; elapsed = 00:02:07 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 152 ; free virtual = 3651
Phase 6 Post Hold Fix | Checksum: 1ba5dc38e

Time (s): cpu = 00:03:31 ; elapsed = 00:02:07 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 152 ; free virtual = 3651

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.195579 %
  Global Horizontal Routing Utilization  = 0.223665 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 218eca11b

Time (s): cpu = 00:03:33 ; elapsed = 00:02:08 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 160 ; free virtual = 3645

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 218eca11b

Time (s): cpu = 00:03:33 ; elapsed = 00:02:08 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 160 ; free virtual = 3645

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21c5fdddf

Time (s): cpu = 00:03:34 ; elapsed = 00:02:10 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 160 ; free virtual = 3645

Phase 10 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.331  | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 169755109

Time (s): cpu = 00:03:43 ; elapsed = 00:02:13 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 162 ; free virtual = 3648
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:43 ; elapsed = 00:02:14 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 468 ; free virtual = 3954

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:50 ; elapsed = 00:02:17 . Memory (MB): peak = 3561.066 ; gain = 543.879 ; free physical = 468 ; free virtual = 3954
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar  7 15:16:06 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire7_expand1
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 4283 |     0 |    433200 |  0.99 |
|   LUT as Logic          | 4283 |     0 |    433200 |  0.99 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 3018 |     0 |    866400 |  0.35 |
|   Register as Flip Flop | 3018 |     0 |    866400 |  0.35 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 3017  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2364 |     0 |    108300 |  2.18 |
|   SLICEL                                   | 1132 |     0 |           |       |
|   SLICEM                                   | 1232 |     0 |           |       |
| LUT as Logic                               | 4283 |     0 |    433200 |  0.99 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     | 4184 |       |           |       |
|   using O5 and O6                          |   99 |       |           |       |
| LUT as Memory                              |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 3018 |     0 |    866400 |  0.35 |
|   Register driven from within the Slice    | 2871 |       |           |       |
|   Register driven from outside the Slice   |  147 |       |           |       |
|     LUT in front of the register is unused |   95 |       |           |       |
|     LUT in front of the register is used   |   52 |       |           |       |
| Unique Control Sets                        |  223 |       |    108300 |  0.21 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  192 |     0 |      3600 |  5.33 |
|   DSP48E1 only |  192 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3017 |        Flop & Latch |
| LUT6     | 2526 |                 LUT |
| LUT1     | 1643 |                 LUT |
| CARRY4   | 1515 |          CarryLogic |
| LUT2     |  199 |                 LUT |
| DSP48E1  |  192 |    Block Arithmetic |
| LUT5     |    5 |                 LUT |
| LUT3     |    5 |                 LUT |
| LUT4     |    4 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar  7 15:16:47 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire7_expand1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 layer_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[163].mac_i/mul_out_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.216ns (5.018%)  route 4.088ns (94.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3209, unset)         0.508     0.508    clk
    SLICE_X45Y237        FDRE                                         r  layer_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y237        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  layer_en_reg_reg/Q
                         net (fo=192, routed)         4.088     4.812    genblk1[163].mac_i/layer_en_reg
    DSP48_X0Y87          DSP48E1                                      r  genblk1[163].mac_i/mul_out_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=3209, unset)         0.483     5.483    genblk1[163].mac_i/clk
    DSP48_X0Y87          DSP48E1                                      r  genblk1[163].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
    DSP48_X0Y87          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.304     5.143    genblk1[163].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.143    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                  0.331    




report_timing -file post_routing_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_power
Command: report_power
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Sat Mar  7 15:18:09 2020
| Host             : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power
| Design           : fire7_expand1
| Device           : xc7vx690tffg1157-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.060        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.726        |
| Device Static (W)        | 0.333        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 98.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.014 |        3 |       --- |             --- |
| Slice Logic    |     0.096 |     9686 |       --- |             --- |
|   LUT as Logic |     0.085 |     4283 |    433200 |            0.99 |
|   CARRY4       |     0.011 |     1515 |    108300 |            1.40 |
|   Register     |    <0.001 |     3018 |    866400 |            0.35 |
|   Others       |     0.000 |      771 |       --- |             --- |
| Signals        |     0.167 |    10394 |       --- |             --- |
| DSPs           |     0.449 |      192 |      3600 |            5.33 |
| Static Power   |     0.333 |          |           |                 |
| Total          |     1.060 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.924 |       0.726 |      0.197 |
| Vccaux    |       1.800 |     0.053 |       0.000 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             5.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| fire7_expand1        |     0.726 |
|   genblk1[0].mac_i   |     0.003 |
|   genblk1[100].mac_i |     0.004 |
|   genblk1[101].mac_i |     0.003 |
|   genblk1[102].mac_i |     0.003 |
|   genblk1[103].mac_i |     0.003 |
|   genblk1[104].mac_i |     0.003 |
|   genblk1[105].mac_i |     0.003 |
|   genblk1[106].mac_i |     0.004 |
|   genblk1[107].mac_i |     0.004 |
|   genblk1[108].mac_i |     0.003 |
|   genblk1[109].mac_i |     0.003 |
|   genblk1[10].mac_i  |     0.003 |
|   genblk1[110].mac_i |     0.003 |
|   genblk1[111].mac_i |     0.004 |
|   genblk1[112].mac_i |     0.004 |
|   genblk1[113].mac_i |     0.004 |
|   genblk1[114].mac_i |     0.004 |
|   genblk1[115].mac_i |     0.003 |
|   genblk1[116].mac_i |     0.003 |
|   genblk1[117].mac_i |     0.004 |
|   genblk1[118].mac_i |     0.004 |
|   genblk1[119].mac_i |     0.003 |
|   genblk1[11].mac_i  |     0.004 |
|   genblk1[120].mac_i |     0.004 |
|   genblk1[121].mac_i |     0.003 |
|   genblk1[122].mac_i |     0.003 |
|   genblk1[123].mac_i |     0.003 |
|   genblk1[124].mac_i |     0.003 |
|   genblk1[125].mac_i |     0.003 |
|   genblk1[126].mac_i |     0.003 |
|   genblk1[127].mac_i |     0.004 |
|   genblk1[128].mac_i |     0.003 |
|   genblk1[129].mac_i |     0.003 |
|   genblk1[12].mac_i  |     0.003 |
|   genblk1[130].mac_i |     0.004 |
|   genblk1[131].mac_i |     0.003 |
|   genblk1[132].mac_i |     0.003 |
|   genblk1[133].mac_i |     0.004 |
|   genblk1[134].mac_i |     0.003 |
|   genblk1[135].mac_i |     0.003 |
|   genblk1[136].mac_i |     0.003 |
|   genblk1[137].mac_i |     0.004 |
|   genblk1[138].mac_i |     0.004 |
|   genblk1[139].mac_i |     0.003 |
|   genblk1[13].mac_i  |     0.003 |
|   genblk1[140].mac_i |     0.004 |
|   genblk1[141].mac_i |     0.003 |
|   genblk1[142].mac_i |     0.003 |
|   genblk1[143].mac_i |     0.003 |
|   genblk1[144].mac_i |     0.003 |
|   genblk1[145].mac_i |     0.003 |
|   genblk1[146].mac_i |     0.003 |
|   genblk1[147].mac_i |     0.003 |
|   genblk1[148].mac_i |     0.003 |
|   genblk1[149].mac_i |     0.003 |
|   genblk1[14].mac_i  |     0.003 |
|   genblk1[150].mac_i |     0.003 |
|   genblk1[151].mac_i |     0.003 |
|   genblk1[152].mac_i |     0.003 |
|   genblk1[153].mac_i |     0.003 |
|   genblk1[154].mac_i |     0.004 |
|   genblk1[155].mac_i |     0.003 |
|   genblk1[156].mac_i |     0.003 |
|   genblk1[157].mac_i |     0.004 |
|   genblk1[158].mac_i |     0.004 |
|   genblk1[159].mac_i |     0.003 |
|   genblk1[15].mac_i  |     0.003 |
|   genblk1[160].mac_i |     0.003 |
|   genblk1[161].mac_i |     0.003 |
|   genblk1[162].mac_i |     0.003 |
|   genblk1[163].mac_i |     0.003 |
|   genblk1[164].mac_i |     0.003 |
|   genblk1[165].mac_i |     0.003 |
|   genblk1[166].mac_i |     0.003 |
|   genblk1[167].mac_i |     0.003 |
|   genblk1[168].mac_i |     0.003 |
|   genblk1[169].mac_i |     0.003 |
|   genblk1[16].mac_i  |     0.003 |
|   genblk1[170].mac_i |     0.004 |
|   genblk1[171].mac_i |     0.003 |
|   genblk1[172].mac_i |     0.004 |
|   genblk1[173].mac_i |     0.003 |
|   genblk1[174].mac_i |     0.003 |
|   genblk1[175].mac_i |     0.003 |
|   genblk1[176].mac_i |     0.004 |
|   genblk1[177].mac_i |     0.003 |
|   genblk1[178].mac_i |     0.003 |
|   genblk1[179].mac_i |     0.003 |
|   genblk1[17].mac_i  |     0.004 |
|   genblk1[180].mac_i |     0.004 |
|   genblk1[181].mac_i |     0.003 |
|   genblk1[182].mac_i |     0.003 |
|   genblk1[183].mac_i |     0.003 |
|   genblk1[184].mac_i |     0.003 |
|   genblk1[185].mac_i |     0.004 |
|   genblk1[186].mac_i |     0.004 |
|   genblk1[187].mac_i |     0.003 |
|   genblk1[188].mac_i |     0.003 |
|   genblk1[189].mac_i |     0.003 |
|   genblk1[18].mac_i  |     0.004 |
|   genblk1[190].mac_i |     0.003 |
|   genblk1[191].mac_i |     0.003 |
|   genblk1[19].mac_i  |     0.003 |
|   genblk1[1].mac_i   |     0.004 |
|   genblk1[20].mac_i  |     0.003 |
|   genblk1[21].mac_i  |     0.003 |
|   genblk1[22].mac_i  |     0.003 |
|   genblk1[23].mac_i  |     0.004 |
|   genblk1[24].mac_i  |     0.004 |
|   genblk1[25].mac_i  |     0.004 |
|   genblk1[26].mac_i  |     0.003 |
|   genblk1[27].mac_i  |     0.004 |
|   genblk1[28].mac_i  |     0.003 |
|   genblk1[29].mac_i  |     0.003 |
|   genblk1[2].mac_i   |     0.003 |
|   genblk1[30].mac_i  |     0.004 |
|   genblk1[31].mac_i  |     0.003 |
|   genblk1[32].mac_i  |     0.003 |
|   genblk1[33].mac_i  |     0.003 |
|   genblk1[34].mac_i  |     0.003 |
|   genblk1[35].mac_i  |     0.003 |
|   genblk1[36].mac_i  |     0.004 |
|   genblk1[37].mac_i  |     0.003 |
|   genblk1[38].mac_i  |     0.003 |
|   genblk1[39].mac_i  |     0.003 |
|   genblk1[3].mac_i   |     0.004 |
|   genblk1[40].mac_i  |     0.003 |
|   genblk1[41].mac_i  |     0.003 |
|   genblk1[42].mac_i  |     0.004 |
|   genblk1[43].mac_i  |     0.003 |
|   genblk1[44].mac_i  |     0.003 |
|   genblk1[45].mac_i  |     0.003 |
|   genblk1[46].mac_i  |     0.003 |
|   genblk1[47].mac_i  |     0.003 |
|   genblk1[48].mac_i  |     0.003 |
|   genblk1[49].mac_i  |     0.003 |
|   genblk1[4].mac_i   |     0.004 |
|   genblk1[50].mac_i  |     0.004 |
|   genblk1[51].mac_i  |     0.003 |
|   genblk1[52].mac_i  |     0.004 |
|   genblk1[53].mac_i  |     0.004 |
|   genblk1[54].mac_i  |     0.003 |
|   genblk1[55].mac_i  |     0.004 |
|   genblk1[56].mac_i  |     0.003 |
|   genblk1[57].mac_i  |     0.003 |
|   genblk1[58].mac_i  |     0.003 |
|   genblk1[59].mac_i  |     0.003 |
|   genblk1[5].mac_i   |     0.004 |
|   genblk1[60].mac_i  |     0.004 |
|   genblk1[61].mac_i  |     0.003 |
|   genblk1[62].mac_i  |     0.004 |
|   genblk1[63].mac_i  |     0.003 |
|   genblk1[64].mac_i  |     0.003 |
|   genblk1[65].mac_i  |     0.004 |
|   genblk1[66].mac_i  |     0.003 |
|   genblk1[67].mac_i  |     0.004 |
|   genblk1[68].mac_i  |     0.003 |
|   genblk1[69].mac_i  |     0.003 |
|   genblk1[6].mac_i   |     0.003 |
|   genblk1[70].mac_i  |     0.004 |
|   genblk1[71].mac_i  |     0.004 |
|   genblk1[72].mac_i  |     0.004 |
|   genblk1[73].mac_i  |     0.004 |
|   genblk1[74].mac_i  |     0.003 |
|   genblk1[75].mac_i  |     0.004 |
|   genblk1[76].mac_i  |     0.003 |
|   genblk1[77].mac_i  |     0.003 |
|   genblk1[78].mac_i  |     0.003 |
|   genblk1[79].mac_i  |     0.003 |
|   genblk1[7].mac_i   |     0.003 |
|   genblk1[80].mac_i  |     0.003 |
|   genblk1[81].mac_i  |     0.004 |
|   genblk1[82].mac_i  |     0.003 |
|   genblk1[83].mac_i  |     0.003 |
|   genblk1[84].mac_i  |     0.003 |
|   genblk1[85].mac_i  |     0.003 |
|   genblk1[86].mac_i  |     0.003 |
|   genblk1[87].mac_i  |     0.003 |
|   genblk1[88].mac_i  |     0.004 |
|   genblk1[89].mac_i  |     0.003 |
|   genblk1[8].mac_i   |     0.003 |
|   genblk1[90].mac_i  |     0.003 |
|   genblk1[91].mac_i  |     0.003 |
|   genblk1[92].mac_i  |     0.004 |
|   genblk1[93].mac_i  |     0.003 |
|   genblk1[94].mac_i  |     0.003 |
|   genblk1[95].mac_i  |     0.003 |
|   genblk1[96].mac_i  |     0.003 |
|   genblk1[97].mac_i  |     0.003 |
|   genblk1[98].mac_i  |     0.003 |
|   genblk1[99].mac_i  |     0.003 |
|   genblk1[9].mac_i   |     0.003 |
+----------------------+-----------+


0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
phys_opt_design 
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
report_design_analysis 
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar  7 15:18:43 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_design_analysis
| Design       : fire7_expand1
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------+
|      Characteristics      |       Path #1      |
+---------------------------+--------------------+
| Requirement               |              5.000 |
| Path Delay                |              4.304 |
| Logic Delay               | 0.216(6%)          |
| Net Delay                 | 4.088(94%)         |
| Clock Skew                |             -0.025 |
| Slack                     |              0.331 |
| Clock Relationship        | Safely Timed       |
| Logic Levels              |                  0 |
| Routes                    |                  1 |
| Logical Path              | FDRE DSP48E1       |
| Start Point Clock         | clk                |
| End Point Clock           | clk                |
| DSP Block                 | Seq                |
| BRAM                      | None               |
| IO Crossings              |                  0 |
| Config Crossings          |                  0 |
| SLR Crossings             |                  0 |
| PBlocks                   |                  0 |
| High Fanout               |                192 |
| Dont Touch                |                  0 |
| Mark Debug                |                  0 |
| Start Point Pin Primitive | FDRE/C             |
| End Point Pin Primitive   | DSP48E1/CEP        |
| Start Point Pin           | layer_en_reg_reg/C |
| End Point Pin             | mul_out_reg/CEP    |
+---------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+----+----+
| End Point Clock | Requirement |  0 |  1  |  9 | 10 |
+-----------------+-------------+----+-----+----+----+
| clk             | 5.000ns     | 89 | 851 | 30 | 30 |
+-----------------+-------------+----+-----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


open_checkpoint temp_syn.dcp 
Command: open_checkpoint temp_syn.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3649.109 ; gain = 0.000 ; free physical = 220 ; free virtual = 3795
INFO: [Netlist 29-17] Analyzing 1707 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3649.109 ; gain = 0.000 ; free physical = 144 ; free virtual = 3659
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3649.109 ; gain = 0.000 ; free physical = 143 ; free virtual = 3658
checkpoint_temp_syn
report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar  7 15:22:33 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire7_expand1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 genblk1[103].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[103][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3412, unset)         0.508     0.508    genblk1[103].mac_i/clk
                         DSP48E1                                      r  genblk1[103].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 f  genblk1[103].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     1.266    genblk1[103].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     1.309 r  genblk1[103].mac_i/ofm[103][1]_i_8/O
                         net (fo=1, unplaced)         0.000     1.309    genblk1[103].mac_i/ofm[103][1]_i_8_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.555 r  genblk1[103].mac_i/ofm_reg[103][1]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.555    genblk1[103].mac_i/ofm_reg[103][1]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.605 r  genblk1[103].mac_i/ofm_reg[103][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.605    genblk1[103].mac_i/ofm_reg[103][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.655 r  genblk1[103].mac_i/ofm_reg[103][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.655    genblk1[103].mac_i/ofm_reg[103][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.705 r  genblk1[103].mac_i/ofm_reg[103][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.705    genblk1[103].mac_i/ofm_reg[103][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.755 r  genblk1[103].mac_i/ofm_reg[103][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    genblk1[103].mac_i/ofm_reg[103][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.805 r  genblk1[103].mac_i/ofm_reg[103][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.805    genblk1[103].mac_i/ofm_reg[103][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.855 r  genblk1[103].mac_i/ofm_reg[103][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.855    genblk1[103].mac_i/ofm_reg[103][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.009 r  genblk1[103].mac_i/ofm_reg[103][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     2.273    ofmw2[103][31]
                         LUT2 (Prop_lut2_I1_O)        0.120     2.393 r  ofm[103][15]_i_1/O
                         net (fo=16, unplaced)        0.394     2.787    ofm[103][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[103][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=3412, unset)         0.483     5.483    clk
                         FDRE                                         r  ofm_reg[103][0]/C
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         FDRE (Setup_fdre_C_R)       -0.271     5.176    ofm_reg[103][0]
  -------------------------------------------------------------------
                         required time                          5.176    
                         arrival time                          -2.787    
  -------------------------------------------------------------------
                         slack                                  2.389    




set lut_list [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ LUT.*.* && SOFT_HLUTNM != "" } ]
clr_counter[0]_i_1 clr_counter[1]_i_1 clr_counter[2]_i_1 clr_counter[3]_i_1 clr_counter[4]_i_1 clr_counter[6]_i_2 clr_counter[6]_i_3 clr_counter[6]_i_4 fire7_expand1_timer[1]_i_1 fire7_expand1_timer[2]_i_1 fire7_expand1_timer[3]_i_1 fire7_expand1_timer[4]_i_1 fire7_expand1_timer[6]_i_1 fire7_expand1_timer[7]_i_1 fire7_expand1_timer[8]_i_2 fire7_expand1_timer[8]_i_5 weight_rom_address[1]_i_1 weight_rom_address[2]_i_1 weight_rom_address[3]_i_1 weight_rom_address[4]_i_1
set soft_hlutnm [get_property SOFT_HLUTNM $lut_list]
soft_lutpair5 soft_lutpair9 soft_lutpair9 soft_lutpair3 soft_lutpair3 soft_lutpair5 soft_lutpair1 soft_lutpair1 soft_lutpair7 soft_lutpair7 soft_lutpair0 soft_lutpair0 soft_lutpair6 soft_lutpair4 soft_lutpair4 soft_lutpair6 soft_lutpair8 soft_lutpair8 soft_lutpair2 soft_lutpair2
puts [llength $soft_hlutnm]
20
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  7 15:52:39 2020...
