<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable
   filter="TransmitterTopQsys.clk OR TransmitterTopQsys.ofdmdaccontrol_sample_clock OR TransmitterTopQsys.outputbuffer_out_clk OR TransmitterTopQsys.outputforwardbuffer_clk"
   showClockDomains="0"
   showResetDomains="1">
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="34" />
   <name preferredWidth="408" />
   <export preferredWidth="219" />
   <inputclock preferredWidth="249" />
   <description preferredWidth="341" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1920" height="1057" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation greybox="0" simulation="NONE" block_symbol_file="1" />
</preferences>
