"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[7241],{7547:(t,e,o)=>{o.r(e),o.d(e,{assets:()=>s,contentTitle:()=>i,default:()=>l,frontMatter:()=>a,metadata:()=>r,toc:()=>u});const r=JSON.parse('{"id":"Project/project-mcu-datalogger/introduction","title":"Project - Introduction","description":"","source":"@site/docs/Project/02_project-mcu-datalogger/introduction.md","sourceDirName":"Project/02_project-mcu-datalogger","slug":"/Project/project-mcu-datalogger/introduction","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/introduction","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/Project/02_project-mcu-datalogger/introduction.md","tags":[],"version":"current","frontMatter":{},"sidebar":"ProjectsSidebar","previous":{"title":"Git, setup in a 2-layer PCB branch","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/git-2layer-branch"},"next":{"title":"Layout 2 - Outline and Constraints","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/layout-outline-constraints"}}');var n=o(4848),c=o(8453);const a={},i="Project - Introduction",s={},u=[];function d(t){const e={h1:"h1",header:"header",...(0,c.R)(),...t.components};return(0,n.jsx)(e.header,{children:(0,n.jsx)(e.h1,{id:"project---introduction",children:"Project - Introduction"})})}function l(t={}){const{wrapper:e}={...(0,c.R)(),...t.components};return e?(0,n.jsx)(e,{...t,children:(0,n.jsx)(d,{...t})}):d(t)}},8453:(t,e,o)=>{o.d(e,{R:()=>a,x:()=>i});var r=o(6540);const n={},c=r.createContext(n);function a(t){const e=r.useContext(c);return r.useMemo((function(){return"function"==typeof t?t(e):{...e,...t}}),[e,t])}function i(t){let e;return e=t.disableParentContext?"function"==typeof t.components?t.components(n):t.components||n:a(t.components),r.createElement(c.Provider,{value:e},t.children)}}}]);