$date
	Tue Apr 15 16:40:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 121 ! y [120:0] $end
$var reg 4 " n [3:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 4 $ n [3:0] $end
$var wire 121 % y [120:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0xxxx000 %
bx $
b0 #
bx "
b0xxxx000 !
$end
#5
b0 !
b0 %
b1 #
b0 "
b0 $
#10
b1000 !
b1000 %
b10 #
b1 "
b1 $
#15
b10000 !
b10000 %
b11 #
b10 "
b10 $
#20
b11000 !
b11000 %
b100 #
b11 "
b11 $
#25
b100000 !
b100000 %
b101 #
b100 "
b100 $
#30
b101000 !
b101000 %
b110 #
b101 "
b101 $
#35
b110000 !
b110000 %
b111 #
b110 "
b110 $
#40
b111000 !
b111000 %
b1000 #
b111 "
b111 $
#45
b1000000 !
b1000000 %
b1001 #
b1000 "
b1000 $
#50
b1001000 !
b1001000 %
b1010 #
b1001 "
b1001 $
#55
b1010000 !
b1010000 %
b1011 #
b1010 "
b1010 $
#60
b1011000 !
b1011000 %
b1100 #
b1011 "
b1011 $
#65
b1100000 !
b1100000 %
b1101 #
b1100 "
b1100 $
#70
b1101000 !
b1101000 %
b1110 #
b1101 "
b1101 $
#75
b1110000 !
b1110000 %
b1111 #
b1110 "
b1110 $
#80
b1111000 !
b1111000 %
b10000 #
b1111 "
b1111 $
