
---------- Begin Simulation Statistics ----------
final_tick                                 6384269000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74666                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724100                       # Number of bytes of host memory used
host_op_rate                                   119590                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   133.93                       # Real time elapsed on the host
host_tick_rate                               47668899                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006384                       # Number of seconds simulated
sim_ticks                                  6384269000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9373949                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8640768                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.276853                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.276853                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1008023                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   531974                       # number of floating regfile writes
system.cpu.idleCycles                          134251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                80232                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1401671                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.458794                       # Inst execution rate
system.cpu.iew.exec_refs                      4660549                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1587055                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1189173                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3373936                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                936                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2310                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1646342                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20361371                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3073494                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            178003                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18626664                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10139                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2270018                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  71134                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2283616                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            329                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        43871                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          36361                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24517307                       # num instructions consuming a value
system.cpu.iew.wb_count                      18474646                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563381                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13812592                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.446888                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18543095                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30254173                       # number of integer regfile reads
system.cpu.int_regfile_writes                14906118                       # number of integer regfile writes
system.cpu.ipc                               0.783175                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.783175                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            217359      1.16%      1.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13367104     71.08%     72.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   53      0.00%     72.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44024      0.23%     72.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              131607      0.70%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1391      0.01%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8861      0.05%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                40653      0.22%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19503      0.10%     73.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256441      1.36%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4900      0.03%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8215      0.04%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           4209      0.02%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3058756     16.27%     91.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1237247      6.58%     97.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           43031      0.23%     98.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         361310      1.92%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18804670                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  946819                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1861666                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       888457                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1075346                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      289102                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015374                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  144018     49.82%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    158      0.05%     49.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1052      0.36%     50.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29561     10.23%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   76      0.03%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103588     35.83%     96.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9181      3.18%     99.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               619      0.21%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              845      0.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17929594                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48685986                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17586189                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          23630977                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20359986                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18804670                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1385                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4344633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14925                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            182                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7159546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12634288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.488384                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.117708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7010245     55.49%     55.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1210319      9.58%     65.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1091456      8.64%     73.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1049963      8.31%     82.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              680309      5.38%     87.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              601377      4.76%     92.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              588719      4.66%     96.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              214085      1.69%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              187815      1.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12634288                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.472735                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            257236                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            93621                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3373936                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1646342                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7689914                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12768539                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          896                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       120628                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            896                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2068339                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1571925                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             70861                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1069800                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1060706                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.149935                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  191186                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22322                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11338                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10984                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1907                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4338662                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             69918                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12051339                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.329037                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.210392                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7007209     58.14%     58.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1611291     13.37%     71.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1121726      9.31%     80.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          815056      6.76%     87.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          170403      1.41%     89.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          410715      3.41%     92.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          126255      1.05%     93.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           85428      0.71%     94.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          703256      5.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12051339                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        703256                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3568860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3568860                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3568860                       # number of overall hits
system.cpu.dcache.overall_hits::total         3568860                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       103320                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103320                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       103320                       # number of overall misses
system.cpu.dcache.overall_misses::total        103320                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5677960493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5677960493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5677960493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5677960493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3672180                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3672180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3672180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3672180                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028136                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028136                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028136                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028136                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54955.095751                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54955.095751                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54955.095751                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54955.095751                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29448                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          134                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               745                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              24                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.527517                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.583333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41833                       # number of writebacks
system.cpu.dcache.writebacks::total             41833                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        45074                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45074                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        45074                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45074                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        58246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        58246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        58246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        58246                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3457891993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3457891993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3457891993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3457891993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015861                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015861                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015861                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015861                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59367.029375                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59367.029375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59367.029375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59367.029375                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57734                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2150455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2150455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        66463                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66463                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3023589000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3023589000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2216918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2216918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029980                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029980                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45492.815552                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45492.815552                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        45062                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        45062                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    840782500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    840782500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009653                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39287.066025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39287.066025                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2654371493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2654371493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72018.110345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72018.110345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36845                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36845                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2617109493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2617109493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71030.248148                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71030.248148                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.328987                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3627106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             58246                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.272190                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.328987                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994783                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994783                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7402606                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7402606                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1237691                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8361029                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2178296                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                786138                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  71134                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1012483                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1761                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21348425                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8718                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3072088                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1587066                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2950                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16707                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1396278                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13292353                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2068339                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1263230                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11158378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  145708                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  803                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5916                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1276815                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 19055                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12634288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.747627                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.029164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9011558     71.33%     71.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   157938      1.25%     72.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   320644      2.54%     75.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   202563      1.60%     76.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   299611      2.37%     79.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   261961      2.07%     81.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   359646      2.85%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   155959      1.23%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1864408     14.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12634288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.161987                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.041024                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1273513                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1273513                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1273513                       # number of overall hits
system.cpu.icache.overall_hits::total         1273513                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3302                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3302                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3302                       # number of overall misses
system.cpu.icache.overall_misses::total          3302                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201247500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201247500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201247500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201247500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1276815                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1276815                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1276815                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1276815                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002586                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002586                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002586                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002586                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60947.153240                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60947.153240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60947.153240                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60947.153240                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          464                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2069                       # number of writebacks
system.cpu.icache.writebacks::total              2069                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          723                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          723                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2579                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2579                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2579                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2579                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161664000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161664000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161664000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161664000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62684.761535                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62684.761535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62684.761535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62684.761535                       # average overall mshr miss latency
system.cpu.icache.replacements                   2069                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1273513                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1273513                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3302                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3302                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1276815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1276815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002586                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60947.153240                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60947.153240                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2579                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2579                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161664000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161664000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62684.761535                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62684.761535                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.097602                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1276092                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2579                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            494.801086                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.097602                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2556209                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2556209                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1277726                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1231                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      853577                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  678717                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1497                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 329                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 191073                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    598                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6384269000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  71134                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1554093                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3688579                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13547                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2630159                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4676776                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20996732                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10601                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 794202                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 736769                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3128748                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              48                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            27181816                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    56764140                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 34571443                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1108635                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5752938                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     748                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3841637                       # count of insts added to the skid buffer
system.cpu.rob.reads                         31690885                       # The number of ROB reads
system.cpu.rob.writes                        41294827                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13344                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13817                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 473                       # number of overall hits
system.l2.overall_hits::.cpu.data               13344                       # number of overall hits
system.l2.overall_hits::total                   13817                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44902                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47007                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2105                       # number of overall misses
system.l2.overall_misses::.cpu.data             44902                       # number of overall misses
system.l2.overall_misses::total                 47007                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    152622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3228567000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3381189000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    152622000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3228567000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3381189000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2578                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            58246                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60824                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2578                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           58246                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60824                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.816524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.770903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.772836                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.816524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.770903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.772836                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72504.513064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71902.521046                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71929.478588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72504.513064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71902.521046                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71929.478588                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28260                       # number of writebacks
system.l2.writebacks::total                     28260                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47007                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47007                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131118000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2769266000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2900384000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    131118000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2769266000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2900384000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.816524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.770903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.772836                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.816524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.770903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.772836                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62288.836105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61673.555744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61701.108346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62288.836105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61673.555744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61701.108346                       # average overall mshr miss latency
system.l2.replacements                          39269                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41833                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41833                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41833                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2065                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2065                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2065                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2065                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1047                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1047                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35799                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35799                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2550680500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2550680500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971584                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971584                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71250.048884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71250.048884                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2184236250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2184236250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971584                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971584                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61013.890053                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61013.890053                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            473                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                473                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    152622000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152622000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.816524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.816524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72504.513064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72504.513064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131118000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131118000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.816524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.816524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62288.836105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62288.836105                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12297                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12297                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677886500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677886500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.425374                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.425374                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74468.471932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74468.471932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    585029750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    585029750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.425374                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.425374                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64267.796331                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64267.796331                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7733.573432                       # Cycle average of tags in use
system.l2.tags.total_refs                      120606                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47461                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.541160                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.549065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       268.070965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7408.953402                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.944040                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1012317                       # Number of tag accesses
system.l2.tags.data_accesses                  1012317                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001585102500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121801                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26518                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47007                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28260                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47007                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28260                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47007                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.802054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.155415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.609729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1745     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.40%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1753                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.103252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.097049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.465911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1667     95.09%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.23%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               70      3.99%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.63%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1753                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3008448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    471.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    283.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6371926000                       # Total gap between requests
system.mem_ctrls.avgGap                      84657.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2873280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1806656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 21101867.731450539082                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 450056224.134666025639                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 282985569.686991572380                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2105                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44902                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28260                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     61652250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1287567000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 135455549000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29288.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28675.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4793189.99                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2873728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3008448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2105                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44902                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47007                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28260                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28260                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21101868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    450126397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        471228264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21101868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21101868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    283296334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       283296334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    283296334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21101868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    450126397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       754524598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47000                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28229                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               467969250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235000000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1349219250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9956.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28706.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40026                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25625                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9578                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   502.678639                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   292.132214                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   417.603617                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2664     27.81%     27.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1584     16.54%     44.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          605      6.32%     50.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          397      4.14%     54.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          354      3.70%     58.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          253      2.64%     61.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          374      3.90%     65.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          246      2.57%     67.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3101     32.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9578                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3008000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1806656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              471.158092                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              282.985570                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35628600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18937050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173930400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75846600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 503390160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1596854430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1106840160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3511427400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   550.012445                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2848391250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3322937750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32758320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17411460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161649600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71508780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 503390160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1554371190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1142615520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3483705030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   545.670151                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2943122500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3228206500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11208                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28260                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10114                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35799                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35799                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11208                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132388                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132388                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132388                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4817088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4817088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4817088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47007                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47007    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47007                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49605250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58758750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23979                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        70093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2069                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36846                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2579                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21400                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7226                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       174226                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                181452                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       297408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6405056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6702464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39270                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           100094                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009161                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095276                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99177     99.08%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    917      0.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             100094                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6384269000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          104216000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3869498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          87369499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
