{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404991911254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991911256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 10 07:31:50 2014 " "Processing started: Thu Jul 10 07:31:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404991911256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1404991911256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Squelette_Quartus -c Squelette_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Squelette_Quartus -c Squelette_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1404991911256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1404991914350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_quartus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_quartus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Squelette_Quartus-main " "Found design unit 1: Squelette_Quartus-main" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991917631 ""} { "Info" "ISGN_ENTITY_NAME" "1 Squelette_Quartus " "Found entity 1: Squelette_Quartus" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991917631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991917631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/PLL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991917710 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991917710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991917710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991917767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991917767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/squelette_dspbuilder_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/squelette_dspbuilder_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Squelette_DSPBuilder_GN-rtl " "Found design unit 1: Squelette_DSPBuilder_GN-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991917839 ""} { "Info" "ISGN_ENTITY_NAME" "1 Squelette_DSPBuilder_GN " "Found entity 1: Squelette_DSPBuilder_GN" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991917839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991917839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/tb_squelette_dspbuilder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/tb_squelette_dspbuilder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Squelette_DSPBuilder-rtl " "Found design unit 1: tb_Squelette_DSPBuilder-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/tb_Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/tb_Squelette_DSPBuilder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991917900 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Squelette_DSPBuilder " "Found entity 1: tb_Squelette_DSPBuilder" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/tb_Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/tb_Squelette_DSPBuilder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991917900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991917900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_bypass_gngevlmn77.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_bypass_gngevlmn77.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bypass_GNGEVLMN77-rtl " "Found design unit 1: alt_dspbuilder_bypass_GNGEVLMN77-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_bypass_GNGEVLMN77.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_bypass_GNGEVLMN77.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991917956 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bypass_GNGEVLMN77 " "Found entity 1: alt_dspbuilder_bypass_GNGEVLMN77" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_bypass_GNGEVLMN77.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_bypass_GNGEVLMN77.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991917956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991917956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_cast_gn6kyl5ep5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_cast_gn6kyl5ep5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6KYL5EP5-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6KYL5EP5-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918014 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6KYL5EP5 " "Found entity 1: alt_dspbuilder_cast_GN6KYL5EP5" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918086 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918149 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918201 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918262 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_cast_gnvfk2425v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_cast_gnvfk2425v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNVFK2425V-rtl " "Found design unit 1: alt_dspbuilder_cast_GNVFK2425V-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GNVFK2425V.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GNVFK2425V.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918319 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNVFK2425V " "Found entity 1: alt_dspbuilder_cast_GNVFK2425V" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GNVFK2425V.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GNVFK2425V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_clock_gnf343oquj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_clock_gnf343oquj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNF343OQUJ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNF343OQUJ-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918377 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNF343OQUJ " "Found entity 1: alt_dspbuilder_clock_GNF343OQUJ" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_constant_gnr47hmcfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_constant_gnr47hmcfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNR47HMCFS-rtl " "Found design unit 1: alt_dspbuilder_constant_GNR47HMCFS-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_constant_GNR47HMCFS.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_constant_GNR47HMCFS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918432 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNR47HMCFS " "Found entity 1: alt_dspbuilder_constant_GNR47HMCFS" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_constant_GNR47HMCFS.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_constant_GNR47HMCFS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_delay_gn6tgyzdfk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_delay_gn6tgyzdfk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN6TGYZDFK-rtl " "Found design unit 1: alt_dspbuilder_delay_GN6TGYZDFK-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918498 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN6TGYZDFK " "Found entity 1: alt_dspbuilder_delay_GN6TGYZDFK" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918554 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918614 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918669 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918725 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_delay_gnqogxydhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_delay_gnqogxydhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNQOGXYDHZ-rtl " "Found design unit 1: alt_dspbuilder_delay_GNQOGXYDHZ-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918782 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNQOGXYDHZ " "Found entity 1: alt_dspbuilder_delay_GNQOGXYDHZ" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918834 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_gnvm2fsddk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_gnvm2fsddk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNVM2FSDDK-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNVM2FSDDK-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918894 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNVM2FSDDK " "Found entity 1: alt_dspbuilder_multiplier_GNVM2FSDDK" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_smultaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_smultaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMultAltr-synth " "Found design unit 1: alt_dspbuilder_sMultAltr-synth" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918954 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMultAltr " "Found entity 1: alt_dspbuilder_sMultAltr" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991918954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991918954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_altmultconst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_altmultconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AltMultConst-AltMultConst_synth " "Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919017 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AltMultConst " "Found entity 1: alt_dspbuilder_AltMultConst" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_AltMultConst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_multadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_multadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAdd-MultAdd_synth " "Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_MultAdd.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919086 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAdd " "Found entity 1: alt_dspbuilder_MultAdd" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_MultAdd.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_multaddmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_multaddmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAddMF-MultAddMF_synth " "Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_MultAddMF.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919154 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAddMF " "Found entity 1: alt_dspbuilder_MultAddMF" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_MultAddMF.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_gngxgugrpy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_gngxgugrpy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNGXGUGRPY-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNGXGUGRPY-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919209 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNGXGUGRPY " "Found entity 1: alt_dspbuilder_parallel_adder_GNGXGUGRPY" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_saddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_saddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SAdderSub-a_SAdderSub " "Found design unit 1: alt_dspbuilder_SAdderSub-a_SAdderSub" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919274 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SAdderSub " "Found entity 1: alt_dspbuilder_SAdderSub" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919330 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_port_gnboox3jqy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_port_gnboox3jqy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNBOOX3JQY-rtl " "Found design unit 1: alt_dspbuilder_port_GNBOOX3JQY-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919384 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNBOOX3JQY " "Found entity 1: alt_dspbuilder_port_GNBOOX3JQY" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919443 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNQX2JTRTZ " "Found entity 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNQX2JTRTZ.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_gnxqsslpcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_gnxqsslpcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_capture_GNXQSSLPCC-rtl " "Found design unit 1: alt_dspbuilder_testbench_capture_GNXQSSLPCC-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNXQSSLPCC.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNXQSSLPCC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919498 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_capture_GNXQSSLPCC " "Found entity 1: alt_dspbuilder_testbench_capture_GNXQSSLPCC" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNXQSSLPCC.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_GNXQSSLPCC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_gn3jwmvxtd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_gn3jwmvxtd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock_GN3JWMVXTD-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock_GN3JWMVXTD-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GN3JWMVXTD.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GN3JWMVXTD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919559 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock_GN3JWMVXTD " "Found entity 1: alt_dspbuilder_testbench_clock_GN3JWMVXTD" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GN3JWMVXTD.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GN3JWMVXTD.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_gnb4f5j4fw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_gnb4f5j4fw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock_GNB4F5J4FW-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock_GNB4F5J4FW-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNB4F5J4FW.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNB4F5J4FW.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919611 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock_GNB4F5J4FW " "Found entity 1: alt_dspbuilder_testbench_clock_GNB4F5J4FW" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNB4F5J4FW.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNB4F5J4FW.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_gncgufkhrr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_gncgufkhrr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock_GNCGUFKHRR-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock_GNCGUFKHRR-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNCGUFKHRR.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNCGUFKHRR.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919667 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock_GNCGUFKHRR " "Found entity 1: alt_dspbuilder_testbench_clock_GNCGUFKHRR" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNCGUFKHRR.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNCGUFKHRR.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_gnsas6fnzp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_gnsas6fnzp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock_GNSAS6FNZP-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock_GNSAS6FNZP-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNSAS6FNZP.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNSAS6FNZP.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919720 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock_GNSAS6FNZP " "Found entity 1: alt_dspbuilder_testbench_clock_GNSAS6FNZP" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNSAS6FNZP.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_GNSAS6FNZP.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl " "Found design unit 1: alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919777 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_salt_GNDBMPYDND " "Found entity 1: alt_dspbuilder_testbench_salt_GNDBMPYDND" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_salt_GNDBMPYDND.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919834 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919906 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919970 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991919970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991919970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/squelette_dspbuilder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/squelette_dspbuilder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Squelette_DSPBuilder-rtl " "Found design unit 1: Squelette_DSPBuilder-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991920026 ""} { "Info" "ISGN_ENTITY_NAME" "1 Squelette_DSPBuilder " "Found entity 1: Squelette_DSPBuilder" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991920026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991920026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_testbench_clock-rtl " "Found design unit 1: alt_dspbuilder_testbench_clock-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991920098 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_testbench_clock " "Found entity 1: alt_dspbuilder_testbench_clock" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991920098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991920098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991920187 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991920187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991920187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier-rtl " "Found design unit 1: alt_dspbuilder_multiplier-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991920262 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier " "Found entity 1: alt_dspbuilder_multiplier" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991920262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991920262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991920327 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991920327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991920327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Squelette_Quartus " "Elaborating entity \"Squelette_Quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1404991920899 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DAC1_clock Squelette_Quartus.vhd(26) " "VHDL Signal Declaration warning at Squelette_Quartus.vhd(26): used implicit default value for signal \"DAC1_clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1404991920906 "|Squelette_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DAC1_data Squelette_Quartus.vhd(27) " "VHDL Signal Declaration warning at Squelette_Quartus.vhd(27): used implicit default value for signal \"DAC1_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1404991920907 "|Squelette_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DAC1_wrta Squelette_Quartus.vhd(28) " "VHDL Signal Declaration warning at Squelette_Quartus.vhd(28): used implicit default value for signal \"DAC1_wrta\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1404991920908 "|Squelette_Quartus"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..0\] Squelette_Quartus.vhd(19) " "Using initial value X (don't care) for net \"LEDR\[8..0\]\" at Squelette_Quartus.vhd(19)" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404991920928 "|Squelette_Quartus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL_0002:pll_inst\"" {  } { { "Squelette_Quartus.vhd" "pll_inst" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/PLL/PLL_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1404991921349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/PLL/PLL_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991921351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 62.500000 MHz " "Parameter \"output_clock_frequency1\" = \"62.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 10.000000 MHz " "Parameter \"output_clock_frequency2\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 2.000000 MHz " "Parameter \"output_clock_frequency3\" = \"2.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921355 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/PLL/PLL_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1404991921355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Squelette_DSPBuilder_GN Squelette_DSPBuilder_GN:dspbuilder_inst " "Elaborating entity \"Squelette_DSPBuilder_GN\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\"" {  } { { "Squelette_Quartus.vhd" "dspbuilder_inst" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNF343OQUJ Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_clock_GNF343OQUJ:clock_50mhz_0 " "Elaborating entity \"alt_dspbuilder_clock_GNF343OQUJ\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_clock_GNF343OQUJ:clock_50mhz_0\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "clock_50mhz_0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_port_GN37ALZBS4:modulateur_bitclock_i_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_port_GN37ALZBS4:modulateur_bitclock_i_0\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "modulateur_bitclock_i_0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bypass_GNGEVLMN77 Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_bypass_GNGEVLMN77:tsamp " "Elaborating entity \"alt_dspbuilder_bypass_GNGEVLMN77\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_bypass_GNGEVLMN77:tsamp\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "tsamp" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN6TGYZDFK Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay " "Elaborating entity \"alt_dspbuilder_delay_GN6TGYZDFK\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "delay" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SInitDelay Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit " "Elaborating entity \"alt_dspbuilder_SInitDelay\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd" "DelayWithInit" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "u0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_vcc_GN:delayenavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_vcc_GN:delayenavcc\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "delayenavcc" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNR47HMCFS Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_constant_GNR47HMCFS:cosw0_avec_facteur_de_multiplication_point_fixe " "Elaborating entity \"alt_dspbuilder_constant_GNR47HMCFS\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_constant_GNR47HMCFS:cosw0_avec_facteur_de_multiplication_point_fixe\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "cosw0_avec_facteur_de_multiplication_point_fixe" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNVM2FSDDK Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GNVM2FSDDK\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "multiplier" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd" "Multiplieri" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMultAltr.vhd(53) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMultAltr.vhd(53): object \"aclr_i\" assigned a value but never read" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404991921651 "|Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" "\\gcomb:U0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0 " "Elaborated megafunction instantiation \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991921890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0 " "Instantiated megafunction \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991921891 ""}  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1404991921891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3kr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3kr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3kr " "Found entity 1: mult_3kr" {  } { { "db/mult_3kr.v" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/db/mult_3kr.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991922192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991922192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3kr Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0\|mult_3kr:auto_generated " "Elaborating entity \"mult_3kr\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\gcomb:U0\|mult_3kr:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_gnd_GN:multiplieruser_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_gnd_GN:multiplieruser_aclrgnd\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "multiplieruser_aclrgnd" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6KYL5EP5 Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits " "Elaborating entity \"alt_dspbuilder_cast_GN6KYL5EP5\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "bus_14bits" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd" "Outputi" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNQOGXYDHZ Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1 " "Elaborating entity \"alt_dspbuilder_delay_GNQOGXYDHZ\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "delay1" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SInitDelay Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit " "Elaborating entity \"alt_dspbuilder_SInitDelay\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd" "DelayWithInit" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNBOOX3JQY Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_port_GNBOOX3JQY:output_dac0_0 " "Elaborating entity \"alt_dspbuilder_port_GNBOOX3JQY\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_port_GNBOOX3JQY:output_dac0_0\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "output_dac0_0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNGXGUGRPY Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNGXGUGRPY\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "parallel_adder_subtractor" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd" "adder_1_1" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_SAdderSub.vhd(57) " "Verilog HDL or VHDL warning at alt_dspbuilder_SAdderSub.vhd(57): object \"aclr_i\" assigned a value but never read" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404991922365 "|Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "\\nopip:gensa:U0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0 " "Elaborated megafunction instantiation \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991922583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0 " "Instantiated megafunction \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922583 ""}  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1404991922583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k6g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k6g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k6g " "Found entity 1: add_sub_k6g" {  } { { "db/add_sub_k6g.tdf" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/db/add_sub_k6g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404991922866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404991922866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k6g Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0\|add_sub_k6g:auto_generated " "Elaborating entity \"add_sub_k6g\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:gensa:U0\|add_sub_k6g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNVFK2425V Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe " "Elaborating entity \"alt_dspbuilder_cast_GNVFK2425V\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" "division_facteur_de_multiplication_point_fixe" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GNVFK2425V.vhd" "Outputi" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GNVFK2425V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404991922931 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 730 -1 0 } } { "PLL/PLL_0002.v" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/PLL/PLL_0002.v" 94 0 0 } } { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991923921 "|Squelette_Quartus|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 730 -1 0 } } { "PLL/PLL_0002.v" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/PLL/PLL_0002.v" 94 0 0 } } { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991923921 "|Squelette_Quartus|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[3].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1404991923921 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1404991923921 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1404991926766 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_mode VCC " "Pin \"DAC_mode\" is stuck at VCC" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC_mode"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_clock GND " "Pin \"DAC1_clock\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[0\] GND " "Pin \"DAC1_data\[0\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[1\] GND " "Pin \"DAC1_data\[1\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[2\] GND " "Pin \"DAC1_data\[2\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[3\] GND " "Pin \"DAC1_data\[3\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[4\] GND " "Pin \"DAC1_data\[4\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[5\] GND " "Pin \"DAC1_data\[5\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[6\] GND " "Pin \"DAC1_data\[6\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[7\] GND " "Pin \"DAC1_data\[7\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[8\] GND " "Pin \"DAC1_data\[8\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[9\] GND " "Pin \"DAC1_data\[9\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[10\] GND " "Pin \"DAC1_data\[10\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[11\] GND " "Pin \"DAC1_data\[11\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[12\] GND " "Pin \"DAC1_data\[12\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_data\[13\] GND " "Pin \"DAC1_data\[13\]\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC1_wrta GND " "Pin \"DAC1_wrta\" is stuck at GND" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404991927295 "|Squelette_Quartus|DAC1_wrta"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1404991927295 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1404991927679 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[2\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[2\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[4\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[4\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[6\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[6\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[7\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[7\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[9\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[9\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[10\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[10\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[11\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[11\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[12\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[12\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[13\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GNQOGXYDHZ:delay1\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[13\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[1\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[3\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[5\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[5\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[6\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[6\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[8\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[8\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[9\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[9\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[10\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[10\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[11\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[11\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[12\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[12\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[13\] High " "Register Squelette_DSPBuilder_GN:dspbuilder_inst\|alt_dspbuilder_delay_GN6TGYZDFK:delay\|alt_dspbuilder_SInitDelay:DelayWithInit\|result\[13\] will power up to High" {  } { { "Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1404991928471 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1404991928471 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL " "Ignored assignments for entity \"PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 14.0 -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_NAME UExM -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_COMPONENT_NAME UExM -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QWx0ZXJhIFBMTA==\" -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME \"QWx0ZXJhIFBMTA==\" -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION \"MTQuMA==\" -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==\" -entity PLL -qip PLL.qip -library PLL " "Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION \"QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==\" -entity PLL -qip PLL.qip -library PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1404991929207 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1404991929207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1404991930436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991930436 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1404991930640 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 730 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1404991930640 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1404991930722 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 730 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1404991930722 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[0\] " "No output dependent on input pin \"SWITCH\[0\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|SWITCH[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[1\] " "No output dependent on input pin \"SWITCH\[1\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|SWITCH[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[2\] " "No output dependent on input pin \"SWITCH\[2\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|SWITCH[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[3\] " "No output dependent on input pin \"SWITCH\[3\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|SWITCH[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[4\] " "No output dependent on input pin \"SWITCH\[4\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|SWITCH[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[5\] " "No output dependent on input pin \"SWITCH\[5\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|SWITCH[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[6\] " "No output dependent on input pin \"SWITCH\[6\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|SWITCH[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[7\] " "No output dependent on input pin \"SWITCH\[7\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|SWITCH[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[8\] " "No output dependent on input pin \"SWITCH\[8\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|SWITCH[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[9\] " "No output dependent on input pin \"SWITCH\[9\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|SWITCH[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[0\] " "No output dependent on input pin \"BUTTON\[0\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|BUTTON[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[3\] " "No output dependent on input pin \"BUTTON\[3\]\"" {  } { { "Squelette_Quartus.vhd" "" { Text "C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404991931117 "|Squelette_Quartus|BUTTON[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1404991931117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1404991931134 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1404991931134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1404991931134 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1404991931134 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1404991931134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1404991931134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404991931547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 10 07:32:11 2014 " "Processing ended: Thu Jul 10 07:32:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404991931547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404991931547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404991931547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404991931547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404991942034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404991942111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 10 07:32:18 2014 " "Processing started: Thu Jul 10 07:32:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404991942111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1404991942111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Squelette_Quartus -c Squelette_Quartus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Squelette_Quartus -c Squelette_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1404991942114 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1404991943488 ""}
{ "Info" "0" "" "Project  = Squelette_Quartus" {  } {  } 0 0 "Project  = Squelette_Quartus" 0 0 "Fitter" 0 0 1404991943490 ""}
{ "Info" "0" "" "Revision = Squelette_Quartus" {  } {  } 0 0 "Revision = Squelette_Quartus" 0 0 "Fitter" 0 0 1404991943490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1404991944251 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Squelette_Quartus 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"Squelette_Quartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1404991944486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1404991944684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1404991944684 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1404991945160 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 730 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1404991945160 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1404991945240 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1404991947780 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1404991948298 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1404991975971 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 56 global CLKCTRL_G7 " "PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 56 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1404991978267 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 22 global CLKCTRL_G4 " "PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 22 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1404991978267 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1404991978267 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock_50MHz~inputCLKENA0 11 global CLKCTRL_G10 " "Clock_50MHz~inputCLKENA0 with 11 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1404991978270 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1404991978270 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1404991979318 ""}
