// Seed: 1474061418
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7[-1 :-1],
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output supply1 id_2;
  inout wire id_1;
  logic id_19 = id_9;
  assign id_2 = id_8 - 1'h0;
  wire id_20, id_21;
  wire id_22;
endmodule
module module_1 #(
    parameter id_9 = 32'd54
) (
    id_1,
    id_2,
    id_3['h0 :-1],
    id_4,
    id_5,
    id_6[1 : id_9],
    id_7,
    id_8,
    _id_9
);
  output wire _id_9;
  input wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_1,
      id_7,
      id_4,
      id_6,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_8
  );
  output uwire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = 1'h0;
endmodule
