// Seed: 4183952397
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(1) begin : LABEL_0
    id_3 += ~id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_9
  );
  inout tri id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = -1;
endmodule
