 ğŸ”€ SR Latch (Level-Sensitive)

## ğŸ“˜ Theory
The **SR (Set-Reset) latch** is a basic memory element used in digital circuits.  
It has two inputs **S (Set)** and **R (Reset)** along with an **Enable (En)** signal.  
The output **Q** stores a logic value until changed by the inputs.  

- **Set (S=1, R=0)** â†’ Q = 1  
- **Reset (S=0, R=1)** â†’ Q = 0  
- **Hold (S=0, R=0)** â†’ Q retains its previous state  
- **Invalid (S=1, R=1)** â†’ Not allowed (both set and reset active at the same time)  

---

## ğŸ“ Truth Table

| Enable | S | R | Q(next)     |
|--------|---|---|-------------|
|   0    | x | x | Q (Hold)    |
|   1    | 0 | 0 | Q (Hold)    |
|   1    | 0 | 1 | 0 (Reset)   |
|   1    | 1 | 0 | 1 (Set)     |
|   1    | 1 | 1 | Invalid (X) |

---

## ğŸ“ Code

[sr_latch.v](sr_latch.v) â€“ RTL Design  

[sr_latch_tb.v](sr_latch_tb.v) â€“ Testbench  



## ğŸ” Simulation

- Tool: QuestaSim / EDA Playground  

- ### ğŸ“Š Waveform Output

Here is the simulation waveform:  

![Waveform](sr_latch_waveform.png)



Output Verified!
