#[doc = "Register `ADC1R` reader"]
pub type R = crate::R<Adc1rSpec>;
#[doc = "Register `ADC1R` writer"]
pub type W = crate::W<Adc1rSpec>;
#[doc = "Field `AD1MC1` reader - ADC trigger 1 on Master Compare 1"]
pub type Ad1mc1R = crate::BitReader;
#[doc = "Field `AD1MC1` writer - ADC trigger 1 on Master Compare 1"]
pub type Ad1mc1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1MC2` reader - ADC trigger 1 on Master Compare 2"]
pub type Ad1mc2R = crate::BitReader;
#[doc = "Field `AD1MC2` writer - ADC trigger 1 on Master Compare 2"]
pub type Ad1mc2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1MC3` reader - ADC trigger 1 on Master Compare 3"]
pub type Ad1mc3R = crate::BitReader;
#[doc = "Field `AD1MC3` writer - ADC trigger 1 on Master Compare 3"]
pub type Ad1mc3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1MC4` reader - ADC trigger 1 on Master Compare 4"]
pub type Ad1mc4R = crate::BitReader;
#[doc = "Field `AD1MC4` writer - ADC trigger 1 on Master Compare 4"]
pub type Ad1mc4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1MPER` reader - ADC trigger 1 on Master Period"]
pub type Ad1mperR = crate::BitReader;
#[doc = "Field `AD1MPER` writer - ADC trigger 1 on Master Period"]
pub type Ad1mperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1EEV1` reader - ADC trigger 1 on External Event 1"]
pub type Ad1eev1R = crate::BitReader;
#[doc = "Field `AD1EEV1` writer - ADC trigger 1 on External Event 1"]
pub type Ad1eev1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1EEV2` reader - ADC trigger 1 on External Event 2"]
pub type Ad1eev2R = crate::BitReader;
#[doc = "Field `AD1EEV2` writer - ADC trigger 1 on External Event 2"]
pub type Ad1eev2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1EEV3` reader - ADC trigger 1 on External Event 3"]
pub type Ad1eev3R = crate::BitReader;
#[doc = "Field `AD1EEV3` writer - ADC trigger 1 on External Event 3"]
pub type Ad1eev3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1EEV4` reader - ADC trigger 1 on External Event 4"]
pub type Ad1eev4R = crate::BitReader;
#[doc = "Field `AD1EEV4` writer - ADC trigger 1 on External Event 4"]
pub type Ad1eev4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1EEV5` reader - ADC trigger 1 on External Event 5"]
pub type Ad1eev5R = crate::BitReader;
#[doc = "Field `AD1EEV5` writer - ADC trigger 1 on External Event 5"]
pub type Ad1eev5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TAC2` reader - ADC trigger 1 on Timer A compare 2"]
pub type Ad1tac2R = crate::BitReader;
#[doc = "Field `AD1TAC2` writer - ADC trigger 1 on Timer A compare 2"]
pub type Ad1tac2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TAC3` reader - ADC trigger 1 on Timer A compare 3"]
pub type Ad1tac3R = crate::BitReader;
#[doc = "Field `AD1TAC3` writer - ADC trigger 1 on Timer A compare 3"]
pub type Ad1tac3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TAC4` reader - ADC trigger 1 on Timer A compare 4"]
pub type Ad1tac4R = crate::BitReader;
#[doc = "Field `AD1TAC4` writer - ADC trigger 1 on Timer A compare 4"]
pub type Ad1tac4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TAPER` reader - ADC trigger 1 on Timer A Period"]
pub type Ad1taperR = crate::BitReader;
#[doc = "Field `AD1TAPER` writer - ADC trigger 1 on Timer A Period"]
pub type Ad1taperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TARST` reader - ADC trigger 1 on Timer A Reset"]
pub type Ad1tarstR = crate::BitReader;
#[doc = "Field `AD1TARST` writer - ADC trigger 1 on Timer A Reset"]
pub type Ad1tarstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TBC2` reader - ADC trigger 1 on Timer B compare 2"]
pub type Ad1tbc2R = crate::BitReader;
#[doc = "Field `AD1TBC2` writer - ADC trigger 1 on Timer B compare 2"]
pub type Ad1tbc2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TBC3` reader - ADC trigger 1 on Timer B compare 3"]
pub type Ad1tbc3R = crate::BitReader;
#[doc = "Field `AD1TBC3` writer - ADC trigger 1 on Timer B compare 3"]
pub type Ad1tbc3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TBC4` reader - ADC trigger 1 on Timer B compare 4"]
pub type Ad1tbc4R = crate::BitReader;
#[doc = "Field `AD1TBC4` writer - ADC trigger 1 on Timer B compare 4"]
pub type Ad1tbc4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TBPER` reader - ADC trigger 1 on Timer B Period"]
pub type Ad1tbperR = crate::BitReader;
#[doc = "Field `AD1TBPER` writer - ADC trigger 1 on Timer B Period"]
pub type Ad1tbperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TBRST` reader - ADC trigger 1 on Timer B Reset"]
pub type Ad1tbrstR = crate::BitReader;
#[doc = "Field `AD1TBRST` writer - ADC trigger 1 on Timer B Reset"]
pub type Ad1tbrstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TCC2` reader - ADC trigger 1 on Timer C compare 2"]
pub type Ad1tcc2R = crate::BitReader;
#[doc = "Field `AD1TCC2` writer - ADC trigger 1 on Timer C compare 2"]
pub type Ad1tcc2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TCC3` reader - ADC trigger 1 on Timer C compare 3"]
pub type Ad1tcc3R = crate::BitReader;
#[doc = "Field `AD1TCC3` writer - ADC trigger 1 on Timer C compare 3"]
pub type Ad1tcc3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TCC4` reader - ADC trigger 1 on Timer C compare 4"]
pub type Ad1tcc4R = crate::BitReader;
#[doc = "Field `AD1TCC4` writer - ADC trigger 1 on Timer C compare 4"]
pub type Ad1tcc4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TCPER` reader - ADC trigger 1 on Timer C Period"]
pub type Ad1tcperR = crate::BitReader;
#[doc = "Field `AD1TCPER` writer - ADC trigger 1 on Timer C Period"]
pub type Ad1tcperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TDC2` reader - ADC trigger 1 on Timer D compare 2"]
pub type Ad1tdc2R = crate::BitReader;
#[doc = "Field `AD1TDC2` writer - ADC trigger 1 on Timer D compare 2"]
pub type Ad1tdc2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TDC3` reader - ADC trigger 1 on Timer D compare 3"]
pub type Ad1tdc3R = crate::BitReader;
#[doc = "Field `AD1TDC3` writer - ADC trigger 1 on Timer D compare 3"]
pub type Ad1tdc3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TDC4` reader - ADC trigger 1 on Timer D compare 4"]
pub type Ad1tdc4R = crate::BitReader;
#[doc = "Field `AD1TDC4` writer - ADC trigger 1 on Timer D compare 4"]
pub type Ad1tdc4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TDPER` reader - ADC trigger 1 on Timer D Period"]
pub type Ad1tdperR = crate::BitReader;
#[doc = "Field `AD1TDPER` writer - ADC trigger 1 on Timer D Period"]
pub type Ad1tdperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TEC2` reader - ADC trigger 1 on Timer E compare 2"]
pub type Ad1tec2R = crate::BitReader;
#[doc = "Field `AD1TEC2` writer - ADC trigger 1 on Timer E compare 2"]
pub type Ad1tec2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TEC3` reader - ADC trigger 1 on Timer E compare 3"]
pub type Ad1tec3R = crate::BitReader;
#[doc = "Field `AD1TEC3` writer - ADC trigger 1 on Timer E compare 3"]
pub type Ad1tec3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TEC4` reader - ADC trigger 1 on Timer E compare 4"]
pub type Ad1tec4R = crate::BitReader;
#[doc = "Field `AD1TEC4` writer - ADC trigger 1 on Timer E compare 4"]
pub type Ad1tec4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AD1TEPER` reader - ADC trigger 1 on Timer E Period"]
pub type Ad1teperR = crate::BitReader;
#[doc = "Field `AD1TEPER` writer - ADC trigger 1 on Timer E Period"]
pub type Ad1teperW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - ADC trigger 1 on Master Compare 1"]
    #[inline(always)]
    pub fn ad1mc1(&self) -> Ad1mc1R {
        Ad1mc1R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - ADC trigger 1 on Master Compare 2"]
    #[inline(always)]
    pub fn ad1mc2(&self) -> Ad1mc2R {
        Ad1mc2R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - ADC trigger 1 on Master Compare 3"]
    #[inline(always)]
    pub fn ad1mc3(&self) -> Ad1mc3R {
        Ad1mc3R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - ADC trigger 1 on Master Compare 4"]
    #[inline(always)]
    pub fn ad1mc4(&self) -> Ad1mc4R {
        Ad1mc4R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - ADC trigger 1 on Master Period"]
    #[inline(always)]
    pub fn ad1mper(&self) -> Ad1mperR {
        Ad1mperR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - ADC trigger 1 on External Event 1"]
    #[inline(always)]
    pub fn ad1eev1(&self) -> Ad1eev1R {
        Ad1eev1R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - ADC trigger 1 on External Event 2"]
    #[inline(always)]
    pub fn ad1eev2(&self) -> Ad1eev2R {
        Ad1eev2R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - ADC trigger 1 on External Event 3"]
    #[inline(always)]
    pub fn ad1eev3(&self) -> Ad1eev3R {
        Ad1eev3R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - ADC trigger 1 on External Event 4"]
    #[inline(always)]
    pub fn ad1eev4(&self) -> Ad1eev4R {
        Ad1eev4R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - ADC trigger 1 on External Event 5"]
    #[inline(always)]
    pub fn ad1eev5(&self) -> Ad1eev5R {
        Ad1eev5R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - ADC trigger 1 on Timer A compare 2"]
    #[inline(always)]
    pub fn ad1tac2(&self) -> Ad1tac2R {
        Ad1tac2R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - ADC trigger 1 on Timer A compare 3"]
    #[inline(always)]
    pub fn ad1tac3(&self) -> Ad1tac3R {
        Ad1tac3R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - ADC trigger 1 on Timer A compare 4"]
    #[inline(always)]
    pub fn ad1tac4(&self) -> Ad1tac4R {
        Ad1tac4R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - ADC trigger 1 on Timer A Period"]
    #[inline(always)]
    pub fn ad1taper(&self) -> Ad1taperR {
        Ad1taperR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - ADC trigger 1 on Timer A Reset"]
    #[inline(always)]
    pub fn ad1tarst(&self) -> Ad1tarstR {
        Ad1tarstR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - ADC trigger 1 on Timer B compare 2"]
    #[inline(always)]
    pub fn ad1tbc2(&self) -> Ad1tbc2R {
        Ad1tbc2R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - ADC trigger 1 on Timer B compare 3"]
    #[inline(always)]
    pub fn ad1tbc3(&self) -> Ad1tbc3R {
        Ad1tbc3R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - ADC trigger 1 on Timer B compare 4"]
    #[inline(always)]
    pub fn ad1tbc4(&self) -> Ad1tbc4R {
        Ad1tbc4R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - ADC trigger 1 on Timer B Period"]
    #[inline(always)]
    pub fn ad1tbper(&self) -> Ad1tbperR {
        Ad1tbperR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - ADC trigger 1 on Timer B Reset"]
    #[inline(always)]
    pub fn ad1tbrst(&self) -> Ad1tbrstR {
        Ad1tbrstR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - ADC trigger 1 on Timer C compare 2"]
    #[inline(always)]
    pub fn ad1tcc2(&self) -> Ad1tcc2R {
        Ad1tcc2R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - ADC trigger 1 on Timer C compare 3"]
    #[inline(always)]
    pub fn ad1tcc3(&self) -> Ad1tcc3R {
        Ad1tcc3R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - ADC trigger 1 on Timer C compare 4"]
    #[inline(always)]
    pub fn ad1tcc4(&self) -> Ad1tcc4R {
        Ad1tcc4R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - ADC trigger 1 on Timer C Period"]
    #[inline(always)]
    pub fn ad1tcper(&self) -> Ad1tcperR {
        Ad1tcperR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - ADC trigger 1 on Timer D compare 2"]
    #[inline(always)]
    pub fn ad1tdc2(&self) -> Ad1tdc2R {
        Ad1tdc2R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - ADC trigger 1 on Timer D compare 3"]
    #[inline(always)]
    pub fn ad1tdc3(&self) -> Ad1tdc3R {
        Ad1tdc3R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - ADC trigger 1 on Timer D compare 4"]
    #[inline(always)]
    pub fn ad1tdc4(&self) -> Ad1tdc4R {
        Ad1tdc4R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - ADC trigger 1 on Timer D Period"]
    #[inline(always)]
    pub fn ad1tdper(&self) -> Ad1tdperR {
        Ad1tdperR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - ADC trigger 1 on Timer E compare 2"]
    #[inline(always)]
    pub fn ad1tec2(&self) -> Ad1tec2R {
        Ad1tec2R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - ADC trigger 1 on Timer E compare 3"]
    #[inline(always)]
    pub fn ad1tec3(&self) -> Ad1tec3R {
        Ad1tec3R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - ADC trigger 1 on Timer E compare 4"]
    #[inline(always)]
    pub fn ad1tec4(&self) -> Ad1tec4R {
        Ad1tec4R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - ADC trigger 1 on Timer E Period"]
    #[inline(always)]
    pub fn ad1teper(&self) -> Ad1teperR {
        Ad1teperR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADC1R")
            .field("ad1teper", &self.ad1teper())
            .field("ad1tec4", &self.ad1tec4())
            .field("ad1tec3", &self.ad1tec3())
            .field("ad1tec2", &self.ad1tec2())
            .field("ad1tdper", &self.ad1tdper())
            .field("ad1tdc4", &self.ad1tdc4())
            .field("ad1tdc3", &self.ad1tdc3())
            .field("ad1tdc2", &self.ad1tdc2())
            .field("ad1tcper", &self.ad1tcper())
            .field("ad1tcc4", &self.ad1tcc4())
            .field("ad1tcc3", &self.ad1tcc3())
            .field("ad1tcc2", &self.ad1tcc2())
            .field("ad1tbrst", &self.ad1tbrst())
            .field("ad1tbper", &self.ad1tbper())
            .field("ad1tbc4", &self.ad1tbc4())
            .field("ad1tbc3", &self.ad1tbc3())
            .field("ad1tbc2", &self.ad1tbc2())
            .field("ad1tarst", &self.ad1tarst())
            .field("ad1taper", &self.ad1taper())
            .field("ad1tac4", &self.ad1tac4())
            .field("ad1tac3", &self.ad1tac3())
            .field("ad1tac2", &self.ad1tac2())
            .field("ad1eev5", &self.ad1eev5())
            .field("ad1eev4", &self.ad1eev4())
            .field("ad1eev3", &self.ad1eev3())
            .field("ad1eev2", &self.ad1eev2())
            .field("ad1eev1", &self.ad1eev1())
            .field("ad1mper", &self.ad1mper())
            .field("ad1mc4", &self.ad1mc4())
            .field("ad1mc3", &self.ad1mc3())
            .field("ad1mc2", &self.ad1mc2())
            .field("ad1mc1", &self.ad1mc1())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - ADC trigger 1 on Master Compare 1"]
    #[inline(always)]
    #[must_use]
    pub fn ad1mc1(&mut self) -> Ad1mc1W<Adc1rSpec> {
        Ad1mc1W::new(self, 0)
    }
    #[doc = "Bit 1 - ADC trigger 1 on Master Compare 2"]
    #[inline(always)]
    #[must_use]
    pub fn ad1mc2(&mut self) -> Ad1mc2W<Adc1rSpec> {
        Ad1mc2W::new(self, 1)
    }
    #[doc = "Bit 2 - ADC trigger 1 on Master Compare 3"]
    #[inline(always)]
    #[must_use]
    pub fn ad1mc3(&mut self) -> Ad1mc3W<Adc1rSpec> {
        Ad1mc3W::new(self, 2)
    }
    #[doc = "Bit 3 - ADC trigger 1 on Master Compare 4"]
    #[inline(always)]
    #[must_use]
    pub fn ad1mc4(&mut self) -> Ad1mc4W<Adc1rSpec> {
        Ad1mc4W::new(self, 3)
    }
    #[doc = "Bit 4 - ADC trigger 1 on Master Period"]
    #[inline(always)]
    #[must_use]
    pub fn ad1mper(&mut self) -> Ad1mperW<Adc1rSpec> {
        Ad1mperW::new(self, 4)
    }
    #[doc = "Bit 5 - ADC trigger 1 on External Event 1"]
    #[inline(always)]
    #[must_use]
    pub fn ad1eev1(&mut self) -> Ad1eev1W<Adc1rSpec> {
        Ad1eev1W::new(self, 5)
    }
    #[doc = "Bit 6 - ADC trigger 1 on External Event 2"]
    #[inline(always)]
    #[must_use]
    pub fn ad1eev2(&mut self) -> Ad1eev2W<Adc1rSpec> {
        Ad1eev2W::new(self, 6)
    }
    #[doc = "Bit 7 - ADC trigger 1 on External Event 3"]
    #[inline(always)]
    #[must_use]
    pub fn ad1eev3(&mut self) -> Ad1eev3W<Adc1rSpec> {
        Ad1eev3W::new(self, 7)
    }
    #[doc = "Bit 8 - ADC trigger 1 on External Event 4"]
    #[inline(always)]
    #[must_use]
    pub fn ad1eev4(&mut self) -> Ad1eev4W<Adc1rSpec> {
        Ad1eev4W::new(self, 8)
    }
    #[doc = "Bit 9 - ADC trigger 1 on External Event 5"]
    #[inline(always)]
    #[must_use]
    pub fn ad1eev5(&mut self) -> Ad1eev5W<Adc1rSpec> {
        Ad1eev5W::new(self, 9)
    }
    #[doc = "Bit 10 - ADC trigger 1 on Timer A compare 2"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tac2(&mut self) -> Ad1tac2W<Adc1rSpec> {
        Ad1tac2W::new(self, 10)
    }
    #[doc = "Bit 11 - ADC trigger 1 on Timer A compare 3"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tac3(&mut self) -> Ad1tac3W<Adc1rSpec> {
        Ad1tac3W::new(self, 11)
    }
    #[doc = "Bit 12 - ADC trigger 1 on Timer A compare 4"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tac4(&mut self) -> Ad1tac4W<Adc1rSpec> {
        Ad1tac4W::new(self, 12)
    }
    #[doc = "Bit 13 - ADC trigger 1 on Timer A Period"]
    #[inline(always)]
    #[must_use]
    pub fn ad1taper(&mut self) -> Ad1taperW<Adc1rSpec> {
        Ad1taperW::new(self, 13)
    }
    #[doc = "Bit 14 - ADC trigger 1 on Timer A Reset"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tarst(&mut self) -> Ad1tarstW<Adc1rSpec> {
        Ad1tarstW::new(self, 14)
    }
    #[doc = "Bit 15 - ADC trigger 1 on Timer B compare 2"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tbc2(&mut self) -> Ad1tbc2W<Adc1rSpec> {
        Ad1tbc2W::new(self, 15)
    }
    #[doc = "Bit 16 - ADC trigger 1 on Timer B compare 3"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tbc3(&mut self) -> Ad1tbc3W<Adc1rSpec> {
        Ad1tbc3W::new(self, 16)
    }
    #[doc = "Bit 17 - ADC trigger 1 on Timer B compare 4"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tbc4(&mut self) -> Ad1tbc4W<Adc1rSpec> {
        Ad1tbc4W::new(self, 17)
    }
    #[doc = "Bit 18 - ADC trigger 1 on Timer B Period"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tbper(&mut self) -> Ad1tbperW<Adc1rSpec> {
        Ad1tbperW::new(self, 18)
    }
    #[doc = "Bit 19 - ADC trigger 1 on Timer B Reset"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tbrst(&mut self) -> Ad1tbrstW<Adc1rSpec> {
        Ad1tbrstW::new(self, 19)
    }
    #[doc = "Bit 20 - ADC trigger 1 on Timer C compare 2"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tcc2(&mut self) -> Ad1tcc2W<Adc1rSpec> {
        Ad1tcc2W::new(self, 20)
    }
    #[doc = "Bit 21 - ADC trigger 1 on Timer C compare 3"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tcc3(&mut self) -> Ad1tcc3W<Adc1rSpec> {
        Ad1tcc3W::new(self, 21)
    }
    #[doc = "Bit 22 - ADC trigger 1 on Timer C compare 4"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tcc4(&mut self) -> Ad1tcc4W<Adc1rSpec> {
        Ad1tcc4W::new(self, 22)
    }
    #[doc = "Bit 23 - ADC trigger 1 on Timer C Period"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tcper(&mut self) -> Ad1tcperW<Adc1rSpec> {
        Ad1tcperW::new(self, 23)
    }
    #[doc = "Bit 24 - ADC trigger 1 on Timer D compare 2"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tdc2(&mut self) -> Ad1tdc2W<Adc1rSpec> {
        Ad1tdc2W::new(self, 24)
    }
    #[doc = "Bit 25 - ADC trigger 1 on Timer D compare 3"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tdc3(&mut self) -> Ad1tdc3W<Adc1rSpec> {
        Ad1tdc3W::new(self, 25)
    }
    #[doc = "Bit 26 - ADC trigger 1 on Timer D compare 4"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tdc4(&mut self) -> Ad1tdc4W<Adc1rSpec> {
        Ad1tdc4W::new(self, 26)
    }
    #[doc = "Bit 27 - ADC trigger 1 on Timer D Period"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tdper(&mut self) -> Ad1tdperW<Adc1rSpec> {
        Ad1tdperW::new(self, 27)
    }
    #[doc = "Bit 28 - ADC trigger 1 on Timer E compare 2"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tec2(&mut self) -> Ad1tec2W<Adc1rSpec> {
        Ad1tec2W::new(self, 28)
    }
    #[doc = "Bit 29 - ADC trigger 1 on Timer E compare 3"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tec3(&mut self) -> Ad1tec3W<Adc1rSpec> {
        Ad1tec3W::new(self, 29)
    }
    #[doc = "Bit 30 - ADC trigger 1 on Timer E compare 4"]
    #[inline(always)]
    #[must_use]
    pub fn ad1tec4(&mut self) -> Ad1tec4W<Adc1rSpec> {
        Ad1tec4W::new(self, 30)
    }
    #[doc = "Bit 31 - ADC trigger 1 on Timer E Period"]
    #[inline(always)]
    #[must_use]
    pub fn ad1teper(&mut self) -> Ad1teperW<Adc1rSpec> {
        Ad1teperW::new(self, 31)
    }
}
#[doc = "ADC Trigger 1 Register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`adc1r::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`adc1r::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Adc1rSpec;
impl crate::RegisterSpec for Adc1rSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`adc1r::R`](R) reader structure"]
impl crate::Readable for Adc1rSpec {}
#[doc = "`write(|w| ..)` method takes [`adc1r::W`](W) writer structure"]
impl crate::Writable for Adc1rSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ADC1R to value 0"]
impl crate::Resettable for Adc1rSpec {
    const RESET_VALUE: u32 = 0;
}
