HOST benchmarks
==================================
A HOST implementation is included as a baseline for the PULP and reference implementation.

**More information is to be found in our publication [1].**

## Proposed designs
Design | Description |
---------------|-----------------------|
[01_arm_sw/][]|Pure-software (SW) implementation on the  host processor  (H) running at  1.2GHz. |

## References
1) "A RISC-V-based FPGA Overlay to Simplify Embedded Accelerator Deployment" - G. Bellocchi et al. (2021)

## Contacts
* E-mail: <name.surname@unimore.it>

[.]:.
[01_arm_sw/]:01_arm_sw/
