strict digraph "compose( ,  )" {
	node [label="\N"];
	"1867:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1337d690>",
		fillcolor=springgreen,
		label="1867:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1867:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1337d450>",
		fillcolor=turquoise,
		label="1867:BL
start_CRC8 <= 0;
START_CRC8_DEL <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1337d490>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1337d610>]",
		style=filled,
		typ=Block];
	"1867:IF" -> "1867:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1867];
	"1871:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1337d810>",
		fillcolor=turquoise,
		label="1871:BL
start_CRC8 <= store_tx_data_valid[0];
START_CRC8_DEL <= start_CRC8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1337d890>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1337da10>]",
		style=filled,
		typ=Block];
	"1867:IF" -> "1871:BL"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1867];
	"1706:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133bd190>",
		fillcolor=turquoise,
		label="1706:BL
OVERFLOW_DATA[7:0] <= TERMINATE_FRAME;
OVERFLOW_DATA[15:8] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133b8f90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133bd210>]",
		style=filled,
		typ=Block];
	"Leaf_1520:AL"	 [def_var="['TX_DATA_DEL7', 'TX_DATA_DEL6', 'TX_DATA_DEL5', 'TX_DATA_DEL4', 'TX_DATA_DEL3', 'TX_DATA_DEL2', 'TX_DATA_DEL1', 'TX_DATA_DEL14', '\
TX_DATA_DEL12', 'TXD', 'OVERFLOW_DATA', 'TX_DATA_DEL11', 'TX_DATA_DEL9', 'TX_DATA_DEL8', 'TX_DATA_DEL10', 'TX_DATA_DEL13', 'TX_DATA_\
DEL15']",
		label="Leaf_1520:AL"];
	"1706:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1004:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13471910>",
		fillcolor=springgreen,
		label="1004:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1004:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13471850>",
		fillcolor=turquoise,
		label="1004:BL
shift_pause_data <= TXD_PAUSE_DEL2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13471890>]",
		style=filled,
		typ=Block];
	"1004:IF" -> "1004:BL"	 [cond="['pause_frame_counter']",
		label="(pause_frame_counter == 1)",
		lineno=1004];
	"1007:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13471a90>",
		fillcolor=turquoise,
		label="1007:BL
shift_pause_data <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13471ad0>]",
		style=filled,
		typ=Block];
	"1004:IF" -> "1007:BL"	 [cond="['pause_frame_counter']",
		label="!((pause_frame_counter == 1))",
		lineno=1004];
	"1766:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e13356850>",
		fillcolor=lightcyan,
		label="1766:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1766:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133568d0>",
		fillcolor=turquoise,
		label="1766:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1766:CA" -> "1766:BL"	 [cond="[]",
		lineno=None];
	"1145:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1348fd50>",
		fillcolor=turquoise,
		label="1145:BL
DELAY_ACK <= store_pause_frame;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1348fd90>]",
		style=filled,
		typ=Block];
	"Leaf_1140:AL"	 [def_var="['DELAY_ACK']",
		label="Leaf_1140:AL"];
	"1145:BL" -> "Leaf_1140:AL"	 [cond="[]",
		lineno=None];
	"1575:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13401bd0>",
		fillcolor=springgreen,
		label="1575:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1579:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13406050>",
		fillcolor=turquoise,
		label="1579:BL
TX_DATA_DEL14[7:0] <= TERMINATE_FRAME;
TX_DATA_DEL14[15:8] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13401e50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e134060d0>]",
		style=filled,
		typ=Block];
	"1575:IF" -> "1579:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1575];
	"1575:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13401a90>",
		fillcolor=turquoise,
		label="1575:BL
TX_DATA_DEL14[7:0] <= ERROR_FRAME;
TX_DATA_DEL14[15:8] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134018d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13401b50>]",
		style=filled,
		typ=Block];
	"1575:IF" -> "1575:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1575];
	"1720:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133c2a10>",
		fillcolor=turquoise,
		label="1720:BL
TX_DATA_DEL14[39:32] <= ERROR_FRAME;
TX_DATA_DEL14[47:40] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133c2850>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133c2ad0>]",
		style=filled,
		typ=Block];
	"1720:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1236:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13426110>",
		fillcolor=turquoise,
		label="1236:BL
insert_error <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13426150>]",
		style=filled,
		typ=Block];
	"Leaf_1207:AL"	 [def_var="['insert_error']",
		label="Leaf_1207:AL"];
	"1236:BL" -> "Leaf_1207:AL"	 [cond="[]",
		lineno=None];
	"1314:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342eed0>",
		fillcolor=turquoise,
		label="1314:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1315:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13433250>",
		fillcolor=springgreen,
		label="1315:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1314:BL" -> "1315:IF"	 [cond="[]",
		lineno=None];
	"1771:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1335b990>",
		fillcolor=turquoise,
		label="1771:BL
OVERFLOW_DATA[23:16] <= ERROR_FRAME;
OVERFLOW_DATA[31:24] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1335b7d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1335ba50>]",
		style=filled,
		typ=Block];
	"1771:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1375:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13442550>",
		clk_sens=True,
		fillcolor=gold,
		label="1375:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['append_start_pause', 'frame_start_del', 'transmit_pause_frame', 'reset_int', 'FRAME_START', 'transmit_pause_frame_del3', 'transmit_\
pause_frame_del2', 'transmit_pause_frame_del']"];
	"1376:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13442510>",
		fillcolor=turquoise,
		label="1376:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1375:AL" -> "1376:BL"	 [cond="[]",
		lineno=None];
	"1883:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13382050>",
		fillcolor=turquoise,
		label="1883:BL
byte_count_reg <= BYTE_COUNTER;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13382090>]",
		style=filled,
		typ=Block];
	"Leaf_1878:AL"	 [def_var="['byte_count_reg']",
		label="Leaf_1878:AL"];
	"1883:BL" -> "Leaf_1878:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1865:AL"	 [def_var="['START_CRC8_DEL', 'start_CRC8']",
		label="Leaf_1865:AL"];
	"1867:BL" -> "Leaf_1865:AL"	 [cond="[]",
		lineno=None];
	"1339:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13438f90>",
		fillcolor=turquoise,
		label="1339:BL
TX_DATA_REG <= { 16'h0000, TX_DATA_VALID_DELAY[47:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1343d350>]",
		style=filled,
		typ=Block];
	"Leaf_1313:AL"	 [def_var="['TX_DATA_REG']",
		label="Leaf_1313:AL"];
	"1339:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1637:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1339f350>",
		fillcolor=springgreen,
		label="1637:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1637:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1339f210>",
		fillcolor=turquoise,
		label="1637:BL
TX_DATA_DEL14[55:48] <= ERROR_FRAME;
TX_DATA_DEL14[63:56] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1339f050>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1339f2d0>]",
		style=filled,
		typ=Block];
	"1637:IF" -> "1637:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1637];
	"1641:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1339f790>",
		fillcolor=turquoise,
		label="1641:BL
TX_DATA_DEL14[55:48] <= TERMINATE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1339f5d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1339f810>]",
		style=filled,
		typ=Block];
	"1637:IF" -> "1641:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1637];
	"1634:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1339ac90>",
		fillcolor=springgreen,
		label="1634:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1646:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133a4e90>",
		fillcolor=turquoise,
		label="1646:BL
TX_DATA_DEL14[15:0] <= TX_DATA_DEL13[15:0];
TX_DATA_DEL14[39:32] <= IDLE_FRAME;
TX_DATA_DEL14[47:40] <= IDLE_FRAME;
TX_DATA_\
DEL14[55:48] <= IDLE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1339fad0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133a4850>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133a4a90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133a4cd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133a4f10>]",
		style=filled,
		typ=Block];
	"1634:IF" -> "1646:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1634];
	"1634:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1339acd0>",
		fillcolor=turquoise,
		label="1634:BL
TX_DATA_DEL14[15:0] <= TX_DATA_DEL13[15:0];
TX_DATA_DEL14[47:16] <= CRC_OUT[31:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1339a910>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1339ac10>]",
		style=filled,
		typ=Block];
	"1634:IF" -> "1634:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1634];
	"1754:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13356250>",
		fillcolor=springgreen,
		label="1754:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1758:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13356690>",
		fillcolor=turquoise,
		label="1758:BL
TX_DATA_DEL14[47:40] <= TERMINATE_FRAME;
TX_DATA_DEL14[55:48] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133564d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13356710>]",
		style=filled,
		typ=Block];
	"1754:IF" -> "1758:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1754];
	"1754:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13356110>",
		fillcolor=turquoise,
		label="1754:BL
TX_DATA_DEL14[47:40] <= ERROR_FRAME;
TX_DATA_DEL14[55:48] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133d1f10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133561d0>]",
		style=filled,
		typ=Block];
	"1754:IF" -> "1754:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1754];
	"1037:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13477f10>",
		fillcolor=turquoise,
		label="1037:BL
FRAME_START <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13477f50>]",
		style=filled,
		typ=Block];
	"Leaf_1032:AL"	 [def_var="['FRAME_START']",
		label="Leaf_1032:AL"];
	"1037:BL" -> "Leaf_1032:AL"	 [cond="[]",
		lineno=None];
	"1405:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13454410>",
		fillcolor=springgreen,
		label="1405:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1423:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133eb290>",
		fillcolor=turquoise,
		label="1423:BL
TX_DATA_VALID_DEL1 <= TX_DATA_VALID_REG;
TX_DATA_VALID_DEL2 <= TX_DATA_VALID_DEL1;
TX_DATA_VALID_DEL3 <= TX_DATA_VALID_DEL2;
\
TX_DATA_VALID_DEL4 <= TX_DATA_VALID_DEL3;
TX_DATA_VALID_DEL5 <= TX_DATA_VALID_DEL4;
TX_DATA_VALID_DEL6 <= TX_DATA_VALID_DEL5;
TX_\
DATA_VALID_DEL7 <= TX_DATA_VALID_DEL6;
TX_DATA_VALID_DEL8 <= TX_DATA_VALID_DEL7;
TX_DATA_VALID_DEL9 <= TX_DATA_VALID_DEL8;
TX_DATA_\
VALID_DEL10 <= TX_DATA_VALID_DEL9;
TX_DATA_VALID_DEL11 <= TX_DATA_VALID_DEL10;
TX_DATA_VALID_DEL12 <= TX_DATA_VALID_DEL11;
TX_DATA_\
VALID_DEL13 <= TX_DATA_VALID_DEL12;
TX_DATA_VALID_DEL14 <= TX_DATA_VALID_DEL13;
TX_DATA_VALID_DEL15 <= TX_DATA_VALID_DEL14;
TXC <= \
TX_DATA_VALID_DEL15;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134545d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13454790>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13454950>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13454b10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13454cd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13454e90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133d9090>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133d9250>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133d9410>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133d95d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133d9790>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133d9950>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133d9b10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133d9cd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133eb610>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133eb7d0>]",
		style=filled,
		typ=Block];
	"1405:IF" -> "1423:BL"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1405];
	"1405:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e134541d0>",
		fillcolor=turquoise,
		label="1405:BL
TX_DATA_VALID_DEL1 <= 0;
TX_DATA_VALID_DEL2 <= 0;
TX_DATA_VALID_DEL3 <= 0;
TX_DATA_VALID_DEL4 <= 0;
TX_DATA_VALID_DEL5 <= \
0;
TX_DATA_VALID_DEL6 <= 0;
TX_DATA_VALID_DEL7 <= 0;
TX_DATA_VALID_DEL8 <= 0;
TX_DATA_VALID_DEL9 <= 0;
TX_DATA_VALID_DEL10 <= 0;
\
TX_DATA_VALID_DEL11 <= 0;
TX_DATA_VALID_DEL12 <= 0;
TX_DATA_VALID_DEL13 <= 0;
TX_DATA_VALID_DEL14 <= 0;
TX_DATA_VALID_DEL15 <= 0;
\
OVERFLOW_VALID <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1344bc90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1344be10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1344bf90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1344f150>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1344f2d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1344f450>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1344f5d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1344f750>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1344f8d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1344fa50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1344fbd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1344fd50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1344fed0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13454090>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13454210>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13454390>]",
		style=filled,
		typ=Block];
	"1405:IF" -> "1405:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1405];
	"1085:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13480d50>",
		fillcolor=turquoise,
		label="1085:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1086:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13486390>",
		fillcolor=springgreen,
		label="1086:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1085:BL" -> "1086:IF"	 [cond="[]",
		lineno=None];
	"1224:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13421710>",
		fillcolor=turquoise,
		label="1224:BL
insert_error <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13421750>]",
		style=filled,
		typ=Block];
	"1224:BL" -> "Leaf_1207:AL"	 [cond="[]",
		lineno=None];
	"1357:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1343de90>",
		fillcolor=turquoise,
		label="1357:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1358:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13442310>",
		fillcolor=springgreen,
		label="1358:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1357:BL" -> "1358:IF"	 [cond="[]",
		lineno=None];
	"1895:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13382a90>",
		fillcolor=springgreen,
		label="1895:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1898:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13382c50>",
		fillcolor=turquoise,
		label="1898:BL
final_byte_count <= byte_count_reg;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13382c90>]",
		style=filled,
		typ=Block];
	"1895:IF" -> "1898:BL"	 [cond="['BYTE_COUNTER']",
		label="!((BYTE_COUNTER == 64))",
		lineno=1895];
	"1895:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133829d0>",
		fillcolor=turquoise,
		label="1895:BL
final_byte_count <= 60;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13382a10>]",
		style=filled,
		typ=Block];
	"1895:IF" -> "1895:BL"	 [cond="['BYTE_COUNTER']",
		label="(BYTE_COUNTER == 64)",
		lineno=1895];
	"1472:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133e2910>",
		fillcolor=springgreen,
		label="1472:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1472:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133e2a90>",
		fillcolor=turquoise,
		label="1472:BL
TX_DATA_VALID_DEL14 <= 8'b11111111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133e2ad0>]",
		style=filled,
		typ=Block];
	"1472:IF" -> "1472:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1472];
	"1287:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1342e250>",
		fillcolor=springgreen,
		label="1287:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1287:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342e190>",
		fillcolor=turquoise,
		label="1287:BL
TX_DATA_VALID_REG <= 8'b00001111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1342e1d0>]",
		style=filled,
		typ=Block];
	"1287:IF" -> "1287:BL"	 [cond="['TX_START']",
		label=TX_START,
		lineno=1287];
	"1290:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342e490>",
		fillcolor=turquoise,
		label="1290:BL
TX_DATA_VALID_REG <= 8'b00001111 | TX_DATA_VALID;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1342e4d0>]",
		style=filled,
		typ=Block];
	"1287:IF" -> "1290:BL"	 [cond="['TX_START']",
		label="!(TX_START)",
		lineno=1287];
	"1732:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133c83d0>",
		fillcolor=turquoise,
		label="1732:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1733:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133d1650>",
		fillcolor=springgreen,
		label="1733:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1732:BL" -> "1733:IF"	 [cond="[]",
		lineno=None];
	"1245:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13421310>",
		clk_sens=True,
		fillcolor=gold,
		label="1245:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['FC_TX_PAUSEDATA', 'reset_int', 'FC_TX_PAUSEVALID', 'TX_ACK']"];
	"1246:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13421910>",
		fillcolor=turquoise,
		label="1246:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1245:AL" -> "1246:BL"	 [cond="[]",
		lineno=None];
	"1909:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133873d0>",
		fillcolor=springgreen,
		label="1909:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1912:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13387590>",
		fillcolor=turquoise,
		label="1912:BL
byte_count_stat = final_byte_count;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e133875d0>]",
		style=filled,
		typ=Block];
	"1909:IF" -> "1912:BL"	 [cond="['transmit_pause_frame']",
		label="!(transmit_pause_frame)",
		lineno=1909];
	"1909:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13387310>",
		fillcolor=turquoise,
		label="1909:BL
byte_count_stat = 512;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2e13387350>]",
		style=filled,
		typ=Block];
	"1909:IF" -> "1909:BL"	 [cond="['transmit_pause_frame']",
		label=transmit_pause_frame,
		lineno=1909];
	"1283:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342ac10>",
		fillcolor=turquoise,
		label="1283:BL
TX_DATA_VALID_REG <= 8'b11111111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1342ac50>]",
		style=filled,
		typ=Block];
	"Leaf_1277:AL"	 [def_var="['TX_DATA_VALID_REG']",
		label="Leaf_1277:AL"];
	"1283:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1377:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e134463d0>",
		fillcolor=springgreen,
		label="1377:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1376:BL" -> "1377:IF"	 [cond="[]",
		lineno=None];
	"Leaf_1889:AL"	 [def_var="['final_byte_count']",
		label="Leaf_1889:AL"];
	"1207:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1341c2d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1207:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['length_register', 'reset_err_pause', 'MAX_FRAME_SIZE', 'append_end_frame', 'reset_int', 'load_CRC8', 'final_byte_count', 'MIN_\
FRAME_SIZE', 'tx_undderrun_int']"];
	"Leaf_1889:AL" -> "1207:AL";
	"1066:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1347b710>",
		clk_sens=True,
		fillcolor=gold,
		label="1066:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['byte_count_stat', 'vlan_enabled_int', 'load_final_CRC', 'reset_int', 'final_byte_count', 'set_pause_stats', 'insert_error']"];
	"Leaf_1889:AL" -> "1066:AL";
	"1907:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e133870d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1907:AL",
		sens="['TX_CLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['transmit_pause_frame', 'final_byte_count']"];
	"Leaf_1889:AL" -> "1907:AL";
	"1889:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13382310>",
		clk_sens=True,
		fillcolor=gold,
		label="1889:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['byte_count_reg', 'start_CRC8', 'reset_int', 'load_CRC8', 'final_byte_count', 'BYTE_COUNTER']"];
	"Leaf_1889:AL" -> "1889:AL";
	"1558:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133fc050>",
		fillcolor=turquoise,
		label="1558:BL
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13406e90>]",
		style=filled,
		typ=Block];
	"1559:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13401510>",
		fillcolor=springgreen,
		label="1559:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1558:BL" -> "1559:IF"	 [cond="[]",
		lineno=None];
	"987:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1346c6d0>",
		fillcolor=turquoise,
		label="987:BL
pause_frame_counter <= pause_frame_counter + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1346c710>]",
		style=filled,
		typ=Block];
	"Leaf_982:AL"	 [def_var="['pause_frame_counter']",
		label="Leaf_982:AL"];
	"987:BL" -> "Leaf_982:AL"	 [cond="[]",
		lineno=None];
	"1963:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13391890>",
		fillcolor=springgreen,
		label="1963:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1963:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13391710>",
		fillcolor=turquoise,
		label="1963:BL
set_pause_stats <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13391810>]",
		style=filled,
		typ=Block];
	"1963:IF" -> "1963:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1963];
	"1966:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13391bd0>",
		fillcolor=springgreen,
		label="1966:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1963:IF" -> "1966:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1963];
	"Leaf_1375:AL"	 [def_var="['append_start_pause', 'reset_err_pause', 'frame_start_del', 'append_start_pause_del', 'load_CRC8', 'transmit_pause_frame_del', '\
transmit_pause_frame_valid', 'transmit_pause_frame_del2', 'transmit_pause_frame_del3']",
		label="Leaf_1375:AL"];
	"Leaf_1375:AL" -> "1375:AL";
	"1277:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1342a550>",
		clk_sens=True,
		fillcolor=gold,
		label="1277:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TX_DATA_VALID', 'TX_START', 'reset_int', 'BYTE_COUNTER', 'FRAME_START', 'shift_pause_valid_del', 'transmit_pause_frame_del']"];
	"Leaf_1375:AL" -> "1277:AL";
	"Leaf_1375:AL" -> "1207:AL";
	"1918:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13387850>",
		clk_sens=True,
		fillcolor=gold,
		label="1918:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load_final_CRC', 'reset_int', 'load_CRC8', 'append_reg']"];
	"Leaf_1375:AL" -> "1918:AL";
	"1844:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13374b90>",
		clk_sens=True,
		fillcolor=gold,
		label="1844:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['store_tx_data_valid', 'CRC_32_64', 'TX_DATA_DEL2', 'TX_DATA_VALID_DEL2', 'reset_int', 'load_CRC8', 'store_tx_data']"];
	"Leaf_1375:AL" -> "1844:AL";
	"1313:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1342ef90>",
		clk_sens=True,
		fillcolor=gold,
		label="1313:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['append_start_pause', 'TX_ACK', 'TX_DATA_VALID_REG', 'shift_pause_data', 'reset_int', 'BYTE_COUNTER', 'FRAME_START', 'transmit_\
pause_frame_valid', 'TX_DATA_VALID_DELAY']"];
	"Leaf_1375:AL" -> "1313:AL";
	"Leaf_1375:AL" -> "1889:AL";
	"1228:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13421990>",
		fillcolor=turquoise,
		label="1228:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1229:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13421d90>",
		fillcolor=springgreen,
		label="1229:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1228:BL" -> "1229:IF"	 [cond="[]",
		lineno=None];
	"1891:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13382410>",
		fillcolor=turquoise,
		label="1891:BL
final_byte_count <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13382510>]",
		style=filled,
		typ=Block];
	"1891:BL" -> "Leaf_1889:AL"	 [cond="[]",
		lineno=None];
	"1637:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1140:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1348f890>",
		clk_sens=True,
		fillcolor=gold,
		label="1140:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TX_IFG_DELAY', 'reset_int', 'store_pause_frame', 'apply_pause_delay', 'read_ifg_int']"];
	"1141:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1348f850>",
		fillcolor=turquoise,
		label="1141:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1140:AL" -> "1141:BL"	 [cond="[]",
		lineno=None];
	"1649:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133a4210>",
		fillcolor=springgreen,
		label="1649:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1646:BL" -> "1649:IF"	 [cond="[]",
		lineno=None];
	"1247:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e134264d0>",
		fillcolor=springgreen,
		label="1247:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1246:BL" -> "1247:IF"	 [cond="[]",
		lineno=None];
	"1490:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133e69d0>",
		fillcolor=springgreen,
		label="1490:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1494:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133e6a50>",
		fillcolor=turquoise,
		label="1494:BL
OVERFLOW_VALID <= 8'b00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133e6b50>]",
		style=filled,
		typ=Block];
	"1490:IF" -> "1494:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1490];
	"1490:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133e6850>",
		fillcolor=turquoise,
		label="1490:BL
TX_DATA_VALID_DEL14 <= 8'b11111111;
OVERFLOW_VALID <= 8'b00000011;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133e6790>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133e6950>]",
		style=filled,
		typ=Block];
	"1490:IF" -> "1490:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1490];
	"Leaf_943:AL"	 [def_var="['set_pause_stats']",
		label="Leaf_943:AL"];
	"Leaf_943:AL" -> "1066:AL";
	"1283:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1342acd0>",
		fillcolor=springgreen,
		label="1283:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1283:IF" -> "1283:BL"	 [cond="['BYTE_COUNTER']",
		label="(BYTE_COUNTER < 48)",
		lineno=1283];
	"1286:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1342af90>",
		fillcolor=springgreen,
		label="1286:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1283:IF" -> "1286:IF"	 [cond="['BYTE_COUNTER']",
		label="!((BYTE_COUNTER < 48))",
		lineno=1283];
	"1215:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1341ca90>",
		fillcolor=turquoise,
		label="1215:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1216:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1341ce90>",
		fillcolor=springgreen,
		label="1216:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1215:BL" -> "1216:IF"	 [cond="[]",
		lineno=None];
	"1336:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13438b90>",
		fillcolor=turquoise,
		label="1336:BL
TX_DATA_REG <= { 24'h000000, TX_DATA_VALID_DELAY[39:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13438f10>]",
		style=filled,
		typ=Block];
	"1336:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"932:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1345e3d0>",
		fillcolor=springgreen,
		label="932:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"932:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1345e250>",
		fillcolor=turquoise,
		label="932:BL
transmit_pause_frame <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1345e350>]",
		style=filled,
		typ=Block];
	"932:IF" -> "932:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=932];
	"935:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1345e710>",
		fillcolor=springgreen,
		label="935:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"932:IF" -> "935:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=932];
	"1264:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13426a10>",
		clk_sens=True,
		fillcolor=gold,
		label="1264:AL",
		sens="['TX_CLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TX_START', 'TX_DATA']"];
	"1265:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13426e50>",
		fillcolor=turquoise,
		label="1265:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1264:AL" -> "1265:BL"	 [cond="[]",
		lineno=None];
	"1306:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342ee50>",
		fillcolor=turquoise,
		label="1306:BL
TX_DATA_VALID_REG <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1342ee90>]",
		style=filled,
		typ=Block];
	"1306:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1157:AL"	 [def_var="['MAX_FRAME_SIZE']",
		label="Leaf_1157:AL"];
	"Leaf_1157:AL" -> "1207:AL";
	"1345:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1343d910>",
		fillcolor=turquoise,
		label="1345:BL
TX_DATA_REG <= TX_DATA_VALID_DELAY;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1343d950>]",
		style=filled,
		typ=Block];
	"1345:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"987:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1346c490>",
		fillcolor=springgreen,
		label="987:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"987:IF" -> "987:BL"	 [cond="['transmit_pause_frame', 'FRAME_START']",
		label="(transmit_pause_frame & !FRAME_START)",
		lineno=987];
	"1593:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e13406e50>",
		fillcolor=lightcyan,
		label="1593:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1593:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13406f50>",
		fillcolor=turquoise,
		label="1593:BL
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1339a3d0>]",
		style=filled,
		typ=Block];
	"1593:CA" -> "1593:BL"	 [cond="[]",
		lineno=None];
	"1403:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1344ba90>",
		clk_sens=True,
		fillcolor=gold,
		label="1403:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TX_DATA_VALID_DEL4', 'TX_DATA_VALID_DEL5', 'TX_DATA_VALID_DEL14', 'TX_DATA_VALID_DEL15', 'TX_DATA_VALID_DEL12', 'TX_DATA_VALID_\
DEL13', 'TX_DATA_VALID_DEL10', 'TX_DATA_VALID_DEL11', 'TX_DATA_VALID_DEL8', 'TX_DATA_VALID_DEL3', 'append_end_frame', 'TX_DATA_VALID_\
DEL6', 'TX_DATA_VALID_DEL9', 'load_final_CRC', 'reset_int', 'fcs_enabled_int', 'OVERFLOW_VALID', 'TX_DATA_VALID_DEL2', 'TX_DATA_\
VALID_DEL1', 'TX_DATA_VALID_DEL7', 'TX_DATA_VALID_REG']"];
	"Leaf_1277:AL" -> "1403:AL";
	"1032:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13477ad0>",
		clk_sens=True,
		fillcolor=gold,
		label="1032:AL",
		sens="['reset_int', 'TX_CLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TX_DATA_VALID_REG', 'TX_ACK', 'reset_int', 'BYTE_COUNTER']"];
	"Leaf_1277:AL" -> "1032:AL";
	"Leaf_1277:AL" -> "1313:AL";
	"1162:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13494450>",
		fillcolor=turquoise,
		label="1162:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1163:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13494c90>",
		fillcolor=springgreen,
		label="1163:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1162:BL" -> "1163:IF"	 [cond="[]",
		lineno=None];
	"1118:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13486dd0>",
		clk_sens=True,
		fillcolor=gold,
		label="1118:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset_int', 'TX_CFG_REG_VALUE', 'TX_CFG_REG_VALID']"];
	"1119:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13486e10>",
		fillcolor=turquoise,
		label="1119:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1118:AL" -> "1119:BL"	 [cond="[]",
		lineno=None];
	"982:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1346c050>",
		clk_sens=True,
		fillcolor=gold,
		label="982:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['transmit_pause_frame', 'reset_int', 'pause_frame_counter', 'FRAME_START']"];
	"983:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1346c090>",
		fillcolor=turquoise,
		label="983:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"982:AL" -> "983:BL"	 [cond="[]",
		lineno=None];
	"1919:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13387890>",
		fillcolor=turquoise,
		label="1919:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1920:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13387d90>",
		fillcolor=springgreen,
		label="1920:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1919:BL" -> "1920:IF"	 [cond="[]",
		lineno=None];
	"1120:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1348a5d0>",
		fillcolor=turquoise,
		label="1120:BL
vlan_enabled_int <= 0;
jumbo_enabled_int <= 0;
tx_enabled_int <= 0;
fcs_enabled_int <= 1;
reset_tx_int <= 0;
read_ifg_int <= \
0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13486fd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1348a190>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1348a310>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1348a490>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1348a610>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1348a790>]",
		style=filled,
		typ=Block];
	"Leaf_1118:AL"	 [def_var="['tx_enabled_int', 'jumbo_enabled_int', 'vlan_enabled_int', 'reset_tx_int', 'fcs_enabled_int', 'read_ifg_int']",
		label="Leaf_1118:AL"];
	"1120:BL" -> "Leaf_1118:AL"	 [cond="[]",
		lineno=None];
	"1194:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13418410>",
		fillcolor=turquoise,
		label="1194:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1195:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13418b10>",
		fillcolor=springgreen,
		label="1195:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1194:BL" -> "1195:IF"	 [cond="[]",
		lineno=None];
	"1944:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1338c810>",
		clk_sens=True,
		fillcolor=gold,
		label="1944:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset_int', 'TX_DATA_REG', 'BYTE_COUNTER', 'vlan_enabled_int']"];
	"1945:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1338c7d0>",
		fillcolor=turquoise,
		label="1945:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1944:AL" -> "1945:BL"	 [cond="[]",
		lineno=None];
	"1458:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133ddf50>",
		fillcolor=turquoise,
		label="1458:BL
TX_DATA_VALID_DEL14 <= 8'b00111111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133e2090>]",
		style=filled,
		typ=Block];
	"Leaf_1403:AL"	 [def_var="['TX_DATA_VALID_DEL4', 'TX_DATA_VALID_DEL5', 'TX_DATA_VALID_DEL14', 'TX_DATA_VALID_DEL7', 'TX_DATA_VALID_DEL12', 'TX_DATA_VALID_\
DEL1', 'TX_DATA_VALID_DEL2', 'TX_DATA_VALID_DEL3', 'TX_DATA_VALID_DEL8', 'TX_DATA_VALID_DEL11', 'TXC', 'TX_DATA_VALID_DEL6', 'TX_\
DATA_VALID_DEL9', 'TX_DATA_VALID_DEL15', 'TX_DATA_VALID_DEL10', 'OVERFLOW_VALID', 'TX_DATA_VALID_DEL13']",
		label="Leaf_1403:AL"];
	"1458:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"1683:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133b31d0>",
		fillcolor=turquoise,
		label="1683:BL
TX_DATA_DEL14[31:24] <= ERROR_FRAME;
TX_DATA_DEL14[39:32] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133affd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133b3290>]",
		style=filled,
		typ=Block];
	"1683:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1520:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e133eba10>",
		clk_sens=True,
		fillcolor=gold,
		label="1520:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['insert_error', 'append_end_frame', 'TX_DATA_REG', 'TX_DATA_DEL7', 'TX_DATA_DEL6', 'TX_DATA_DEL5', 'TX_DATA_DEL4', 'TX_DATA_DEL3', '\
TX_DATA_DEL2', 'TX_DATA_DEL1', 'TX_DATA_DEL9', 'TX_DATA_DEL8', 'TX_DATA_DEL13', 'TX_DATA_DEL12', 'TX_DATA_DEL11', 'TX_DATA_DEL10', '\
TX_DATA_DEL15', 'TX_DATA_DEL14', 'CRC_OUT', 'TX_DATA_VALID_DEL13', 'OVERFLOW_DATA', 'load_final_CRC', 'reset_int', 'fcs_enabled_\
int']"];
	"Leaf_1520:AL" -> "1520:AL";
	"Leaf_1520:AL" -> "1844:AL";
	"1522:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133f3150>",
		fillcolor=turquoise,
		label="1522:BL
TX_DATA_DEL1 <= 0;
TX_DATA_DEL2 <= 0;
TX_DATA_DEL3 <= 0;
TX_DATA_DEL4 <= 0;
TX_DATA_DEL5 <= 0;
TX_DATA_DEL6 <= 0;
TX_DATA_\
DEL7 <= 0;
TX_DATA_DEL8 <= 0;
TX_DATA_DEL9 <= 0;
TX_DATA_DEL10 <= 0;
TX_DATA_DEL11 <= 0;
TX_DATA_DEL12 <= 0;
TX_DATA_DEL13 <= 0;
\
TX_DATA_DEL14 <= 0;
TX_DATA_DEL15 <= 0;
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133ebc10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133ebd90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133ebf10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133ef0d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133ef250>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133ef3d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133ef550>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133ef6d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133ef850>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133ef9d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133efb50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133efcd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133efe50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133effd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133f3190>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133f3350>]",
		style=filled,
		typ=Block];
	"1522:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1251:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13426950>",
		fillcolor=springgreen,
		label="1251:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1251:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13426710>",
		fillcolor=turquoise,
		label="1251:BL
apply_pause_delay <= 0;
store_pause_frame <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13426750>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e134268d0>]",
		style=filled,
		typ=Block];
	"1251:IF" -> "1251:BL"	 [cond="['TX_ACK']",
		label=TX_ACK,
		lineno=1251];
	"1255:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13426a50>",
		fillcolor=springgreen,
		label="1255:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1251:IF" -> "1255:IF"	 [cond="['TX_ACK']",
		label="!(TX_ACK)",
		lineno=1251];
	"1220:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13421810>",
		fillcolor=springgreen,
		label="1220:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1228:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13421b10>",
		fillcolor=springgreen,
		label="1228:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1220:IF" -> "1228:IF"	 [cond="['length_register', 'final_byte_count']",
		label="!((length_register == final_byte_count))",
		lineno=1220];
	"1220:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13421150>",
		fillcolor=turquoise,
		label="1220:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1220:IF" -> "1220:BL"	 [cond="['length_register', 'final_byte_count']",
		label="(length_register == final_byte_count)",
		lineno=1220];
	"1324:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13433a90>",
		fillcolor=turquoise,
		label="1324:BL
TX_DATA_REG <= { 56'h00000000000000, TX_DATA_VALID_DELAY[7:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13433e50>]",
		style=filled,
		typ=Block];
	"1324:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1907:AL"	 [def_var="['byte_count_stat']",
		label="Leaf_1907:AL"];
	"1912:BL" -> "Leaf_1907:AL"	 [cond="[]",
		lineno=None];
	"1082:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13480c50>",
		fillcolor=turquoise,
		label="1082:BL
txstatplus_int[19] <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13480d90>]",
		style=filled,
		typ=Block];
	"Leaf_1066:AL"	 [def_var="['txstatplus_int']",
		label="Leaf_1066:AL"];
	"1082:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1294:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342e590>",
		fillcolor=turquoise,
		label="1294:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1295:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1342e850>",
		fillcolor=springgreen,
		label="1295:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1294:BL" -> "1295:IF"	 [cond="[]",
		lineno=None];
	"Leaf_1907:AL" -> "1066:AL";
	"1458:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133dde90>",
		fillcolor=springgreen,
		label="1458:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1458:IF" -> "1458:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1458];
	"1071:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1347bbd0>",
		fillcolor=turquoise,
		label="1071:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1082:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13480e10>",
		fillcolor=springgreen,
		label="1082:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1071:BL" -> "1082:IF"	 [cond="[]",
		lineno=None];
	"1072:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1347bc10>",
		fillcolor=springgreen,
		label="1072:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1071:BL" -> "1072:IF"	 [cond="[]",
		lineno=None];
	"1075:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1347bf90>",
		fillcolor=springgreen,
		label="1075:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1071:BL" -> "1075:IF"	 [cond="[]",
		lineno=None];
	"1666:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133aa150>",
		fillcolor=turquoise,
		label="1666:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1667:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133aaa50>",
		fillcolor=springgreen,
		label="1667:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1666:BL" -> "1667:IF"	 [cond="[]",
		lineno=None];
	"1522:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133f33d0>",
		fillcolor=springgreen,
		label="1522:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1522:IF" -> "1522:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1522];
	"1540:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133747d0>",
		fillcolor=turquoise,
		label="1540:BL
TX_DATA_DEL1 <= TX_DATA_REG;
TX_DATA_DEL2 <= TX_DATA_DEL1;
TX_DATA_DEL3 <= TX_DATA_DEL2;
TX_DATA_DEL4 <= TX_DATA_DEL3;
TX_\
DATA_DEL5 <= TX_DATA_DEL4;
TX_DATA_DEL6 <= TX_DATA_DEL5;
TX_DATA_DEL7 <= TX_DATA_DEL6;
TX_DATA_DEL8 <= TX_DATA_DEL7;
TX_DATA_DEL9 <= \
TX_DATA_DEL8;
TX_DATA_DEL10 <= TX_DATA_DEL9;
TX_DATA_DEL11 <= TX_DATA_DEL10;
TX_DATA_DEL12 <= TX_DATA_DEL11;
TX_DATA_DEL13 <= TX_\
DATA_DEL12;
TX_DATA_DEL14 <= TX_DATA_DEL13;
TX_DATA_DEL15 <= TX_DATA_DEL14;
TXD <= TX_DATA_DEL15;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133f3550>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133f3710>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133f38d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133f3a90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133f3c50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133f3e10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133f3fd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133f81d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133f8390>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133f8550>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133f8710>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133f88d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133f8a90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133f8c50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13374790>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13374950>]",
		style=filled,
		typ=Block];
	"1522:IF" -> "1540:BL"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1522];
	"1797:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13360c10>",
		fillcolor=turquoise,
		label="1797:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1798:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1336f490>",
		fillcolor=springgreen,
		label="1798:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1797:BL" -> "1798:IF"	 [cond="[]",
		lineno=None];
	"945:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1345ee50>",
		fillcolor=springgreen,
		label="945:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"945:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1345ecd0>",
		fillcolor=turquoise,
		label="945:BL
set_pause_stats <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1345edd0>]",
		style=filled,
		typ=Block];
	"945:IF" -> "945:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=945];
	"948:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e134631d0>",
		fillcolor=springgreen,
		label="948:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"945:IF" -> "948:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=945];
	"1767:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13360890>",
		fillcolor=springgreen,
		label="1767:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1784:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13360c50>",
		fillcolor=turquoise,
		label="1784:BL
TX_DATA_DEL14[47:0] <= TX_DATA_DEL13[47:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13360b90>]",
		style=filled,
		typ=Block];
	"1767:IF" -> "1784:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1767];
	"1767:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13360790>",
		fillcolor=turquoise,
		label="1767:BL
TX_DATA_DEL14[47:0] <= TX_DATA_DEL13[47:0];
TX_DATA_DEL14[63:48] <= CRC_OUT[15:0];
OVERFLOW_DATA[15:0] <= CRC_OUT[31:16];
\
OVERFLOW_DATA[39:32] <= IDLE_FRAME;
OVERFLOW_DATA[47:40] <= IDLE_FRAME;
OVERFLOW_DATA[55:48] <= IDLE_FRAME;
OVERFLOW_DATA[63:56] <= \
IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13356d50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1335b0d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1335b3d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13360150>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13360390>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133605d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13360810>]",
		style=filled,
		typ=Block];
	"1767:IF" -> "1767:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1767];
	"1159:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13494510>",
		fillcolor=springgreen,
		label="1159:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1159:IF" -> "1162:BL"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1159];
	"1159:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13494390>",
		fillcolor=turquoise,
		label="1159:BL
MAX_FRAME_SIZE <= 1514;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13494490>]",
		style=filled,
		typ=Block];
	"1159:IF" -> "1159:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1159];
	"Leaf_956:AL"	 [def_var="['TXD_PAUSE_DEL1', 'TXD_PAUSE_DEL0', 'TXD_PAUSE_DEL2', 'store_transmit_pause_value', 'TXC_PAUSE_DEL0', 'TXC_PAUSE_DEL1', 'TXC_PAUSE_\
DEL2']",
		label="Leaf_956:AL"];
	"993:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1346c910>",
		clk_sens=True,
		fillcolor=gold,
		label="993:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TXD_PAUSE_DEL1', 'TXD_PAUSE_DEL2', 'shift_pause_valid', 'pause_frame_counter', 'transmit_pause_frame', 'reset_int', 'FRAME_START']"];
	"Leaf_956:AL" -> "993:AL";
	"1022:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13477790>",
		fillcolor=turquoise,
		label="1022:BL
shift_pause_data <= 0;
shift_pause_valid <= 0;
shift_pause_valid_del <= shift_pause_valid;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13477650>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e134777d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13477990>]",
		style=filled,
		typ=Block];
	"Leaf_993:AL"	 [def_var="['shift_pause_valid', 'shift_pause_data', 'shift_pause_valid_del']",
		label="Leaf_993:AL"];
	"1022:BL" -> "Leaf_993:AL"	 [cond="[]",
		lineno=None];
	"1806:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1336ad50>",
		fillcolor=turquoise,
		label="1806:BL
OVERFLOW_DATA[31:24] <= TERMINATE_FRAME;
OVERFLOW_DATA[39:32] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1336ab90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1336add0>]",
		style=filled,
		typ=Block];
	"1806:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1698:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133bde50>",
		fillcolor=turquoise,
		label="1698:BL
TX_DATA_DEL14[31:0] <= TX_DATA_DEL13[31:0];
TX_DATA_DEL14[63:32] <= CRC_OUT[31:0];
OVERFLOW_DATA[23:16] <= IDLE_FRAME;
OVERFLOW_\
DATA[31:24] <= IDLE_FRAME;
OVERFLOW_DATA[39:32] <= IDLE_FRAME;
OVERFLOW_DATA[47:40] <= IDLE_FRAME;
OVERFLOW_DATA[55:48] <= IDLE_\
FRAME;
OVERFLOW_DATA[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133b82d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133b8610>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133bd390>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133bd5d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133bd810>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133bda50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133bdc90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133bded0>]",
		style=filled,
		typ=Block];
	"1702:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133b8d10>",
		fillcolor=springgreen,
		label="1702:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1698:BL" -> "1702:IF"	 [cond="[]",
		lineno=None];
	"1327:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e13433dd0>",
		fillcolor=lightcyan,
		label="1327:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1327:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13433e90>",
		fillcolor=turquoise,
		label="1327:BL
TX_DATA_REG <= { 48'h000000000000, TX_DATA_VALID_DELAY[15:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13438290>]",
		style=filled,
		typ=Block];
	"1327:CA" -> "1327:BL"	 [cond="[]",
		lineno=None];
	"1319:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13433550>",
		fillcolor=turquoise,
		label="1319:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1320:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2e1343d710>",
		fillcolor=linen,
		label="1320:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1319:BL" -> "1320:CS"	 [cond="[]",
		lineno=None];
	"1894:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13382d50>",
		fillcolor=springgreen,
		label="1894:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1902:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13382d90>",
		fillcolor=springgreen,
		label="1902:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1894:IF" -> "1902:IF"	 [cond="['load_CRC8']",
		label="!(load_CRC8)",
		lineno=1894];
	"1894:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13382690>",
		fillcolor=turquoise,
		label="1894:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1894:IF" -> "1894:BL"	 [cond="['load_CRC8']",
		label=load_CRC8,
		lineno=1894];
	"1017:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13477390>",
		fillcolor=turquoise,
		label="1017:BL
shift_pause_valid <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134773d0>]",
		style=filled,
		typ=Block];
	"1017:BL" -> "Leaf_993:AL"	 [cond="[]",
		lineno=None];
	"1451:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133dd950>",
		fillcolor=springgreen,
		label="1451:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1451:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133ddad0>",
		fillcolor=turquoise,
		label="1451:BL
TX_DATA_VALID_DEL14 <= 8'b00011111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133ddb10>]",
		style=filled,
		typ=Block];
	"1451:IF" -> "1451:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1451];
	"1521:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133eb9d0>",
		fillcolor=turquoise,
		label="1521:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1521:BL" -> "1522:IF"	 [cond="[]",
		lineno=None];
	"935:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1345e650>",
		fillcolor=turquoise,
		label="935:BL
transmit_pause_frame <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1345e690>]",
		style=filled,
		typ=Block];
	"Leaf_930:AL"	 [def_var="['transmit_pause_frame']",
		label="Leaf_930:AL"];
	"935:BL" -> "Leaf_930:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1918:AL"	 [def_var="['load_final_CRC', 'append_end_frame', 'append_reg']",
		label="Leaf_1918:AL"];
	"Leaf_1918:AL" -> "1520:AL";
	"Leaf_1918:AL" -> "1403:AL";
	"1961:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13391610>",
		clk_sens=True,
		fillcolor=gold,
		label="1961:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['PAUSEVAL_DEL2', 'reset_int', 'append_end_frame']"];
	"Leaf_1918:AL" -> "1961:AL";
	"Leaf_1918:AL" -> "1207:AL";
	"Leaf_1918:AL" -> "1918:AL";
	"943:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1345ebd0>",
		clk_sens=True,
		fillcolor=gold,
		label="943:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['append_end_frame', 'reset_int', 'PAUSEVAL_DEL2']"];
	"Leaf_1918:AL" -> "943:AL";
	"Leaf_1918:AL" -> "1066:AL";
	"1099:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13486810>",
		clk_sens=True,
		fillcolor=gold,
		label="1099:AL",
		sens="['TX_CLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['append_end_frame', 'txstatplus_int']"];
	"Leaf_1918:AL" -> "1099:AL";
	"1193:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13418910>",
		clk_sens=True,
		fillcolor=gold,
		label="1193:AL",
		sens="['TX_CLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TX_UNDERRUN', 'reset_int', 'append_end_frame']"];
	"Leaf_1918:AL" -> "1193:AL";
	"1952:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13391090>",
		fillcolor=turquoise,
		label="1952:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1953:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13391210>",
		fillcolor=springgreen,
		label="1953:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1952:BL" -> "1953:IF"	 [cond="[]",
		lineno=None];
	"1717:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133c8390>",
		fillcolor=turquoise,
		label="1717:BL
TX_DATA_DEL14[31:0] <= TX_DATA_DEL13[31:0];
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;
TX_DATA_DEL14[55:48] <= IDLE_FRAME;
TX_DATA_\
DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133c2290>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133c2490>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133c81d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133c8410>]",
		style=filled,
		typ=Block];
	"1720:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133c2b50>",
		fillcolor=springgreen,
		label="1720:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1717:BL" -> "1720:IF"	 [cond="[]",
		lineno=None];
	"984:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1346c150>",
		fillcolor=turquoise,
		label="984:BL
pause_frame_counter <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1346c250>]",
		style=filled,
		typ=Block];
	"984:BL" -> "Leaf_982:AL"	 [cond="[]",
		lineno=None];
	"1520:AL" -> "1521:BL"	 [cond="[]",
		lineno=None];
	"1278:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342a510>",
		fillcolor=turquoise,
		label="1278:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1277:AL" -> "1278:BL"	 [cond="[]",
		lineno=None];
	"1597:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1340cd10>",
		fillcolor=turquoise,
		label="1597:BL
TX_DATA_DEL14[47:40] <= ERROR_FRAME;
TX_DATA_DEL14[55:48] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1340cb50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1340cdd0>]",
		style=filled,
		typ=Block];
	"1597:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1266:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1342a110>",
		fillcolor=springgreen,
		label="1266:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1265:BL" -> "1266:IF"	 [cond="[]",
		lineno=None];
	"1499:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133e6f90>",
		fillcolor=turquoise,
		label="1499:BL
TX_DATA_VALID_DEL14 <= 8'b11111111;
OVERFLOW_VALID <= 8'b00000111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133e6ed0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133eb0d0>]",
		style=filled,
		typ=Block];
	"1499:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"944:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1345eb90>",
		fillcolor=turquoise,
		label="944:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"944:BL" -> "945:IF"	 [cond="[]",
		lineno=None];
	"1404:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1344ba50>",
		fillcolor=turquoise,
		label="1404:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1403:AL" -> "1404:BL"	 [cond="[]",
		lineno=None];
	"1633:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e1339a390>",
		fillcolor=lightcyan,
		label="1633:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1633:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1339a490>",
		fillcolor=turquoise,
		label="1633:BL
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133aa050>]",
		style=filled,
		typ=Block];
	"1633:CA" -> "1633:BL"	 [cond="[]",
		lineno=None];
	"1962:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133915d0>",
		fillcolor=turquoise,
		label="1962:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1961:AL" -> "1962:BL"	 [cond="[]",
		lineno=None];
	"1216:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1341cdd0>",
		fillcolor=turquoise,
		label="1216:BL
insert_error <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1341ce10>]",
		style=filled,
		typ=Block];
	"1216:BL" -> "Leaf_1207:AL"	 [cond="[]",
		lineno=None];
	"951:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13463490>",
		fillcolor=turquoise,
		label="951:BL
set_pause_stats <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134634d0>]",
		style=filled,
		typ=Block];
	"951:BL" -> "Leaf_943:AL"	 [cond="[]",
		lineno=None];
	"1208:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1341c290>",
		fillcolor=turquoise,
		label="1208:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1207:AL" -> "1208:BL"	 [cond="[]",
		lineno=None];
	"Leaf_1844:AL"	 [def_var="['store_tx_data_valid', 'tx_data_int', 'store_tx_data', 'store_CRC64']",
		label="Leaf_1844:AL"];
	"1865:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1337d2d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1865:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['store_tx_data_valid', 'reset_int', 'start_CRC8']"];
	"Leaf_1844:AL" -> "1865:AL";
	"Leaf_1844:AL" -> "1844:AL";
	"1034:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13477d10>",
		fillcolor=springgreen,
		label="1034:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1034:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13477a50>",
		fillcolor=turquoise,
		label="1034:BL
FRAME_START <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13477c90>]",
		style=filled,
		typ=Block];
	"1034:IF" -> "1034:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1034];
	"1037:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13477fd0>",
		fillcolor=springgreen,
		label="1037:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1034:IF" -> "1037:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1034];
	"1451:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"1918:AL" -> "1919:BL"	 [cond="[]",
		lineno=None];
	"1167:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13494b90>",
		fillcolor=turquoise,
		label="1167:BL
MAX_FRAME_SIZE <= 1518;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13494bd0>]",
		style=filled,
		typ=Block];
	"1167:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"1082:IF" -> "1085:BL"	 [cond="['vlan_enabled_int']",
		label="!(vlan_enabled_int)",
		lineno=1082];
	"1082:IF" -> "1082:BL"	 [cond="['vlan_enabled_int']",
		label=vlan_enabled_int,
		lineno=1082];
	"1909:BL" -> "Leaf_1907:AL"	 [cond="[]",
		lineno=None];
	"1172:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13418110>",
		fillcolor=springgreen,
		label="1172:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1172:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13418050>",
		fillcolor=turquoise,
		label="1172:BL
MAX_FRAME_SIZE <= 1518;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13418090>]",
		style=filled,
		typ=Block];
	"1172:IF" -> "1172:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1172];
	"1175:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13418290>",
		fillcolor=turquoise,
		label="1175:BL
MAX_FRAME_SIZE <= 1514;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134182d0>]",
		style=filled,
		typ=Block];
	"1172:IF" -> "1175:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1172];
	"1172:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1865:AL" -> "1865:AL";
	"Leaf_1865:AL" -> "1889:AL";
	"938:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1345ea50>",
		fillcolor=turquoise,
		label="938:BL
transmit_pause_frame <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1345ea90>]",
		style=filled,
		typ=Block];
	"938:BL" -> "Leaf_930:AL"	 [cond="[]",
		lineno=None];
	"1339:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e13438f50>",
		fillcolor=lightcyan,
		label="1339:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1339:CA" -> "1339:BL"	 [cond="[]",
		lineno=None];
	"1279:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1342a7d0>",
		fillcolor=springgreen,
		label="1279:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1278:BL" -> "1279:IF"	 [cond="[]",
		lineno=None];
	"Leaf_1245:AL"	 [def_var="['apply_pause_delay', 'store_pause_frame']",
		label="Leaf_1245:AL"];
	"1251:BL" -> "Leaf_1245:AL"	 [cond="[]",
		lineno=None];
	"994:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1346c950>",
		fillcolor=turquoise,
		label="994:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"993:AL" -> "994:BL"	 [cond="[]",
		lineno=None];
	"1303:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342ec10>",
		fillcolor=turquoise,
		label="1303:BL
TX_DATA_VALID_REG <= shift_pause_valid_del;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1342ec50>]",
		style=filled,
		typ=Block];
	"1303:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1342:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1343d3d0>",
		fillcolor=turquoise,
		label="1342:BL
TX_DATA_REG <= { 8'h00, TX_DATA_VALID_DELAY[55:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1343d750>]",
		style=filled,
		typ=Block];
	"1342:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1597:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1340ce50>",
		fillcolor=springgreen,
		label="1597:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1597:IF" -> "1597:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1597];
	"1601:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e134112d0>",
		fillcolor=turquoise,
		label="1601:BL
TX_DATA_DEL14[47:40] <= TERMINATE_FRAME;
TX_DATA_DEL14[55:48] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13411110>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13411350>]",
		style=filled,
		typ=Block];
	"1597:IF" -> "1601:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1597];
	"1034:BL" -> "Leaf_1032:AL"	 [cond="[]",
		lineno=None];
	"1817:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1336ff90>",
		fillcolor=springgreen,
		label="1817:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1817:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1336ff10>",
		fillcolor=turquoise,
		label="1817:BL
TX_DATA_DEL14[63:56] <= ERROR_FRAME;
OVERFLOW_DATA[7:0] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1336fd50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1336ffd0>]",
		style=filled,
		typ=Block];
	"1817:IF" -> "1817:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1817];
	"1821:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133744d0>",
		fillcolor=turquoise,
		label="1821:BL
TX_DATA_DEL14[63:56] <= TERMINATE_FRAME;
OVERFLOW_DATA[7:0] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13374310>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13374550>]",
		style=filled,
		typ=Block];
	"1817:IF" -> "1821:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1817];
	"923:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1345a990>",
		clk_sens=True,
		fillcolor=gold,
		label="923:AL",
		sens="['TX_CLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['FC_TRANS_PAUSEVAL', 'PAUSEVAL_DEL', 'PAUSEVAL_DEL1']"];
	"924:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1345ac90>",
		fillcolor=turquoise,
		label="924:BL
PAUSEVAL_DEL <= FC_TRANS_PAUSEVAL;
PAUSEVAL_DEL1 <= PAUSEVAL_DEL;
PAUSEVAL_DEL2 <= PAUSEVAL_DEL1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1345aad0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1345acd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1345ae90>]",
		style=filled,
		typ=Block];
	"923:AL" -> "924:BL"	 [cond="[]",
		lineno=None];
	"1667:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133aab10>",
		fillcolor=turquoise,
		label="1667:BL
TX_DATA_DEL14[23:0] <= TX_DATA_DEL13[23:0];
TX_DATA_DEL14[55:24] <= CRC_OUT[31:0];
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133aa590>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133aa890>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133aaa90>]",
		style=filled,
		typ=Block];
	"1671:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133af190>",
		fillcolor=springgreen,
		label="1671:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1667:BL" -> "1671:IF"	 [cond="[]",
		lineno=None];
	"943:AL" -> "944:BL"	 [cond="[]",
		lineno=None];
	"1946:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1338c910>",
		fillcolor=turquoise,
		label="1946:BL
length_register <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1338ca10>]",
		style=filled,
		typ=Block];
	"Leaf_1944:AL"	 [def_var="['length_register']",
		label="Leaf_1944:AL"];
	"1946:BL" -> "Leaf_1944:AL"	 [cond="[]",
		lineno=None];
	"1479:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133e2d10>",
		fillcolor=turquoise,
		label="1479:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1480:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133e6290>",
		fillcolor=springgreen,
		label="1480:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1479:BL" -> "1480:IF"	 [cond="[]",
		lineno=None];
	"1219:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1341ce50>",
		fillcolor=turquoise,
		label="1219:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1219:BL" -> "1220:IF"	 [cond="[]",
		lineno=None];
	"1898:BL" -> "Leaf_1889:AL"	 [cond="[]",
		lineno=None];
	"1000:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13471250>",
		fillcolor=turquoise,
		label="1000:BL
shift_pause_valid_del <= shift_pause_valid;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13477250>]",
		style=filled,
		typ=Block];
	"1011:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13471dd0>",
		fillcolor=springgreen,
		label="1011:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1000:BL" -> "1011:IF"	 [cond="[]",
		lineno=None];
	"1001:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13471510>",
		fillcolor=springgreen,
		label="1001:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1000:BL" -> "1001:IF"	 [cond="[]",
		lineno=None];
	"1559:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13401410>",
		fillcolor=turquoise,
		label="1559:BL
TX_DATA_DEL14[31:0] <= CRC_OUT[31:0];
TX_DATA_DEL14[55:48] <= IDLE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133fc450>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13401250>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13401490>]",
		style=filled,
		typ=Block];
	"1562:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133fcbd0>",
		fillcolor=springgreen,
		label="1562:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1559:BL" -> "1562:IF"	 [cond="[]",
		lineno=None];
	"1484:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133e6310>",
		fillcolor=turquoise,
		label="1484:BL
OVERFLOW_VALID <= 8'b00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133e6410>]",
		style=filled,
		typ=Block];
	"1484:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"1232:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13421f10>",
		fillcolor=turquoise,
		label="1232:BL
insert_error <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13421f50>]",
		style=filled,
		typ=Block];
	"1229:IF" -> "1232:BL"	 [cond="['final_byte_count']",
		label="!((final_byte_count == 64))",
		lineno=1229];
	"1229:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13421cd0>",
		fillcolor=turquoise,
		label="1229:BL
insert_error <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13421d10>]",
		style=filled,
		typ=Block];
	"1229:IF" -> "1229:BL"	 [cond="['final_byte_count']",
		label="(final_byte_count == 64)",
		lineno=1229];
	"1890:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133822d0>",
		fillcolor=turquoise,
		label="1890:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1891:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13382590>",
		fillcolor=springgreen,
		label="1891:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1890:BL" -> "1891:IF"	 [cond="[]",
		lineno=None];
	"1439:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133d9e10>",
		fillcolor=springgreen,
		label="1439:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1423:BL" -> "1439:IF"	 [cond="[]",
		lineno=None];
	"945:BL" -> "Leaf_943:AL"	 [cond="[]",
		lineno=None];
	"1498:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133e6b10>",
		fillcolor=turquoise,
		label="1498:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1499:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133eb150>",
		fillcolor=springgreen,
		label="1499:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1498:BL" -> "1499:IF"	 [cond="[]",
		lineno=None];
	"1880:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1337de90>",
		fillcolor=springgreen,
		label="1880:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1880:IF" -> "1883:BL"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1880];
	"1880:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1337dd10>",
		fillcolor=turquoise,
		label="1880:BL
byte_count_reg <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1337de10>]",
		style=filled,
		typ=Block];
	"1880:IF" -> "1880:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1880];
	"1846:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13378250>",
		fillcolor=springgreen,
		label="1846:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1852:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13378890>",
		fillcolor=springgreen,
		label="1852:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1846:IF" -> "1852:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1846];
	"1846:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13378050>",
		fillcolor=turquoise,
		label="1846:BL
store_tx_data_valid <= 0;
store_tx_data <= 0;
store_CRC64 <= 0;
tx_data_int <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13374d90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13374f10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13378090>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133781d0>]",
		style=filled,
		typ=Block];
	"1846:IF" -> "1846:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1846];
	"1033:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13477a90>",
		fillcolor=turquoise,
		label="1033:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1033:BL" -> "1034:IF"	 [cond="[]",
		lineno=None];
	"1786:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13366310>",
		fillcolor=springgreen,
		label="1786:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1784:BL" -> "1786:IF"	 [cond="[]",
		lineno=None];
	"1221:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e134214d0>",
		fillcolor=turquoise,
		label="1221:BL
insert_error <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13421510>]",
		style=filled,
		typ=Block];
	"1221:BL" -> "Leaf_1207:AL"	 [cond="[]",
		lineno=None];
	"1866:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1337d310>",
		fillcolor=turquoise,
		label="1866:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1866:BL" -> "1867:IF"	 [cond="[]",
		lineno=None];
	"1946:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1338ca90>",
		fillcolor=springgreen,
		label="1946:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1946:IF" -> "1946:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1946];
	"1949:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1338cfd0>",
		fillcolor=springgreen,
		label="1949:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1946:IF" -> "1949:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1946];
	"1011:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13471d10>",
		fillcolor=turquoise,
		label="1011:BL
shift_pause_valid <= 8'h0f;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13471d50>]",
		style=filled,
		typ=Block];
	"1011:IF" -> "1011:BL"	 [cond="['pause_frame_counter']",
		label="(pause_frame_counter == 7)",
		lineno=1011];
	"1014:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13477210>",
		fillcolor=springgreen,
		label="1014:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1011:IF" -> "1014:IF"	 [cond="['pause_frame_counter']",
		label="!((pause_frame_counter == 7))",
		lineno=1011];
	"1463:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133e2390>",
		fillcolor=turquoise,
		label="1463:BL
OVERFLOW_VALID <= 8'b00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133e2710>]",
		style=filled,
		typ=Block];
	"1464:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133e23d0>",
		fillcolor=springgreen,
		label="1464:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1463:BL" -> "1464:IF"	 [cond="[]",
		lineno=None];
	"1618:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133965d0>",
		fillcolor=turquoise,
		label="1618:BL
TX_DATA_DEL14[15:8] <= TERMINATE_FRAME;
TX_DATA_DEL14[23:16] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13396410>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13396650>]",
		style=filled,
		typ=Block];
	"1618:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1032:AL" -> "1375:AL";
	"Leaf_1032:AL" -> "982:AL";
	"Leaf_1032:AL" -> "1277:AL";
	"Leaf_1032:AL" -> "993:AL";
	"Leaf_1032:AL" -> "1313:AL";
	"1450:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133dd910>",
		fillcolor=turquoise,
		label="1450:BL
OVERFLOW_VALID <= 8'b00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133ddc90>]",
		style=filled,
		typ=Block];
	"1450:BL" -> "1451:IF"	 [cond="[]",
		lineno=None];
	"1195:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13418a50>",
		fillcolor=turquoise,
		label="1195:BL
tx_undderrun_int <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13418a90>]",
		style=filled,
		typ=Block];
	"Leaf_1193:AL"	 [def_var="['tx_undderrun_int']",
		label="Leaf_1193:AL"];
	"1195:BL" -> "Leaf_1193:AL"	 [cond="[]",
		lineno=None];
	"1354:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1343ded0>",
		fillcolor=springgreen,
		label="1354:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1354:IF" -> "1357:BL"	 [cond="['transmit_pause_frame_valid']",
		label="!(transmit_pause_frame_valid)",
		lineno=1354];
	"1354:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1343de10>",
		fillcolor=turquoise,
		label="1354:BL
TX_DATA_REG <= shift_pause_data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1343de50>]",
		style=filled,
		typ=Block];
	"1354:IF" -> "1354:BL"	 [cond="['transmit_pause_frame_valid']",
		label=transmit_pause_frame_valid,
		lineno=1354];
	"1358:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13442250>",
		fillcolor=turquoise,
		label="1358:BL
TX_DATA_REG <= START_SEQ;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13442290>]",
		style=filled,
		typ=Block];
	"1358:IF" -> "1358:BL"	 [cond="['TX_ACK', 'append_start_pause']",
		label="(TX_ACK | append_start_pause)",
		lineno=1358];
	"1361:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13442490>",
		fillcolor=turquoise,
		label="1361:BL
TX_DATA_REG <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134424d0>]",
		style=filled,
		typ=Block];
	"1358:IF" -> "1361:BL"	 [cond="['TX_ACK', 'append_start_pause']",
		label="!((TX_ACK | append_start_pause))",
		lineno=1358];
	"1315:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342e290>",
		fillcolor=turquoise,
		label="1315:BL
TX_DATA_REG <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134331d0>]",
		style=filled,
		typ=Block];
	"1315:IF" -> "1315:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1315];
	"1318:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e134334d0>",
		fillcolor=springgreen,
		label="1318:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1315:IF" -> "1318:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1315];
	"1865:AL" -> "1866:BL"	 [cond="[]",
		lineno=None];
	"1457:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e133ddc50>",
		fillcolor=lightcyan,
		label="1457:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1457:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133dde50>",
		fillcolor=turquoise,
		label="1457:BL
OVERFLOW_VALID <= 8'b00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133e21d0>]",
		style=filled,
		typ=Block];
	"1457:CA" -> "1457:BL"	 [cond="[]",
		lineno=None];
	"1175:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"1164:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13494950>",
		fillcolor=turquoise,
		label="1164:BL
MAX_FRAME_SIZE <= 1522;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13494990>]",
		style=filled,
		typ=Block];
	"1164:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1961:AL"	 [def_var="['set_pause_stats']",
		label="Leaf_1961:AL"];
	"1963:BL" -> "Leaf_1961:AL"	 [cond="[]",
		lineno=None];
	"1014:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13477150>",
		fillcolor=turquoise,
		label="1014:BL
shift_pause_valid <= 8'hff;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13477190>]",
		style=filled,
		typ=Block];
	"1014:BL" -> "Leaf_993:AL"	 [cond="[]",
		lineno=None];
	"1221:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13421590>",
		fillcolor=springgreen,
		label="1221:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1221:IF" -> "1224:BL"	 [cond="['final_byte_count', 'MAX_FRAME_SIZE']",
		label="!((final_byte_count <= MAX_FRAME_SIZE))",
		lineno=1221];
	"1221:IF" -> "1221:BL"	 [cond="['final_byte_count', 'MAX_FRAME_SIZE']",
		label="(final_byte_count <= MAX_FRAME_SIZE)",
		lineno=1221];
	"1902:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13382fd0>",
		fillcolor=turquoise,
		label="1902:BL
final_byte_count <= final_byte_count + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13387050>]",
		style=filled,
		typ=Block];
	"1902:BL" -> "Leaf_1889:AL"	 [cond="[]",
		lineno=None];
	"1333:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13438750>",
		fillcolor=turquoise,
		label="1333:BL
TX_DATA_REG <= { 32'h00000000, TX_DATA_VALID_DELAY[31:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13438b10>]",
		style=filled,
		typ=Block];
	"1333:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1817:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1594:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13411490>",
		fillcolor=turquoise,
		label="1594:BL
TX_DATA_DEL14[7:0] <= TX_DATA_DEL13[7:0];
TX_DATA_DEL14[39:8] <= CRC_OUT[31:0];
TX_DATA_DEL14[63:56] <= IDLE_FRAME;
TX_DATA_\
DEL14 <= TX_DATA_DEL13;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1340c410>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1340c750>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134114d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13411690>]",
		style=filled,
		typ=Block];
	"1594:BL" -> "1597:IF"	 [cond="[]",
		lineno=None];
	"1758:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1775:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1335bf10>",
		fillcolor=turquoise,
		label="1775:BL
OVERFLOW_DATA[23:16] <= TERMINATE_FRAME;
OVERFLOW_DATA[31:24] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1335bd50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1335bf90>]",
		style=filled,
		typ=Block];
	"1775:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1245:AL" -> "1140:AL";
	"1579:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1741:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133cda90>",
		fillcolor=turquoise,
		label="1741:BL
OVERFLOW_DATA[15:8] <= TERMINATE_FRAME;
OVERFLOW_DATA[23:16] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133cd8d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133cdb10>]",
		style=filled,
		typ=Block];
	"1741:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1001:IF" -> "1004:IF"	 [cond="['pause_frame_counter']",
		label="!((pause_frame_counter == 0))",
		lineno=1001];
	"1001:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13471350>",
		fillcolor=turquoise,
		label="1001:BL
shift_pause_data <= TXD_PAUSE_DEL1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13471490>]",
		style=filled,
		typ=Block];
	"1001:IF" -> "1001:BL"	 [cond="['pause_frame_counter']",
		label="(pause_frame_counter == 0)",
		lineno=1001];
	"1067:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1347b6d0>",
		fillcolor=turquoise,
		label="1067:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1066:AL" -> "1067:BL"	 [cond="[]",
		lineno=None];
	"Leaf_930:AL" -> "1375:AL";
	"Leaf_930:AL" -> "982:AL";
	"Leaf_930:AL" -> "993:AL";
	"Leaf_930:AL" -> "1907:AL";
	"1358:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1201:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1341c150>",
		fillcolor=turquoise,
		label="1201:BL
tx_undderrun_int <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1341c190>]",
		style=filled,
		typ=Block];
	"1201:BL" -> "Leaf_1193:AL"	 [cond="[]",
		lineno=None];
	"1797:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e13360cd0>",
		fillcolor=lightcyan,
		label="1797:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1797:CA" -> "1797:BL"	 [cond="[]",
		lineno=None];
	"1195:IF" -> "1195:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1195];
	"1198:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13418e90>",
		fillcolor=springgreen,
		label="1198:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1195:IF" -> "1198:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1195];
	"1634:BL" -> "1637:IF"	 [cond="[]",
		lineno=None];
	"1327:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1089:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e134865d0>",
		fillcolor=turquoise,
		label="1089:BL
txstatplus_int[18:5] <= byte_count_stat;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13486610>]",
		style=filled,
		typ=Block];
	"1089:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1032:AL" -> "1033:BL"	 [cond="[]",
		lineno=None];
	"1671:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133af050>",
		fillcolor=turquoise,
		label="1671:BL
TX_DATA_DEL14[63:56] <= ERROR_FRAME;
OVERFLOW_DATA[7:0] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133aae50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133af110>]",
		style=filled,
		typ=Block];
	"1671:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1845:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13374bd0>",
		fillcolor=turquoise,
		label="1845:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1844:AL" -> "1845:BL"	 [cond="[]",
		lineno=None];
	"1878:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1337dc10>",
		clk_sens=True,
		fillcolor=gold,
		label="1878:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset_int', 'BYTE_COUNTER']"];
	"1879:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1337dbd0>",
		fillcolor=turquoise,
		label="1879:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1878:AL" -> "1879:BL"	 [cond="[]",
		lineno=None];
	"1790:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13366750>",
		fillcolor=turquoise,
		label="1790:BL
TX_DATA_DEL14[55:48] <= TERMINATE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13366590>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133667d0>]",
		style=filled,
		typ=Block];
	"1790:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"970:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e134682d0>",
		fillcolor=springgreen,
		label="970:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"970:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13468d10>",
		fillcolor=turquoise,
		label="970:BL
store_transmit_pause_value <= FC_TRANS_PAUSEDATA;
TXD_PAUSE_DEL1 <= { DEST_ADDR, SOURCE_ADDR[47:32] };
TXD_PAUSE_DEL2 <= { \
SOURCE_ADDR[31:0], PAUSE_FRAME_LENGTH, PAUSE_OPCODE, FC_TRANS_PAUSEDATA };
TXC_PAUSE_DEL1 <= 8'hff;
TXC_PAUSE_DEL2 <= 8'hff;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134684d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13468850>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13468c10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13468d50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13468ed0>]",
		style=filled,
		typ=Block];
	"970:IF" -> "970:BL"	 [cond="['FC_TRANS_PAUSEVAL']",
		label=FC_TRANS_PAUSEVAL,
		lineno=970];
	"1330:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e134382d0>",
		fillcolor=lightcyan,
		label="1330:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1330:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13438310>",
		fillcolor=turquoise,
		label="1330:BL
TX_DATA_REG <= { 40'h0000000000, TX_DATA_VALID_DELAY[23:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134386d0>]",
		style=filled,
		typ=Block];
	"1330:CA" -> "1330:BL"	 [cond="[]",
		lineno=None];
	"995:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1346ce90>",
		fillcolor=springgreen,
		label="995:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"994:BL" -> "995:IF"	 [cond="[]",
		lineno=None];
	"1511:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133eb390>",
		fillcolor=springgreen,
		label="1511:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1439:IF" -> "1511:IF"	 [cond="['load_final_CRC']",
		label="!(load_final_CRC)",
		lineno=1439];
	"1439:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133d9e50>",
		fillcolor=turquoise,
		label="1439:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1439:IF" -> "1439:BL"	 [cond="['load_final_CRC']",
		label=load_final_CRC,
		lineno=1439];
	"1786:IF" -> "1790:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1786];
	"1786:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133661d0>",
		fillcolor=turquoise,
		label="1786:BL
TX_DATA_DEL14[55:48] <= ERROR_FRAME;
TX_DATA_DEL14[63:56] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13360f90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13366290>]",
		style=filled,
		typ=Block];
	"1786:IF" -> "1786:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1786];
	"1158:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13494250>",
		fillcolor=turquoise,
		label="1158:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1158:BL" -> "1159:IF"	 [cond="[]",
		lineno=None];
	"1895:BL" -> "Leaf_1889:AL"	 [cond="[]",
		lineno=None];
	"1633:BL" -> "1634:IF"	 [cond="[]",
		lineno=None];
	"1649:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133a40d0>",
		fillcolor=turquoise,
		label="1649:BL
TX_DATA_DEL14[23:16] <= ERROR_FRAME;
TX_DATA_DEL14[31:24] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1339fed0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133a4190>]",
		style=filled,
		typ=Block];
	"1649:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1733:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133d1550>",
		fillcolor=turquoise,
		label="1733:BL
TX_DATA_DEL14[39:0] <= TX_DATA_DEL13[39:0];
TX_DATA_DEL14[63:40] <= CRC_OUT[23:0];
OVERFLOW_DATA[7:0] <= CRC_OUT[31:24];
\
OVERFLOW_DATA[31:24] <= IDLE_FRAME;
OVERFLOW_DATA[39:32] <= IDLE_FRAME;
OVERFLOW_DATA[47:40] <= IDLE_FRAME;
OVERFLOW_DATA[55:48] <= \
IDLE_FRAME;
OVERFLOW_DATA[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133c88d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133c8c10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133c8f10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133cdc90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133cded0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133d1150>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133d1390>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133d15d0>]",
		style=filled,
		typ=Block];
	"1733:IF" -> "1733:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1733];
	"1751:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13356810>",
		fillcolor=turquoise,
		label="1751:BL
TX_DATA_DEL14[39:0] <= TX_DATA_DEL13[39:0];
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133d1950>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133d1b50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13356890>]",
		style=filled,
		typ=Block];
	"1733:IF" -> "1751:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1733];
	"1562:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133fca90>",
		fillcolor=turquoise,
		label="1562:BL
TX_DATA_DEL14[39:32] <= ERROR_FRAME;
TX_DATA_DEL14[47:40] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133fc890>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133fcb50>]",
		style=filled,
		typ=Block];
	"1562:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1961:AL" -> "1066:AL";
	"1282:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1342aa50>",
		fillcolor=springgreen,
		label="1282:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1303:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1342ecd0>",
		fillcolor=springgreen,
		label="1303:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1282:IF" -> "1303:IF"	 [cond="['FRAME_START']",
		label="!(FRAME_START)",
		lineno=1282];
	"1282:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342a8d0>",
		fillcolor=turquoise,
		label="1282:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1282:IF" -> "1282:BL"	 [cond="['FRAME_START']",
		label=FRAME_START,
		lineno=1282];
	"1180:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e134185d0>",
		fillcolor=turquoise,
		label="1180:BL
MAX_FRAME_SIZE <= 1518;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13418610>]",
		style=filled,
		typ=Block];
	"1180:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"1295:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342e790>",
		fillcolor=turquoise,
		label="1295:BL
TX_DATA_VALID_REG <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1342e7d0>]",
		style=filled,
		typ=Block];
	"1295:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1831:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13374590>",
		fillcolor=springgreen,
		label="1831:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1831:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133746d0>",
		fillcolor=turquoise,
		label="1831:BL
TX_DATA_DEL14 <= OVERFLOW_DATA;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13374710>]",
		style=filled,
		typ=Block];
	"1831:IF" -> "1831:BL"	 [cond="['append_end_frame']",
		label=append_end_frame,
		lineno=1831];
	"Leaf_1944:AL" -> "1207:AL";
	"1920:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13387b50>",
		fillcolor=turquoise,
		label="1920:BL
append_reg <= 0;
load_final_CRC <= 0;
append_end_frame <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13387a10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13387b90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13387d10>]",
		style=filled,
		typ=Block];
	"1920:BL" -> "Leaf_1918:AL"	 [cond="[]",
		lineno=None];
	"1737:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133cd650>",
		fillcolor=springgreen,
		label="1737:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1733:BL" -> "1737:IF"	 [cond="[]",
		lineno=None];
	"1075:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13480a10>",
		fillcolor=turquoise,
		label="1075:BL
txstatplus_int[24] <= 1;
txstatplus_int[4] <= 1;
txstatplus_int[2] <= 1;
txstatplus_int[1] <= 1;
txstatplus_int[18:5] <= \
512;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13480210>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13480450>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13480650>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13480850>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13480a90>]",
		style=filled,
		typ=Block];
	"1075:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1164:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13494a10>",
		fillcolor=springgreen,
		label="1164:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1164:IF" -> "1167:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1164];
	"1164:IF" -> "1164:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1164];
	"1697:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e133b3d90>",
		fillcolor=lightcyan,
		label="1697:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1697:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133b3e10>",
		fillcolor=turquoise,
		label="1697:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1697:CA" -> "1697:BL"	 [cond="[]",
		lineno=None];
	"1814:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1336fa10>",
		fillcolor=turquoise,
		label="1814:BL
TX_DATA_DEL14[55:0] <= TX_DATA_DEL13[55:0];
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1336f790>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1336f990>]",
		style=filled,
		typ=Block];
	"1798:IF" -> "1814:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1798];
	"1798:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1336f390>",
		fillcolor=turquoise,
		label="1798:BL
TX_DATA_DEL14[55:0] <= TX_DATA_DEL13[55:0];
TX_DATA_DEL14[63:56] <= CRC_OUT[7:0];
OVERFLOW_DATA[23:0] <= CRC_OUT[31:8];
\
OVERFLOW_DATA[47:40] <= IDLE_FRAME;
OVERFLOW_DATA[55:48] <= IDLE_FRAME;
OVERFLOW_DATA[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13366b90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13366ed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1336a210>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1336af50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1336f1d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1336f410>]",
		style=filled,
		typ=Block];
	"1798:IF" -> "1798:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1798];
	"1969:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13391e90>",
		fillcolor=turquoise,
		label="1969:BL
set_pause_stats <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13391ed0>]",
		style=filled,
		typ=Block];
	"1969:BL" -> "Leaf_1961:AL"	 [cond="[]",
		lineno=None];
	"1594:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13411710>",
		fillcolor=springgreen,
		label="1594:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1594:IF" -> "1594:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1594];
	"1611:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1339a0d0>",
		fillcolor=turquoise,
		label="1611:BL
TX_DATA_DEL14[7:0] <= TX_DATA_DEL13[7:0];
TX_DATA_DEL14[31:24] <= IDLE_FRAME;
TX_DATA_DEL14[39:32] <= IDLE_FRAME;
TX_DATA_\
DEL14[47:40] <= IDLE_FRAME;
TX_DATA_DEL14[55:48] <= IDLE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;
TX_DATA_DEL14 <= TX_DATA_DEL13;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13411a10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133967d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13396a10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13396c50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13396e90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1339a110>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1339a2d0>]",
		style=filled,
		typ=Block];
	"1594:IF" -> "1611:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1594];
	"Leaf_982:AL" -> "982:AL";
	"Leaf_982:AL" -> "993:AL";
	"930:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1345e150>",
		clk_sens=True,
		fillcolor=gold,
		label="930:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset_int', 'PAUSEVAL_DEL2', 'pause_frame_counter']"];
	"Leaf_982:AL" -> "930:AL";
	"1562:IF" -> "1562:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1562];
	"1566:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13401050>",
		fillcolor=turquoise,
		label="1566:BL
TX_DATA_DEL14[39:32] <= TERMINATE_FRAME;
TX_DATA_DEL14[47:40] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133fce50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e134010d0>]",
		style=filled,
		typ=Block];
	"1562:IF" -> "1566:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1562];
	"1902:IF" -> "1902:BL"	 [cond="['start_CRC8']",
		label=start_CRC8,
		lineno=1902];
	"1737:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133cd510>",
		fillcolor=turquoise,
		label="1737:BL
OVERFLOW_DATA[15:8] <= ERROR_FRAME;
OVERFLOW_DATA[23:16] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133cd350>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133cd5d0>]",
		style=filled,
		typ=Block];
	"1737:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1324:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e13433a50>",
		fillcolor=lightcyan,
		label="1324:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1324:CA" -> "1324:BL"	 [cond="[]",
		lineno=None];
	"1266:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342a050>",
		fillcolor=turquoise,
		label="1266:BL
TX_DATA_VALID_DELAY <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1342a090>]",
		style=filled,
		typ=Block];
	"Leaf_1264:AL"	 [def_var="['TX_DATA_VALID_DELAY']",
		label="Leaf_1264:AL"];
	"1266:BL" -> "Leaf_1264:AL"	 [cond="[]",
		lineno=None];
	"1489:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133e6450>",
		fillcolor=turquoise,
		label="1489:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1489:BL" -> "1490:IF"	 [cond="[]",
		lineno=None];
	"1228:IF" -> "1236:BL"	 [cond="['length_register', 'MIN_FRAME_SIZE']",
		label="!((length_register < MIN_FRAME_SIZE))",
		lineno=1228];
	"1228:IF" -> "1228:BL"	 [cond="['length_register', 'MIN_FRAME_SIZE']",
		label="(length_register < MIN_FRAME_SIZE)",
		lineno=1228];
	"1464:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133e2550>",
		fillcolor=turquoise,
		label="1464:BL
TX_DATA_VALID_DEL14 <= 8'b01111111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133e2590>]",
		style=filled,
		typ=Block];
	"1464:IF" -> "1464:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1464];
	"1201:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13418f90>",
		fillcolor=springgreen,
		label="1201:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1201:IF" -> "1201:BL"	 [cond="['TX_UNDERRUN']",
		label=TX_UNDERRUN,
		lineno=1201];
	"1441:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133dd190>",
		fillcolor=turquoise,
		label="1441:BL
OVERFLOW_VALID <= 8'b00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133dd710>]",
		style=filled,
		typ=Block];
	"1442:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133dd410>",
		fillcolor=springgreen,
		label="1442:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1441:BL" -> "1442:IF"	 [cond="[]",
		lineno=None];
	"1086:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13486290>",
		fillcolor=turquoise,
		label="1086:BL
txstatplus_int[18:5] <= 16383;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13486310>]",
		style=filled,
		typ=Block];
	"1086:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1679:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133b3d50>",
		fillcolor=turquoise,
		label="1679:BL
TX_DATA_DEL14[23:0] <= TX_DATA_DEL13[23:0];
TX_DATA_DEL14[55:24] <= CRC_OUT[31:0];
OVERFLOW_DATA <= IDLE_FRAME_8BYTES;
TX_\
DATA_DEL14[47:40] <= IDLE_FRAME;
TX_DATA_DEL14[55:48] <= IDLE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133af6d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133afa10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133afc10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133b3950>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133b3b90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e133b3dd0>]",
		style=filled,
		typ=Block];
	"1683:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133b3310>",
		fillcolor=springgreen,
		label="1683:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1679:BL" -> "1683:IF"	 [cond="[]",
		lineno=None];
	"1845:BL" -> "1846:IF"	 [cond="[]",
		lineno=None];
	"1320:CS" -> "1327:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1320:CS" -> "1339:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1320:CS" -> "1330:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1320:CS" -> "1324:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1321:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e13433750>",
		fillcolor=lightcyan,
		label="1321:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1320:CS" -> "1321:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1342:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e1343d390>",
		fillcolor=lightcyan,
		label="1342:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1320:CS" -> "1342:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1333:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e13438710>",
		fillcolor=lightcyan,
		label="1333:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1320:CS" -> "1333:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1336:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e13438b50>",
		fillcolor=lightcyan,
		label="1336:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1320:CS" -> "1336:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1345:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e1343d790>",
		fillcolor=lightcyan,
		label="1345:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1320:CS" -> "1345:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1247:IF" -> "1251:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1247];
	"1247:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13426290>",
		fillcolor=turquoise,
		label="1247:BL
apply_pause_delay <= 0;
store_pause_frame <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134262d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13426450>]",
		style=filled,
		typ=Block];
	"1247:IF" -> "1247:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1247];
	"1071:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13480ad0>",
		fillcolor=springgreen,
		label="1071:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1071:IF" -> "1071:BL"	 [cond="['load_final_CRC']",
		label=load_final_CRC,
		lineno=1071];
	"1094:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13486650>",
		fillcolor=turquoise,
		label="1094:BL
txstatplus_int <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13486710>]",
		style=filled,
		typ=Block];
	"1071:IF" -> "1094:BL"	 [cond="['load_final_CRC']",
		label="!(load_final_CRC)",
		lineno=1071];
	"1212:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1341c890>",
		fillcolor=turquoise,
		label="1212:BL
insert_error <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1341c8d0>]",
		style=filled,
		typ=Block];
	"1212:BL" -> "Leaf_1207:AL"	 [cond="[]",
		lineno=None];
	"1321:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e134338d0>",
		fillcolor=turquoise,
		label="1321:BL
TX_DATA_REG <= TX_DATA_VALID_DELAY;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13433910>]",
		style=filled,
		typ=Block];
	"1321:CA" -> "1321:BL"	 [cond="[]",
		lineno=None];
	"1037:IF" -> "1037:BL"	 [cond="['TX_ACK']",
		label=TX_ACK,
		lineno=1037];
	"1040:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1347b150>",
		fillcolor=springgreen,
		label="1040:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1037:IF" -> "1040:IF"	 [cond="['TX_ACK']",
		label="!(TX_ACK)",
		lineno=1037];
	"1405:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"1209:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1341c550>",
		fillcolor=springgreen,
		label="1209:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1212:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1341c950>",
		fillcolor=springgreen,
		label="1212:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1209:IF" -> "1212:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1209];
	"1209:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1341c3d0>",
		fillcolor=turquoise,
		label="1209:BL
insert_error <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1341c4d0>]",
		style=filled,
		typ=Block];
	"1209:IF" -> "1209:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1209];
	"1698:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133bdf50>",
		fillcolor=springgreen,
		label="1698:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1698:IF" -> "1698:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1698];
	"1698:IF" -> "1717:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1698];
	"970:BL" -> "Leaf_956:AL"	 [cond="[]",
		lineno=None];
	"1702:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133b8bd0>",
		fillcolor=turquoise,
		label="1702:BL
OVERFLOW_DATA[7:0] <= ERROR_FRAME;
OVERFLOW_DATA[15:8] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133b8a10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133b8c90>]",
		style=filled,
		typ=Block];
	"1702:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1072:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1347be10>",
		fillcolor=turquoise,
		label="1072:BL
txstatplus_int[3] <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1347be50>]",
		style=filled,
		typ=Block];
	"1072:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1720:IF" -> "1720:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1720];
	"1724:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133c2f90>",
		fillcolor=turquoise,
		label="1724:BL
TX_DATA_DEL14[39:32] <= TERMINATE_FRAME;
TX_DATA_DEL14[47:40] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133c2dd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133c8050>]",
		style=filled,
		typ=Block];
	"1720:IF" -> "1724:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1720];
	"957:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13463650>",
		fillcolor=turquoise,
		label="957:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"958:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e134681d0>",
		fillcolor=springgreen,
		label="958:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"957:BL" -> "958:IF"	 [cond="[]",
		lineno=None];
	"1471:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e133e26d0>",
		fillcolor=lightcyan,
		label="1471:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1471:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133e28d0>",
		fillcolor=turquoise,
		label="1471:BL
OVERFLOW_VALID <= 8'b00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133e2c50>]",
		style=filled,
		typ=Block];
	"1471:CA" -> "1471:BL"	 [cond="[]",
		lineno=None];
	"1142:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1348fad0>",
		fillcolor=springgreen,
		label="1142:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1141:BL" -> "1142:IF"	 [cond="[]",
		lineno=None];
	"1142:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1348f810>",
		fillcolor=turquoise,
		label="1142:BL
DELAY_ACK <= 16'h0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1348fa50>]",
		style=filled,
		typ=Block];
	"1142:BL" -> "Leaf_1140:AL"	 [cond="[]",
		lineno=None];
	"1100:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13486a10>",
		fillcolor=turquoise,
		label="1100:BL
TXSTATREGPLUS <= txstatplus_int;
TX_STATS_VALID <= append_end_frame;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13486950>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13486b50>]",
		style=filled,
		typ=Block];
	"1099:AL" -> "1100:BL"	 [cond="[]",
		lineno=None];
	"1318:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13433350>",
		fillcolor=turquoise,
		label="1318:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1319:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13433650>",
		fillcolor=springgreen,
		label="1319:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1318:BL" -> "1319:IF"	 [cond="[]",
		lineno=None];
	"956:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13463610>",
		clk_sens=True,
		fillcolor=gold,
		label="956:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['PAUSE_FRAME_LENGTH', 'reset_int', 'FC_TRANS_PAUSEDATA', 'SOURCE_ADDR', 'FC_TRANS_PAUSEVAL']"];
	"956:AL" -> "957:BL"	 [cond="[]",
		lineno=None];
	"1255:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13426bd0>",
		fillcolor=turquoise,
		label="1255:BL
apply_pause_delay <= 1;
store_pause_frame <= FC_TX_PAUSEDATA;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13426c10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13426dd0>]",
		style=filled,
		typ=Block];
	"1255:IF" -> "1255:BL"	 [cond="['FC_TX_PAUSEVALID']",
		label=FC_TX_PAUSEVALID,
		lineno=1255];
	"1279:IF" -> "1282:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1279];
	"1279:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342a650>",
		fillcolor=turquoise,
		label="1279:BL
TX_DATA_VALID_REG <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1342a750>]",
		style=filled,
		typ=Block];
	"1279:IF" -> "1279:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1279];
	"1831:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1754:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1802:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1336a7d0>",
		fillcolor=turquoise,
		label="1802:BL
OVERFLOW_DATA[31:24] <= ERROR_FRAME;
OVERFLOW_DATA[39:32] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1336a610>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1336a890>]",
		style=filled,
		typ=Block];
	"1802:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1403:AL" -> "1520:AL";
	"Leaf_1403:AL" -> "1403:AL";
	"Leaf_1403:AL" -> "1844:AL";
	"1457:BL" -> "1458:IF"	 [cond="[]",
		lineno=None];
	"1771:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1335bad0>",
		fillcolor=springgreen,
		label="1771:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1767:BL" -> "1771:IF"	 [cond="[]",
		lineno=None];
	"931:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1345e110>",
		fillcolor=turquoise,
		label="931:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"930:AL" -> "931:BL"	 [cond="[]",
		lineno=None];
	"1494:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"1442:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133dd350>",
		fillcolor=turquoise,
		label="1442:BL
TX_DATA_VALID_DEL14 <= 8'b00001111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133dd390>]",
		style=filled,
		typ=Block];
	"1442:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"951:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13463310>",
		fillcolor=springgreen,
		label="951:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"951:IF" -> "951:BL"	 [cond="['append_end_frame']",
		label=append_end_frame,
		lineno=951];
	"1072:IF" -> "1072:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1072];
	"932:BL" -> "Leaf_930:AL"	 [cond="[]",
		lineno=None];
	"1086:IF" -> "1089:BL"	 [cond="['final_byte_count']",
		label="!((final_byte_count[15] == 1))",
		lineno=1086];
	"1086:IF" -> "1086:BL"	 [cond="['final_byte_count']",
		label="(final_byte_count[15] == 1)",
		lineno=1086];
	"1287:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1920:IF" -> "1920:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1920];
	"1925:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1338c3d0>",
		fillcolor=turquoise,
		label="1925:BL
append_reg[0] <= load_CRC8;
append_reg[9:1] <= append_reg[8:0];
load_final_CRC <= append_reg[9];
append_end_frame <= load_\
final_CRC;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13387f50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1338c210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1338c450>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1338c610>]",
		style=filled,
		typ=Block];
	"1920:IF" -> "1925:BL"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1920];
	"1303:IF" -> "1306:BL"	 [cond="['transmit_pause_frame_del']",
		label="!(transmit_pause_frame_del)",
		lineno=1303];
	"1303:IF" -> "1303:BL"	 [cond="['transmit_pause_frame_del']",
		label=transmit_pause_frame_del,
		lineno=1303];
	"1159:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"1557:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2e13356910>",
		fillcolor=linen,
		label="1557:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1557:CS" -> "1766:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1557:CS" -> "1593:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1557:CS" -> "1633:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1557:CS" -> "1797:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1557:CS" -> "1697:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1732:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e133c8450>",
		fillcolor=lightcyan,
		label="1732:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1557:CS" -> "1732:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1666:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e133aa0d0>",
		fillcolor=lightcyan,
		label="1666:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1557:CS" -> "1666:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1558:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e133f8f90>",
		fillcolor=lightcyan,
		label="1558:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1557:CS" -> "1558:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1557];
	"1908:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13387090>",
		fillcolor=turquoise,
		label="1908:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1908:BL" -> "1909:IF"	 [cond="[]",
		lineno=None];
	"1247:BL" -> "Leaf_1245:AL"	 [cond="[]",
		lineno=None];
	"1279:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1342:CA" -> "1342:BL"	 [cond="[]",
		lineno=None];
	"1601:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1232:BL" -> "Leaf_1207:AL"	 [cond="[]",
		lineno=None];
	"1649:IF" -> "1649:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1649];
	"1653:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133a4650>",
		fillcolor=turquoise,
		label="1653:BL
TX_DATA_DEL14[23:16] <= TERMINATE_FRAME;
TX_DATA_DEL14[31:24] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133a4490>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133a46d0>]",
		style=filled,
		typ=Block];
	"1649:IF" -> "1653:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1649];
	"1040:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1347b450>",
		fillcolor=turquoise,
		label="1040:BL
FRAME_START <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1347b490>]",
		style=filled,
		typ=Block];
	"1040:IF" -> "1040:BL"	 [cond="['TX_DATA_VALID_REG', 'BYTE_COUNTER']",
		label="((TX_DATA_VALID_REG != 8'hff) & (BYTE_COUNTER != 0))",
		lineno=1040];
	"1000:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e134774d0>",
		fillcolor=springgreen,
		label="1000:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"995:IF" -> "1000:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=995];
	"995:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1346cc50>",
		fillcolor=turquoise,
		label="995:BL
shift_pause_data <= 0;
shift_pause_valid_del <= 0;
shift_pause_valid <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1346cb10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1346cc90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1346ce10>]",
		style=filled,
		typ=Block];
	"995:IF" -> "995:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=995];
	"1575:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1732:CA" -> "1732:BL"	 [cond="[]",
		lineno=None];
	"1282:BL" -> "1283:IF"	 [cond="[]",
		lineno=None];
	"1212:IF" -> "1212:BL"	 [cond="['append_end_frame', 'reset_err_pause']",
		label="(append_end_frame | reset_err_pause)",
		lineno=1212];
	"1215:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1341ca50>",
		fillcolor=springgreen,
		label="1215:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1212:IF" -> "1215:IF"	 [cond="['append_end_frame', 'reset_err_pause']",
		label="!((append_end_frame | reset_err_pause))",
		lineno=1212];
	"1313:AL" -> "1314:BL"	 [cond="[]",
		lineno=None];
	"1969:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13391d10>",
		fillcolor=springgreen,
		label="1969:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1966:IF" -> "1969:IF"	 [cond="['PAUSEVAL_DEL2']",
		label="!(PAUSEVAL_DEL2)",
		lineno=1966];
	"1966:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13391b10>",
		fillcolor=turquoise,
		label="1966:BL
set_pause_stats <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13391b50>]",
		style=filled,
		typ=Block];
	"1966:IF" -> "1966:BL"	 [cond="['PAUSEVAL_DEL2']",
		label=PAUSEVAL_DEL2,
		lineno=1966];
	"1891:IF" -> "1891:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1891];
	"1891:IF" -> "1894:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1891];
	"1556:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e133f8ed0>",
		fillcolor=springgreen,
		label="1556:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1556:IF" -> "1831:IF"	 [cond="['load_final_CRC']",
		label="!(load_final_CRC)",
		lineno=1556];
	"1556:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133f8dd0>",
		fillcolor=turquoise,
		label="1556:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1556:IF" -> "1556:BL"	 [cond="['load_final_CRC']",
		label=load_final_CRC,
		lineno=1556];
	"Leaf_993:AL" -> "1277:AL";
	"Leaf_993:AL" -> "993:AL";
	"Leaf_993:AL" -> "1313:AL";
	"958:IF" -> "970:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=958];
	"958:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13463f50>",
		fillcolor=turquoise,
		label="958:BL
TXD_PAUSE_DEL0 <= 0;
TXD_PAUSE_DEL1 <= 0;
TXD_PAUSE_DEL2 <= 0;
TXC_PAUSE_DEL0 <= 0;
TXC_PAUSE_DEL1 <= 0;
TXC_PAUSE_DEL2 <= \
0;
store_transmit_pause_value <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13463810>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13463990>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13463b10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13463c90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13463e10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13463f90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13468150>]",
		style=filled,
		typ=Block];
	"958:IF" -> "958:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=958];
	"1220:BL" -> "1221:IF"	 [cond="[]",
		lineno=None];
	"1148:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13494110>",
		fillcolor=turquoise,
		label="1148:BL
DELAY_ACK <= TX_IFG_DELAY;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13494150>]",
		style=filled,
		typ=Block];
	"1148:BL" -> "Leaf_1140:AL"	 [cond="[]",
		lineno=None];
	"1330:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1969:IF" -> "1969:BL"	 [cond="['append_end_frame']",
		label=append_end_frame,
		lineno=1969];
	"1319:IF" -> "1319:BL"	 [cond="['BYTE_COUNTER']",
		label="(BYTE_COUNTER < 56)",
		lineno=1319];
	"1350:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1343db10>",
		fillcolor=turquoise,
		label="1350:BL
TX_DATA_REG <= TX_DATA_VALID_DELAY;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1343db50>]",
		style=filled,
		typ=Block];
	"1319:IF" -> "1350:BL"	 [cond="['BYTE_COUNTER']",
		label="!((BYTE_COUNTER < 56))",
		lineno=1319];
	"Leaf_1264:AL" -> "1313:AL";
	"1000:IF" -> "1022:BL"	 [cond="['transmit_pause_frame', 'FRAME_START']",
		label="!((transmit_pause_frame & !FRAME_START))",
		lineno=1000];
	"1000:IF" -> "1000:BL"	 [cond="['transmit_pause_frame', 'FRAME_START']",
		label="(transmit_pause_frame & !FRAME_START)",
		lineno=1000];
	"1614:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13396050>",
		fillcolor=turquoise,
		label="1614:BL
TX_DATA_DEL14[15:8] <= ERROR_FRAME;
TX_DATA_DEL14[23:16] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13411e10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13396110>]",
		style=filled,
		typ=Block];
	"1614:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"984:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1346c2d0>",
		fillcolor=springgreen,
		label="984:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"983:BL" -> "984:IF"	 [cond="[]",
		lineno=None];
	"1683:IF" -> "1683:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1683];
	"1687:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133b3750>",
		fillcolor=turquoise,
		label="1687:BL
TX_DATA_DEL14[31:24] <= TERMINATE_FRAME;
TX_DATA_DEL14[39:32] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133b3590>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133b37d0>]",
		style=filled,
		typ=Block];
	"1683:IF" -> "1687:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1683];
	"1802:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1336a910>",
		fillcolor=springgreen,
		label="1802:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1802:IF" -> "1806:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1802];
	"1802:IF" -> "1802:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1802];
	"1004:BL" -> "Leaf_993:AL"	 [cond="[]",
		lineno=None];
	"1290:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1894:BL" -> "1895:IF"	 [cond="[]",
		lineno=None];
	"1771:IF" -> "1771:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1771];
	"1771:IF" -> "1775:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1771];
	"1445:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133dd590>",
		fillcolor=turquoise,
		label="1445:BL
TX_DATA_VALID_DEL14 <= 8'b00001111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133dd5d0>]",
		style=filled,
		typ=Block];
	"1445:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"1255:BL" -> "Leaf_1245:AL"	 [cond="[]",
		lineno=None];
	"1442:IF" -> "1442:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1442];
	"1442:IF" -> "1445:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1442];
	"1498:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e133e6bd0>",
		fillcolor=lightcyan,
		label="1498:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1498:CA" -> "1498:BL"	 [cond="[]",
		lineno=None];
	"1962:BL" -> "1963:IF"	 [cond="[]",
		lineno=None];
	"1148:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1348ff50>",
		fillcolor=springgreen,
		label="1148:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1148:IF" -> "1148:BL"	 [cond="['read_ifg_int']",
		label=read_ifg_int,
		lineno=1148];
	"1641:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1450:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e133dd7d0>",
		fillcolor=lightcyan,
		label="1450:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1450:CA" -> "1450:BL"	 [cond="[]",
		lineno=None];
	"1193:AL" -> "1194:BL"	 [cond="[]",
		lineno=None];
	"1463:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e133e2190>",
		fillcolor=lightcyan,
		label="1463:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1463:CA" -> "1463:BL"	 [cond="[]",
		lineno=None];
	"1814:BL" -> "1817:IF"	 [cond="[]",
		lineno=None];
	"1697:BL" -> "1698:IF"	 [cond="[]",
		lineno=None];
	"1675:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133af350>",
		fillcolor=turquoise,
		label="1675:BL
TX_DATA_DEL14[63:56] <= TERMINATE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133af410>]",
		style=filled,
		typ=Block];
	"1675:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1499:IF" -> "1499:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1499];
	"1503:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133eb1d0>",
		fillcolor=turquoise,
		label="1503:BL
OVERFLOW_VALID <= 8'b00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133eb2d0>]",
		style=filled,
		typ=Block];
	"1499:IF" -> "1503:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1499];
	"1949:IF" -> "1952:BL"	 [cond="['vlan_enabled_int', 'BYTE_COUNTER']",
		label="!((vlan_enabled_int & (BYTE_COUNTER == 16)))",
		lineno=1949];
	"1949:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1338cf90>",
		fillcolor=turquoise,
		label="1949:BL
length_register <= TX_DATA_REG[15:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1338cf10>]",
		style=filled,
		typ=Block];
	"1949:IF" -> "1949:BL"	 [cond="['vlan_enabled_int', 'BYTE_COUNTER']",
		label="(vlan_enabled_int & (BYTE_COUNTER == 16))",
		lineno=1949];
	"1489:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e133e6490>",
		fillcolor=lightcyan,
		label="1489:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1489:CA" -> "1489:BL"	 [cond="[]",
		lineno=None];
	"1163:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13494690>",
		fillcolor=turquoise,
		label="1163:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1163:IF" -> "1163:BL"	 [cond="['vlan_enabled_int']",
		label=vlan_enabled_int,
		lineno=1163];
	"1171:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13494e50>",
		fillcolor=springgreen,
		label="1171:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1163:IF" -> "1171:IF"	 [cond="['vlan_enabled_int']",
		label="!(vlan_enabled_int)",
		lineno=1163];
	"1007:BL" -> "Leaf_993:AL"	 [cond="[]",
		lineno=None];
	"1120:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1348a810>",
		fillcolor=springgreen,
		label="1120:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1120:IF" -> "1120:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1120];
	"1128:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1348a910>",
		fillcolor=springgreen,
		label="1128:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1120:IF" -> "1128:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1120];
	"1040:BL" -> "Leaf_1032:AL"	 [cond="[]",
		lineno=None];
	"958:BL" -> "Leaf_956:AL"	 [cond="[]",
		lineno=None];
	"1361:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1333:CA" -> "1333:BL"	 [cond="[]",
		lineno=None];
	"Leaf_923:AL"	 [def_var="['PAUSEVAL_DEL2', 'PAUSEVAL_DEL', 'PAUSEVAL_DEL1']",
		label="Leaf_923:AL"];
	"924:BL" -> "Leaf_923:AL"	 [cond="[]",
		lineno=None];
	"1614:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13396190>",
		fillcolor=springgreen,
		label="1614:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1611:BL" -> "1614:IF"	 [cond="[]",
		lineno=None];
	"1687:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"995:BL" -> "Leaf_993:AL"	 [cond="[]",
		lineno=None];
	"1128:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1348f450>",
		fillcolor=turquoise,
		label="1128:BL
vlan_enabled_int <= TX_CFG_REG_VALUE[27];
jumbo_enabled_int <= TX_CFG_REG_VALUE[30];
tx_enabled_int <= TX_CFG_REG_VALUE[\
28];
fcs_enabled_int <= TX_CFG_REG_VALUE[29];
reset_tx_int <= TX_CFG_REG_VALUE[31];
read_ifg_int <= TX_CFG_REG_VALUE[25];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1348ab90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e1348add0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1348f050>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1348f290>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1348f4d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1348f710>]",
		style=filled,
		typ=Block];
	"1128:BL" -> "Leaf_1118:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1878:AL" -> "1889:AL";
	"1724:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1179:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13418390>",
		fillcolor=turquoise,
		label="1179:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1180:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e13418690>",
		fillcolor=springgreen,
		label="1180:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1179:BL" -> "1180:IF"	 [cond="[]",
		lineno=None];
	"1821:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1857:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13378fd0>",
		fillcolor=turquoise,
		label="1857:BL
store_tx_data_valid[6:0] <= store_tx_data_valid[7:1];
tx_data_int <= store_tx_data[7:0];
store_tx_data[55:0] <= store_tx_\
data[63:8];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13378b90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13378dd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1337d150>]",
		style=filled,
		typ=Block];
	"1852:IF" -> "1857:BL"	 [cond="['load_CRC8']",
		label="!(load_CRC8)",
		lineno=1852];
	"1852:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13378690>",
		fillcolor=turquoise,
		label="1852:BL
store_tx_data_valid <= TX_DATA_VALID_DEL2;
store_tx_data <= TX_DATA_DEL2;
store_CRC64 <= CRC_32_64;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13378510>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133786d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13378810>]",
		style=filled,
		typ=Block];
	"1852:IF" -> "1852:BL"	 [cond="['load_CRC8']",
		label=load_CRC8,
		lineno=1852];
	"1503:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"1336:CA" -> "1336:BL"	 [cond="[]",
		lineno=None];
	"1471:BL" -> "1472:IF"	 [cond="[]",
		lineno=None];
	"1157:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e13494290>",
		clk_sens=True,
		fillcolor=gold,
		label="1157:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['jumbo_enabled_int', 'reset_int', 'fcs_enabled_int', 'vlan_enabled_int']"];
	"1157:AL" -> "1158:BL"	 [cond="[]",
		lineno=None];
	"984:IF" -> "987:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=984];
	"984:IF" -> "984:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=984];
	"938:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1345e8d0>",
		fillcolor=springgreen,
		label="938:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"938:IF" -> "938:BL"	 [cond="['pause_frame_counter']",
		label="(pause_frame_counter == 8)",
		lineno=938];
	"1345:CA" -> "1345:BL"	 [cond="[]",
		lineno=None];
	"1208:BL" -> "1209:IF"	 [cond="[]",
		lineno=None];
	"1350:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1593:BL" -> "1594:IF"	 [cond="[]",
		lineno=None];
	"1614:IF" -> "1618:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1614];
	"1614:IF" -> "1614:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1614];
	"1183:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13418810>",
		fillcolor=turquoise,
		label="1183:BL
MAX_FRAME_SIZE <= 1514;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13418850>]",
		style=filled,
		typ=Block];
	"1183:BL" -> "Leaf_1157:AL"	 [cond="[]",
		lineno=None];
	"1766:BL" -> "1767:IF"	 [cond="[]",
		lineno=None];
	"Leaf_1099:AL"	 [def_var="['TXSTATREGPLUS', 'TX_STATS_VALID']",
		label="Leaf_1099:AL"];
	"1100:BL" -> "Leaf_1099:AL"	 [cond="[]",
		lineno=None];
	"935:IF" -> "935:BL"	 [cond="['PAUSEVAL_DEL2']",
		label=PAUSEVAL_DEL2,
		lineno=935];
	"935:IF" -> "938:IF"	 [cond="['PAUSEVAL_DEL2']",
		label="!(PAUSEVAL_DEL2)",
		lineno=935];
	"1216:IF" -> "1216:BL"	 [cond="['tx_undderrun_int']",
		label="(tx_undderrun_int == 1)",
		lineno=1216];
	"1216:IF" -> "1219:BL"	 [cond="['tx_undderrun_int']",
		label="!((tx_undderrun_int == 1))",
		lineno=1216];
	"1556:BL" -> "1557:CS"	 [cond="[]",
		lineno=None];
	"1266:IF" -> "1266:BL"	 [cond="['TX_START']",
		label=TX_START,
		lineno=1266];
	"1269:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342a290>",
		fillcolor=turquoise,
		label="1269:BL
TX_DATA_VALID_DELAY <= TX_DATA;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1342a2d0>]",
		style=filled,
		typ=Block];
	"1266:IF" -> "1269:BL"	 [cond="['TX_START']",
		label="!(TX_START)",
		lineno=1266];
	"1949:BL" -> "Leaf_1944:AL"	 [cond="[]",
		lineno=None];
	"1559:IF" -> "1559:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1559];
	"1574:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13406d10>",
		fillcolor=turquoise,
		label="1574:BL
TX_DATA_DEL14[23:16] <= IDLE_FRAME;
TX_DATA_DEL14[31:24] <= IDLE_FRAME;
TX_DATA_DEL14[39:32] <= IDLE_FRAME;
TX_DATA_DEL14[\
47:40] <= IDLE_FRAME;
TX_DATA_DEL14[55:48] <= IDLE_FRAME;
TX_DATA_DEL14[63:56] <= IDLE_FRAME;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13406250>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13406490>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134066d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13406910>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13406b50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13406d90>]",
		style=filled,
		typ=Block];
	"1559:IF" -> "1574:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1559];
	"1163:BL" -> "1164:IF"	 [cond="[]",
		lineno=None];
	"1068:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1347b990>",
		fillcolor=springgreen,
		label="1068:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1067:BL" -> "1068:IF"	 [cond="[]",
		lineno=None];
	"1404:BL" -> "1405:IF"	 [cond="[]",
		lineno=None];
	"1068:IF" -> "1071:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1068];
	"1068:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1347b810>",
		fillcolor=turquoise,
		label="1068:BL
txstatplus_int <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1347b910>]",
		style=filled,
		typ=Block];
	"1068:IF" -> "1068:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1068];
	"1315:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1666:CA" -> "1666:BL"	 [cond="[]",
		lineno=None];
	"1048:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2e1347b050>",
		def_var="['reset_int']",
		fillcolor=deepskyblue,
		label="1048:AS
reset_int = RESET;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['RESET']"];
	"1048:AS" -> "1375:AL";
	"1048:AS" -> "1245:AL";
	"1048:AS" -> "1140:AL";
	"1048:AS" -> "1118:AL";
	"1048:AS" -> "982:AL";
	"1048:AS" -> "1944:AL";
	"1048:AS" -> "1520:AL";
	"1048:AS" -> "1277:AL";
	"1048:AS" -> "1403:AL";
	"1048:AS" -> "1961:AL";
	"1048:AS" -> "1207:AL";
	"1048:AS" -> "1918:AL";
	"1048:AS" -> "993:AL";
	"1048:AS" -> "943:AL";
	"1048:AS" -> "1865:AL";
	"1048:AS" -> "1066:AL";
	"1048:AS" -> "1032:AL";
	"1048:AS" -> "1844:AL";
	"1048:AS" -> "1878:AL";
	"1048:AS" -> "956:AL";
	"1048:AS" -> "930:AL";
	"1048:AS" -> "1313:AL";
	"1048:AS" -> "1193:AL";
	"1048:AS" -> "1157:AL";
	"1048:AS" -> "1889:AL";
	"1198:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13418dd0>",
		fillcolor=turquoise,
		label="1198:BL
tx_undderrun_int <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13418e10>]",
		style=filled,
		typ=Block];
	"1198:BL" -> "Leaf_1193:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1193:AL" -> "1207:AL";
	"1128:IF" -> "1128:BL"	 [cond="['TX_CFG_REG_VALID']",
		label=TX_CFG_REG_VALID,
		lineno=1128];
	"1229:BL" -> "Leaf_1207:AL"	 [cond="[]",
		lineno=None];
	"1846:BL" -> "Leaf_1844:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1313:AL" -> "1944:AL";
	"Leaf_1313:AL" -> "1520:AL";
	"Leaf_1118:AL" -> "1140:AL";
	"Leaf_1118:AL" -> "1944:AL";
	"Leaf_1118:AL" -> "1520:AL";
	"Leaf_1118:AL" -> "1403:AL";
	"Leaf_1118:AL" -> "1066:AL";
	"Leaf_1118:AL" -> "1157:AL";
	"1857:BL" -> "Leaf_1844:AL"	 [cond="[]",
		lineno=None];
	"1441:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e133dd050>",
		fillcolor=lightcyan,
		label="1441:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1441:CA" -> "1441:BL"	 [cond="[]",
		lineno=None];
	"1511:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133eb550>",
		fillcolor=turquoise,
		label="1511:BL
TX_DATA_VALID_DEL14 <= OVERFLOW_VALID;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133eb590>]",
		style=filled,
		typ=Block];
	"1511:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"1011:BL" -> "Leaf_993:AL"	 [cond="[]",
		lineno=None];
	"1907:AL" -> "1908:BL"	 [cond="[]",
		lineno=None];
	"1558:CA" -> "1558:BL"	 [cond="[]",
		lineno=None];
	"1269:BL" -> "Leaf_1264:AL"	 [cond="[]",
		lineno=None];
	"1321:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1286:IF" -> "1294:BL"	 [cond="['BYTE_COUNTER']",
		label="!((BYTE_COUNTER == 48))",
		lineno=1286];
	"1286:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342aed0>",
		fillcolor=turquoise,
		label="1286:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1286:IF" -> "1286:BL"	 [cond="['BYTE_COUNTER']",
		label="(BYTE_COUNTER == 48)",
		lineno=1286];
	"Leaf_1066:AL" -> "1099:AL";
	"1068:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1145:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e1348fe10>",
		fillcolor=springgreen,
		label="1145:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1145:IF" -> "1145:BL"	 [cond="['apply_pause_delay']",
		label=apply_pause_delay,
		lineno=1145];
	"1145:IF" -> "1148:IF"	 [cond="['apply_pause_delay']",
		label="!(apply_pause_delay)",
		lineno=1145];
	"Leaf_923:AL" -> "1961:AL";
	"Leaf_923:AL" -> "923:AL";
	"Leaf_923:AL" -> "943:AL";
	"Leaf_923:AL" -> "930:AL";
	"1075:IF" -> "1075:BL"	 [cond="['set_pause_stats']",
		label=set_pause_stats,
		lineno=1075];
	"1953:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133914d0>",
		fillcolor=turquoise,
		label="1953:BL
length_register <= TX_DATA_REG[47:32];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13391450>]",
		style=filled,
		typ=Block];
	"1953:IF" -> "1953:BL"	 [cond="['BYTE_COUNTER']",
		label="(BYTE_COUNTER == 8)",
		lineno=1953];
	"1737:IF" -> "1741:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1737];
	"1737:IF" -> "1737:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1737];
	"1472:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"948:IF" -> "951:IF"	 [cond="['PAUSEVAL_DEL2']",
		label="!(PAUSEVAL_DEL2)",
		lineno=948];
	"948:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13463110>",
		fillcolor=turquoise,
		label="948:BL
set_pause_stats <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13463150>]",
		style=filled,
		typ=Block];
	"948:IF" -> "948:BL"	 [cond="['PAUSEVAL_DEL2']",
		label=PAUSEVAL_DEL2,
		lineno=948];
	"1653:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1566:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1014:IF" -> "1017:BL"	 [cond="['pause_frame_counter']",
		label="!((pause_frame_counter < 7))",
		lineno=1014];
	"1014:IF" -> "1014:BL"	 [cond="['pause_frame_counter']",
		label="(pause_frame_counter < 7)",
		lineno=1014];
	"1094:BL" -> "Leaf_1066:AL"	 [cond="[]",
		lineno=None];
	"1671:IF" -> "1671:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1671];
	"1671:IF" -> "1675:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1671];
	"1751:BL" -> "1754:IF"	 [cond="[]",
		lineno=None];
	"1171:IF" -> "1179:BL"	 [cond="['jumbo_enabled_int']",
		label="!(jumbo_enabled_int)",
		lineno=1171];
	"1171:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e13494d50>",
		fillcolor=turquoise,
		label="1171:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1171:IF" -> "1171:BL"	 [cond="['jumbo_enabled_int']",
		label=jumbo_enabled_int,
		lineno=1171];
	"1953:BL" -> "Leaf_1944:AL"	 [cond="[]",
		lineno=None];
	"1511:IF" -> "1511:BL"	 [cond="['append_end_frame']",
		label=append_end_frame,
		lineno=1511];
	"Leaf_1207:AL" -> "1520:AL";
	"Leaf_1207:AL" -> "1066:AL";
	"1540:BL" -> "1556:IF"	 [cond="[]",
		lineno=None];
	"1945:BL" -> "1946:IF"	 [cond="[]",
		lineno=None];
	"931:BL" -> "932:IF"	 [cond="[]",
		lineno=None];
	"1480:IF" -> "1484:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1480];
	"1480:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e133e6110>",
		fillcolor=turquoise,
		label="1480:BL
TX_DATA_VALID_DEL14 <= 8'b11111111;
OVERFLOW_VALID <= 8'b00000001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e133e6050>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e133e6210>]",
		style=filled,
		typ=Block];
	"1480:IF" -> "1480:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1480];
	"1574:BL" -> "1575:IF"	 [cond="[]",
		lineno=None];
	"1198:IF" -> "1201:IF"	 [cond="['append_end_frame']",
		label="!(append_end_frame)",
		lineno=1198];
	"1198:IF" -> "1198:BL"	 [cond="['append_end_frame']",
		label=append_end_frame,
		lineno=1198];
	"1667:IF" -> "1667:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1667];
	"1667:IF" -> "1679:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1667];
	"1966:BL" -> "Leaf_1961:AL"	 [cond="[]",
		lineno=None];
	"1354:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1295:IF" -> "1295:BL"	 [cond="['TX_START']",
		label=TX_START,
		lineno=1295];
	"1298:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1342ea10>",
		fillcolor=turquoise,
		label="1298:BL
TX_DATA_VALID_REG <= TX_DATA_VALID;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1342ea50>]",
		style=filled,
		typ=Block];
	"1295:IF" -> "1298:BL"	 [cond="['TX_START']",
		label="!(TX_START)",
		lineno=1295];
	"948:BL" -> "Leaf_943:AL"	 [cond="[]",
		lineno=None];
	"1925:BL" -> "Leaf_1918:AL"	 [cond="[]",
		lineno=None];
	"1142:IF" -> "1142:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1142];
	"1142:IF" -> "1145:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1142];
	"1879:BL" -> "1880:IF"	 [cond="[]",
		lineno=None];
	"1479:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e133e2c10>",
		fillcolor=lightcyan,
		label="1479:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1479:CA" -> "1479:BL"	 [cond="[]",
		lineno=None];
	"1209:BL" -> "Leaf_1207:AL"	 [cond="[]",
		lineno=None];
	"1440:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2e133e6b90>",
		fillcolor=linen,
		label="1440:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1439:BL" -> "1440:CS"	 [cond="[]",
		lineno=None];
	"1377:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e134461d0>",
		fillcolor=turquoise,
		label="1377:BL
frame_start_del <= 0;
transmit_pause_frame_del <= 0;
transmit_pause_frame_del2 <= 0;
transmit_pause_frame_del3 <= 0;
append_\
start_pause <= 0;
append_start_pause_del <= 0;
transmit_pause_frame_valid <= 0;
reset_err_pause <= 0;
load_CRC8 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13442750>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e134428d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13442a50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13442bd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13442d50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13442ed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13446090>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13446210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13446350>]",
		style=filled,
		typ=Block];
	"1377:BL" -> "Leaf_1375:AL"	 [cond="[]",
		lineno=None];
	"1852:BL" -> "Leaf_1844:AL"	 [cond="[]",
		lineno=None];
	"1464:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"1215:IF" -> "1215:BL"	 [cond="['load_CRC8']",
		label=load_CRC8,
		lineno=1215];
	"1480:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"1388:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1344b510>",
		fillcolor=turquoise,
		label="1388:BL
frame_start_del <= FRAME_START;
transmit_pause_frame_del <= transmit_pause_frame;
transmit_pause_frame_del2 <= transmit_\
pause_frame_del;
transmit_pause_frame_del3 <= transmit_pause_frame_del2;
append_start_pause <= !transmit_pause_frame_del & transmit_\
pause_frame;
append_start_pause_del <= append_start_pause;
transmit_pause_frame_valid <= transmit_pause_frame_del & transmit_pause_\
frame;
reset_err_pause <= transmit_pause_frame_del & !transmit_pause_frame;
load_CRC8 <= frame_start_del & !FRAME_START | transmit_\
pause_frame_del3 & !transmit_pause_frame_del2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13446550>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e13446710>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e134468d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13446a90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e13446d90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e13446f10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1344b1d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f2e1344b490>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1344b890>]",
		style=filled,
		typ=Block];
	"1388:BL" -> "Leaf_1375:AL"	 [cond="[]",
		lineno=None];
	"1786:BL" -> "Leaf_1520:AL"	 [cond="[]",
		lineno=None];
	"1880:BL" -> "Leaf_1878:AL"	 [cond="[]",
		lineno=None];
	"1286:BL" -> "1287:IF"	 [cond="[]",
		lineno=None];
	"1318:IF" -> "1354:IF"	 [cond="['FRAME_START']",
		label="!(FRAME_START)",
		lineno=1318];
	"1318:IF" -> "1318:BL"	 [cond="['FRAME_START']",
		label=FRAME_START,
		lineno=1318];
	"1180:IF" -> "1180:BL"	 [cond="['fcs_enabled_int']",
		label=fcs_enabled_int,
		lineno=1180];
	"1180:IF" -> "1183:BL"	 [cond="['fcs_enabled_int']",
		label="!(fcs_enabled_int)",
		lineno=1180];
	"1798:BL" -> "1802:IF"	 [cond="[]",
		lineno=None];
	"1889:AL" -> "1890:BL"	 [cond="[]",
		lineno=None];
	"1377:IF" -> "1377:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1377];
	"1377:IF" -> "1388:BL"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1377];
	"1171:BL" -> "1172:IF"	 [cond="[]",
		lineno=None];
	"1871:BL" -> "Leaf_1865:AL"	 [cond="[]",
		lineno=None];
	"1001:BL" -> "Leaf_993:AL"	 [cond="[]",
		lineno=None];
	"1702:IF" -> "1706:BL"	 [cond="['insert_error']",
		label="!(insert_error)",
		lineno=1702];
	"1702:IF" -> "1702:BL"	 [cond="['insert_error']",
		label=insert_error,
		lineno=1702];
	"1119:BL" -> "1120:IF"	 [cond="[]",
		lineno=None];
	"1490:BL" -> "Leaf_1403:AL"	 [cond="[]",
		lineno=None];
	"1440:CS" -> "1457:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1440];
	"1440:CS" -> "1471:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1440];
	"1440:CS" -> "1498:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1440];
	"1440:CS" -> "1450:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1440];
	"1440:CS" -> "1463:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1440];
	"1440:CS" -> "1489:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1440];
	"1440:CS" -> "1441:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1440];
	"1440:CS" -> "1479:CA"	 [cond="['TX_DATA_VALID_DEL13']",
		label=TX_DATA_VALID_DEL13,
		lineno=1440];
	"1298:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
}
