//Design Code
module gray_to_binary(
input [3:0]g,
output [3:0]b);

assign b[3]=g[3];
assign b[2]=b[3]^g[2];
assign b[1]=b[2]^g[1];
assign b[0]=b[1]^g[0];

endmodule


// Testbench

module gray_to_binary_tb();

reg [3:0]g;
wire [3:0]b;
gray_to_binary dut (.g(g),.b(b));
integer i;
initial
begin

for(i=0;i<16;i=i+1)
begin
g=i;
#10;
end
#10;
$finish();
end

initial
$monitor("time=%b |g=%4b |b=%4b |",$time,g,b);
endmodule
