Warning: Clock network timing may not be up-to-date since only 93.750000 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 14:57:32 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: BCCOM   Library: tcb018gbwp7tbc_ccs
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 0/25/125

Information: Percent of Arnoldi-based delays =  5.63%

Information: Percent of CCS-based delays =  5.61%

  Startpoint: rstn_p (input port clocked by clk_p)
  Endpoint: SA_ctrl_state_overall_reg_0_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_p (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.000      0.000
  input external delay                                                                                     12.000     12.000 r
  rstn_p (in)                                                                0.500                0.990     0.000     12.000 r    (695.14,895.13)
  rstn_p (net)                                  1        1.969                                    0.990     0.000     12.000 r    [0.00,1.97]
  u_pad_rst_n/PAD (PDUW0208SCDG)                                   0.000     0.500     0.000      0.990     0.063 *   12.063 r    (730.24,897.57)        d 
  u_pad_rst_n/C (PDUW0208SCDG)                                               0.234                0.990     0.772     12.835 r    (713.84,780.50)        d 
  rstn (net)                                    1        0.098                                    0.990     0.000     12.835 r    [0.09,0.10]
  icc_place1454/I (BUFFD3BWP7T)                                    0.000     0.234     0.000      0.990     0.006 &   12.841 r    (580.29,733.02)
  icc_place1454/Z (BUFFD3BWP7T)                                              0.178                0.990     0.160     13.001 r    (577.74,733.36)
  n4509 (net)                                   6        0.124                                    0.990     0.000     13.001 r    [0.06,0.12]
  U3496/A3 (ND3D0BWP7T)                                            0.000     0.178     0.000      0.990     0.010 *   13.011 r    (500.52,450.96)
  U3496/ZN (ND3D0BWP7T)                                                      0.073                0.990     0.051     13.063 f    (498.85,451.01)
  n3097 (net)                                   1        0.004                                    0.990     0.000     13.063 f    [0.00,0.00]
  U3497/B (OAI21D0BWP7T)                                           0.000     0.073     0.000      0.990     0.000 &   13.063 f    (502.46,446.76)
  U3497/ZN (OAI21D0BWP7T)                                                    0.105                0.990     0.084     13.147 r    (500.99,447.19)
  n1089 (net)                                   1        0.007                                    0.990     0.000     13.147 r    [0.00,0.01]
  SA_ctrl_state_overall_reg_0_/D (DFQD0BWP7T)                      0.000     0.105     0.000      0.990     0.000 &   13.147 r    (506.21,435.33)
  data arrival time                                                                                                   13.147

  clock clk_p (rise edge)                                                                                   0.000      0.000
  clk_p (in)                                                                 0.500                1.010     0.000      0.000 r    (134.90, 0.00)
  clk_p (net)                                   1        1.970                                    1.010     0.000      0.000 r    [0.00,1.97]            d 
  u_pad_clk/PAD (PDDW0208SCDG)                                     0.000     0.500     0.000      1.010     0.055 *    0.055 r    (170.00, 2.43)         d 
  u_pad_clk/C (PDDW0208SCDG)                                                 0.101                1.010     0.714 @    0.769 r    (186.40,119.50)        d 
  clk (net)                                     1        0.025                                    1.010     0.000      0.769 r    [0.00,0.03]            d 
  CTSCKND12BWP7T_G2B4I1/I (INVD4BWP7T)                             0.000     0.073     0.000      1.010     0.001 @    0.769 r    (183.98,156.74)        d 
  CTSCKND12BWP7T_G2B4I1/ZN (INVD4BWP7T)                                      0.054                1.010     0.040 c    0.809 f    (185.53,156.82)        d 
  clk_G2B1I1 (net)                              1        0.077                                    1.010     0.000      0.809 f    [0.03,0.08]            d 
  CTSCKND3BWP7T_G2B3I1/I (CKND12BWP7T)                             0.000     0.058     0.000      1.010     0.008 c    0.817 f    (356.93,317.99)        d 
  CTSCKND3BWP7T_G2B3I1/ZN (CKND12BWP7T)                                      0.068                1.010     0.046 c    0.863 r    (353.06,317.73)        d 
  clk_G2B2I1 (net)                              2        0.137                                    1.010     0.000      0.863 r    [0.04,0.14]            d 
  CTSCKND10BWP7T_G2B2I2/I (INVD12BWP7T)                            0.000     0.073     0.000      1.010     0.006 c    0.869 r    (459.34,317.90)        d 
  CTSCKND10BWP7T_G2B2I2/ZN (INVD12BWP7T)                                     0.075                1.010     0.049 c    0.918 f    (455.48,317.80)        d 
  clk_G2B3I2 (net)                              6        0.354                                    1.010     0.000      0.918 f    [0.07,0.35]            d 
  CTSCKND12BWP7T_G2B1I5/I (CKND12BWP7T)                            0.000     0.081     0.000      1.010     0.009 c    0.928 f    (462.21,333.67)        d 
  CTSCKND12BWP7T_G2B1I5/ZN (CKND12BWP7T)                                     0.198                1.010     0.112 c    1.040 r    (458.34,333.41)        d 
  clk_G2B4I5 (net)                             98        0.471                                    1.010     0.000      1.040 r    [0.18,0.47]            d 
  SA_ctrl_state_overall_reg_0_/CP (DFQD0BWP7T)                     0.000     0.207     0.000      1.010     0.012 c    1.051 r    (504.38,435.32)
  clock reconvergence pessimism                                                                             0.000      1.051
  SA_ctrl_state_overall_reg_0_/CP (DFQD0BWP7T)                                                              0.000      1.051 r
  library hold time                                                                                         0.019      1.070
  data required time                                                                                                   1.070
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.070
  data arrival time                                                                                                  -13.147
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         12.077


  Startpoint: SA_ctrl_state_overall_reg_1_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: ack_p (output port clocked by clk_p)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_p (rise edge)                                                                                   0.000      0.000
  clk_p (in)                                                                 0.500                0.990     0.000      0.000 r    (134.90, 0.00)
  clk_p (net)                                   1        1.970                                    0.990     0.000      0.000 r    [0.00,1.97]            d 
  u_pad_clk/PAD (PDDW0208SCDG)                                     0.000     0.500     0.000      0.990     0.054 *    0.054 r    (170.00, 2.43)         d 
  u_pad_clk/C (PDDW0208SCDG)                                                 0.101                0.990     0.700 @    0.753 r    (186.40,119.50)        d 
  clk (net)                                     1        0.025                                    0.990     0.000      0.753 r    [0.00,0.03]            d 
  CTSCKND12BWP7T_G2B4I1/I (INVD4BWP7T)                             0.000     0.073     0.000      0.990     0.001 @    0.754 r    (183.98,156.74)        d 
  CTSCKND12BWP7T_G2B4I1/ZN (INVD4BWP7T)                                      0.054                0.990     0.039 c    0.793 f    (185.53,156.82)        d 
  clk_G2B1I1 (net)                              1        0.077                                    0.990     0.000      0.793 f    [0.03,0.08]            d 
  CTSCKND3BWP7T_G2B3I1/I (CKND12BWP7T)                             0.000     0.058     0.000      0.990     0.007 c    0.800 f    (356.93,317.99)        d 
  CTSCKND3BWP7T_G2B3I1/ZN (CKND12BWP7T)                                      0.068                0.990     0.045 c    0.846 r    (353.06,317.73)        d 
  clk_G2B2I1 (net)                              2        0.137                                    0.990     0.000      0.846 r    [0.04,0.14]            d 
  CTSCKND10BWP7T_G2B2I2/I (INVD12BWP7T)                            0.000     0.073     0.000      0.990     0.006 c    0.852 r    (459.34,317.90)        d 
  CTSCKND10BWP7T_G2B2I2/ZN (INVD12BWP7T)                                     0.075                0.990     0.048 c    0.900 f    (455.48,317.80)        d 
  clk_G2B3I2 (net)                              6        0.354                                    0.990     0.000      0.900 f    [0.07,0.35]            d 
  CTSCKND12BWP7T_G2B1I5/I (CKND12BWP7T)                            0.000     0.081     0.000      0.990     0.009 c    0.909 f    (462.21,333.67)        d 
  CTSCKND12BWP7T_G2B1I5/ZN (CKND12BWP7T)                                     0.198                0.990     0.110 c    1.019 r    (458.34,333.41)        d 
  clk_G2B4I5 (net)                             98        0.471                                    0.990     0.000      1.019 r    [0.18,0.47]            d 
  SA_ctrl_state_overall_reg_1_/CP (DFQD1BWP7T)                     0.000     0.207     0.000      0.990     0.012 c    1.031 r    (543.02,427.48)
  SA_ctrl_state_overall_reg_1_/CP (DFQD1BWP7T)                     0.000     0.207     0.000      0.990     0.000      1.031 r    (543.02,427.48)
  SA_ctrl_state_overall_reg_1_/Q (DFQD1BWP7T)                                0.125                0.990     0.261      1.292 f    (552.29,427.51)
  SA_ctrl_state_overall[1] (net)                6        0.058                                    0.990     0.000      1.292 f    [0.01,0.06]
  icc_place1601/I (INVD2P5BWP7T)                                   0.000     0.125     0.000      0.990     0.000 &    1.292 f    (554.56,435.34)
  icc_place1601/ZN (INVD2P5BWP7T)                                            0.120                0.990     0.100      1.391 r    (554.08,435.51)
  n4656 (net)                                   6        0.059                                    0.990     0.000      1.391 r    [0.01,0.06]
  U1426/A1 (NR2XD3BWP7T)                                           0.000     0.120     0.000      0.990     0.003 *    1.395 r    (506.68,450.96)
  U1426/ZN (NR2XD3BWP7T)                                                     0.082                0.990     0.070      1.465 f    (509.12,451.64)
  ack (net)                                     8        0.090                                    0.990     0.000      1.465 f    [0.02,0.09]
  u_pad_data_out_8/I (PDDW0208CDG)                                 0.000     0.082     0.000      0.990     0.002 &    1.466 f    (663.46,780.50)        d 
  u_pad_data_out_8/PAD (PDDW0208CDG)                                         0.678                0.990     1.653      3.119 f    (650.20,897.57)        d 
  ack_p (net)                                   1        2.073                                    0.990     0.000      3.119 f    [0.00,2.07]
  ack_p (out)                                                      0.000     0.678     0.000      0.990     0.003 *    3.123 f    (615.10,895.13)
  data arrival time                                                                                                    3.123

  clock clk_p (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.000      0.000
  clock reconvergence pessimism                                                                             0.000      0.000
  output external delay                                                                                   -12.000    -12.000
  data required time                                                                                                 -12.000
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -12.000
  data arrival time                                                                                                   -3.123
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         15.123


  Startpoint: SA_ctrl_state_compute_out_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: SA_ctrl_state_compute_out_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: clk_p
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_p (rise edge)                                                                                   0.000      0.000
  clk_p (in)                                                                 0.500                0.990     0.000      0.000 r    (134.90, 0.00)
  clk_p (net)                                   1        1.970                                    0.990     0.000      0.000 r    [0.00,1.97]            d 
  u_pad_clk/PAD (PDDW0208SCDG)                                     0.000     0.500     0.000      0.990     0.054 *    0.054 r    (170.00, 2.43)         d 
  u_pad_clk/C (PDDW0208SCDG)                                                 0.101                0.990     0.700 @    0.753 r    (186.40,119.50)        d 
  clk (net)                                     1        0.025                                    0.990     0.000      0.753 r    [0.00,0.03]            d 
  CTSCKND12BWP7T_G2B4I1/I (INVD4BWP7T)                             0.000     0.073     0.000      0.990     0.001 @    0.754 r    (183.98,156.74)        d 
  CTSCKND12BWP7T_G2B4I1/ZN (INVD4BWP7T)                                      0.054                0.990     0.039 c    0.793 f    (185.53,156.82)        d 
  clk_G2B1I1 (net)                              1        0.077                                    0.990     0.000      0.793 f    [0.03,0.08]            d 
  CTSCKND3BWP7T_G2B3I1/I (CKND12BWP7T)                             0.000     0.058     0.000      0.990     0.007 c    0.800 f    (356.93,317.99)        d 
  CTSCKND3BWP7T_G2B3I1/ZN (CKND12BWP7T)                                      0.068                0.990     0.045 c    0.846 r    (353.06,317.73)        d 
  clk_G2B2I1 (net)                              2        0.137                                    0.990     0.000      0.846 r    [0.04,0.14]            d 
  CTSCKND8BWP7T_G2B2I1/I (INVD10BWP7T)                             0.000     0.076     0.000      0.990     0.012 c    0.857 r    (516.39,572.26)        d 
  CTSCKND8BWP7T_G2B2I1/ZN (INVD10BWP7T)                                      0.066                0.990     0.045 c    0.903 f    (519.77,572.40)        d 
  clk_G2B3I1 (net)                              4        0.244                                    0.990     0.000      0.903 f    [0.07,0.24]            d 
  CTSCKND10BWP7T_G2B1I10/I (INVD10BWP7T)                           0.000     0.069     0.000      0.990     0.006 c    0.908 f    (493.43,580.10)        d 
  CTSCKND10BWP7T_G2B1I10/ZN (INVD10BWP7T)                                    0.190                0.990     0.109 c    1.017 r    (496.80,580.24)        d 
  clk_G2B4I10 (net)                            72        0.382                                    0.990     0.000      1.017 r    [0.17,0.38]            d 
  SA_ctrl_state_compute_out_counter_reg_1_/CP (DFQD0BWP7T)         0.000     0.194     0.000      0.990     0.007 c    1.024 r    (517.38,478.36)
  SA_ctrl_state_compute_out_counter_reg_1_/CP (DFQD0BWP7T)         0.000     0.194     0.000      0.990     0.000      1.024 r    (517.38,478.36)
  SA_ctrl_state_compute_out_counter_reg_1_/Q (DFQD0BWP7T)                    0.125                0.990     0.214      1.238 r    (508.11,478.30)
  SA_ctrl_state_compute_out_counter[1] (net)
                                                3        0.013                                    0.990     0.000      1.238 r    [0.00,0.01]
  U3550/A1 (AOI21D0BWP7T)                                          0.000     0.125     0.000      0.990     0.000 &    1.238 r    (506.42,478.12)
  U3550/ZN (AOI21D0BWP7T)                                                    0.061                0.990     0.057      1.295 f    (506.03,478.11)
  n1077 (net)                                   1        0.007                                    0.990     0.000      1.295 f    [0.00,0.01]
  SA_ctrl_state_compute_out_counter_reg_1_/D (DFQD0BWP7T)          0.000     0.061     0.000      0.990     0.000 &    1.295 f    (515.55,478.35)
  data arrival time                                                                                                    1.295

  clock clk_p (rise edge)                                                                                   0.000      0.000
  clk_p (in)                                                                 0.500                1.010     0.000      0.000 r    (134.90, 0.00)
  clk_p (net)                                   1        1.970                                    1.010     0.000      0.000 r    [0.00,1.97]            d 
  u_pad_clk/PAD (PDDW0208SCDG)                                     0.000     0.500     0.000      1.010     0.055 *    0.055 r    (170.00, 2.43)         d 
  u_pad_clk/C (PDDW0208SCDG)                                                 0.101                1.010     0.714 @    0.769 r    (186.40,119.50)        d 
  clk (net)                                     1        0.025                                    1.010     0.000      0.769 r    [0.00,0.03]            d 
  CTSCKND12BWP7T_G2B4I1/I (INVD4BWP7T)                             0.000     0.073     0.000      1.010     0.001 @    0.769 r    (183.98,156.74)        d 
  CTSCKND12BWP7T_G2B4I1/ZN (INVD4BWP7T)                                      0.054                1.010     0.040 c    0.809 f    (185.53,156.82)        d 
  clk_G2B1I1 (net)                              1        0.077                                    1.010     0.000      0.809 f    [0.03,0.08]            d 
  CTSCKND3BWP7T_G2B3I1/I (CKND12BWP7T)                             0.000     0.058     0.000      1.010     0.008 c    0.817 f    (356.93,317.99)        d 
  CTSCKND3BWP7T_G2B3I1/ZN (CKND12BWP7T)                                      0.068                1.010     0.046 c    0.863 r    (353.06,317.73)        d 
  clk_G2B2I1 (net)                              2        0.137                                    1.010     0.000      0.863 r    [0.04,0.14]            d 
  CTSCKND8BWP7T_G2B2I1/I (INVD10BWP7T)                             0.000     0.076     0.000      1.010     0.012 c    0.875 r    (516.39,572.26)        d 
  CTSCKND8BWP7T_G2B2I1/ZN (INVD10BWP7T)                                      0.066                1.010     0.046 c    0.921 f    (519.77,572.40)        d 
  clk_G2B3I1 (net)                              4        0.244                                    1.010     0.000      0.921 f    [0.07,0.24]            d 
  CTSCKND10BWP7T_G2B1I10/I (INVD10BWP7T)                           0.000     0.069     0.000      1.010     0.006 c    0.927 f    (493.43,580.10)        d 
  CTSCKND10BWP7T_G2B1I10/ZN (INVD10BWP7T)                                    0.190                1.010     0.111 c    1.038 r    (496.80,580.24)        d 
  clk_G2B4I10 (net)                            72        0.382                                    1.010     0.000      1.038 r    [0.17,0.38]            d 
  SA_ctrl_state_compute_out_counter_reg_1_/CP (DFQD0BWP7T)         0.000     0.194     0.000      1.010     0.007 c    1.045 r    (517.38,478.36)
  clock reconvergence pessimism                                                                            -0.018      1.026
  SA_ctrl_state_compute_out_counter_reg_1_/CP (DFQD0BWP7T)                                                  0.000      1.026 r
  library hold time                                                                                         0.026      1.053
  data required time                                                                                                   1.053
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.053
  data arrival time                                                                                                   -1.295
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.242


1
