{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576161394805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576161394807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 11:36:34 2019 " "Processing started: Thu Dec 12 11:36:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576161394807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576161394807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576161394807 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramdata.qip " "Tcl Script File ramdata.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramdata.qip " "set_global_assignment -name QIP_FILE ramdata.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1576161394937 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1576161394937 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576161396199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_forward.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidade_forward.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_forward " "Found entity 1: unidade_forward" {  } { { "unidade_forward.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/unidade_forward.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_a_equals_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_a_equals_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_a_equals_b-SYN " "Found design unit 1: compare_a_equals_b-SYN" {  } { { "compare_a_equals_b.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/compare_a_equals_b.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396956 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_a_equals_b " "Found entity 1: compare_a_equals_b" {  } { { "compare_a_equals_b.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/compare_a_equals_b.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_stall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidade_stall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_stall " "Found entity 1: unidade_stall" {  } { { "unidade_stall.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/unidade_stall.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stall_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stall_mux " "Found entity 1: stall_mux" {  } { { "stall_mux.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/stall_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lui.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lui.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lui " "Found entity 1: lui" {  } { { "lui.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lui.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_instruction.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xor_instruction.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor_instruction " "Found entity 1: xor_instruction" {  } { { "xor_instruction.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/xor_instruction.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift_srl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift_srl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift_srl-SYN " "Found design unit 1: lpm_clshift_srl-SYN" {  } { { "lpm_clshift_srl.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_srl.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396962 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_srl " "Found entity 1: lpm_clshift_srl" {  } { { "lpm_clshift_srl.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_srl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift_sll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift_sll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift_sll-SYN " "Found design unit 1: lpm_clshift_sll-SYN" {  } { { "lpm_clshift_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_sll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396963 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_sll " "Found entity 1: lpm_clshift_sll" {  } { { "lpm_clshift_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_sll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift1_sra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift1_sra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1_sra-SYN " "Found design unit 1: lpm_clshift1_sra-SYN" {  } { { "lpm_clshift1_sra.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift1_sra.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396965 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1_sra " "Found entity 1: lpm_clshift1_sra" {  } { { "lpm_clshift1_sra.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift1_sra.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IFID.bdf 1 1 " "Found 1 design units, including 1 entities, in source file IFID.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/IFID.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux0.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396973 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396974 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396974 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ula_tb.vhd " "Can't analyze file -- file ula_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1576161396976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula32bit " "Found entity 1: ula32bit" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396978 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testeMux.bdf " "Can't analyze file -- file testeMux.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1576161396979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControleUla.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ControleUla.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControleUla " "Found entity 1: ControleUla" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlePipe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlePipe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlePipe " "Found entity 1: controlePipe" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file banco_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 banco_reg " "Found entity 1: banco_reg" {  } { { "banco_reg.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file write_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 write_register " "Found entity 1: write_register" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensao_sinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file extensao_sinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 extensao_sinal " "Found entity 1: extensao_sinal" {  } { { "extensao_sinal.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/extensao_sinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desloca_dois_esquerda.bdf 1 1 " "Found 1 design units, including 1 entities, in source file desloca_dois_esquerda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 desloca_dois_esquerda " "Found entity 1: desloca_dois_esquerda" {  } { { "desloca_dois_esquerda.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/desloca_dois_esquerda.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mais4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Mais4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mais4 " "Found entity 1: Mais4" {  } { { "Mais4.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/Mais4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maisUm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maisUm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maisUm " "Found entity 1: maisUm" {  } { { "maisUm.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/maisUm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_muxULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_muxULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_muxula-SYN " "Found design unit 1: lpm_muxula-SYN" {  } { { "lpm_muxULA.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxULA.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396989 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_muxULA " "Found entity 1: lpm_muxULA" {  } { { "lpm_muxULA.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxULA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396989 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Documentos/OAC-pipeline/Trab2OAC20191/oac20191unb2/Fulladder/fulladder.bdf " "Can't analyze file -- file ../Documentos/OAC-pipeline/Trab2OAC20191/oac20191unb2/Fulladder/fulladder.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1576161396991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MipsProcessador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MipsProcessador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MipsProcessador " "Found entity 1: MipsProcessador" {  } { { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IDEX.bdf 1 1 " "Found 1 design units, including 1 entities, in source file IDEX.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "IDEX.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/IDEX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Found entity 1: reg1bit" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg5bits " "Found entity 1: reg5bits" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXMEM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file EXMEM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "EXMEM.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/EXMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEMWB.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MEMWB.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "MEMWB.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MEMWB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_dataRam.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste_dataRam.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste_dataRam " "Found entity 1: teste_dataRam" {  } { { "teste_dataRam.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/teste_dataRam.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_muxRegDst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_muxRegDst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_muxregdst-SYN " "Found design unit 1: lpm_muxregdst-SYN" {  } { { "lpm_muxRegDst.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxRegDst.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396999 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_muxRegDst " "Found entity 1: lpm_muxRegDst" {  } { { "lpm_muxRegDst.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxRegDst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161396999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161396999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_muxOrigAlu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_muxOrigAlu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_muxorigalu-SYN " "Found design unit 1: lpm_muxorigalu-SYN" {  } { { "lpm_muxOrigAlu.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxOrigAlu.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397001 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_muxOrigAlu " "Found entity 1: lpm_muxOrigAlu" {  } { { "lpm_muxOrigAlu.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxOrigAlu.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxPC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxPC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Found design unit 1: muxpc-SYN" {  } { { "muxPC.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/muxPC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397003 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPC " "Found entity 1: muxPC" {  } { { "muxPC.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/muxPC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397005 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux_memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux_memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_memdata-SYN " "Found design unit 1: lpm_mux_memdata-SYN" {  } { { "lpm_mux_memdata.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_memdata.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397006 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_memdata " "Found entity 1: lpm_mux_memdata" {  } { { "lpm_mux_memdata.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_memdata.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxxxx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file muxxxx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 muxxxx " "Found entity 1: muxxxx" {  } { { "muxxxx.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/muxxxx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_MAIS_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC_MAIS_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_mais_4-SYN " "Found design unit 1: pc_mais_4-SYN" {  } { { "PC_MAIS_4.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/PC_MAIS_4.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397009 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_MAIS_4 " "Found entity 1: PC_MAIS_4" {  } { { "PC_MAIS_4.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/PC_MAIS_4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397010 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult0-SYN " "Found design unit 1: lpm_mult0-SYN" {  } { { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397012 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Found entity 1: lpm_mult0" {  } { { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux_sll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux_sll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_sll-SYN " "Found design unit 1: lpm_mux_sll-SYN" {  } { { "lpm_mux_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_sll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397014 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_sll " "Found entity 1: lpm_mux_sll" {  } { { "lpm_mux_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_sll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_data.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria_data.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_data " "Found entity 1: memoria_data" {  } { { "memoria_data.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/memoria_data.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_forward.bdf 1 1 " "Found 1 design units, including 1 entities, in source file unidade_de_forward.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_forward " "Found entity 1: unidade_de_forward" {  } { { "unidade_de_forward.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/unidade_de_forward.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_fwd_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_fwd_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_fwd_a-SYN " "Found design unit 1: lpm_fwd_a-SYN" {  } { { "lpm_fwd_A.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_fwd_A.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397018 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_fwd_A " "Found entity 1: lpm_fwd_A" {  } { { "lpm_fwd_A.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_fwd_A.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MipsProcessador " "Elaborating entity \"MipsProcessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576161397158 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg_2_ " "Converted elements in bus name \"reg_2_\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg_2_\[31..0\] reg_2_31..0 " "Converted element name(s) from \"reg_2_\[31..0\]\" to \"reg_2_31..0\"" {  } { { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 552 1488 1816 1192 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397201 ""}  } { { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 552 1488 1816 1192 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1576161397201 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg_2_5 " "Converted elements in bus name \"reg_2_5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg_2_5\[31..0\] reg_2_531..0 " "Converted element name(s) from \"reg_2_5\[31..0\]\" to \"reg_2_531..0\"" {  } { { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 552 1488 1816 1192 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397201 ""}  } { { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 552 1488 1816 1192 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1576161397201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlePipe controlePipe:inst16 " "Elaborating entity \"controlePipe\" for hierarchy \"controlePipe:inst16\"" {  } { { "MipsProcessador.bdf" "inst16" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -48 1512 1712 336 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397258 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst23 " "Block or symbol \"NOT\" of instance \"inst23\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 768 728 776 800 "inst23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397260 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst25 " "Block or symbol \"NOT\" of instance \"inst25\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 800 728 776 832 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397260 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst29 " "Block or symbol \"NOT\" of instance \"inst29\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 936 736 784 968 "inst29" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397260 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst31 " "Block or symbol \"NOT\" of instance \"inst31\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 968 736 784 1000 "inst31" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397260 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst34 " "Block or symbol \"NOT\" of instance \"inst34\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1104 736 784 1136 "inst34" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst36 " "Block or symbol \"NOT\" of instance \"inst36\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1136 736 784 1168 "inst36" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst39 " "Block or symbol \"NOT\" of instance \"inst39\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1280 744 792 1312 "inst39" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst44 " "Block or symbol \"NOT\" of instance \"inst44\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1456 744 792 1488 "inst44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst47 " "Block or symbol \"NOT\" of instance \"inst47\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1520 744 792 1552 "inst47" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst46 " "Block or symbol \"NOT\" of instance \"inst46\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1616 744 792 1648 "inst46" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst50 " "Block or symbol \"NOT\" of instance \"inst50\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1680 744 792 1712 "inst50" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst53 " "Block or symbol \"NOT\" of instance \"inst53\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1800 744 792 1832 "inst53" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst57 " "Block or symbol \"NOT\" of instance \"inst57\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 1984 744 792 2016 "inst57" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst61 " "Block or symbol \"NOT\" of instance \"inst61\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 2152 744 792 2184 "inst61" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst63 " "Block or symbol \"NOT\" of instance \"inst63\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 2184 744 792 2216 "inst63" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst65 " "Block or symbol \"NOT\" of instance \"inst65\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 2216 744 792 2248 "inst65" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst71 " "Block or symbol \"NOT\" of instance \"inst71\" overlaps another block or symbol" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { 2384 744 792 2416 "inst71" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397262 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "funct " "Pin \"funct\" not connected" {  } { { "controlePipe.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/controlePipe.bdf" { { -40 -408 -240 -24 "funct\[5..0\]" "" } { -48 -240 -135 -32 "funct\[5..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161397262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:inst24 " "Elaborating entity \"IFID\" for hierarchy \"IFID:inst24\"" {  } { { "MipsProcessador.bdf" "inst24" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 632 888 1216 792 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador IFID:inst24\|registrador:pc1 " "Elaborating entity \"registrador\" for hierarchy \"IFID:inst24\|registrador:pc1\"" {  } { { "IFID.bdf" "pc1" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/IFID.bdf" { { 104 336 488 232 "pc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_stall unidade_stall:inst6 " "Elaborating entity \"unidade_stall\" for hierarchy \"unidade_stall:inst6\"" {  } { { "MipsProcessador.bdf" "inst6" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -224 2160 2336 -96 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:inst25 " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:inst25\"" {  } { { "MipsProcessador.bdf" "inst25" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 536 2168 2504 1112 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1bit IDEX:inst25\|reg1bit:inst1 " "Elaborating entity \"reg1bit\" for hierarchy \"IDEX:inst25\|reg1bit:inst1\"" {  } { { "IDEX.bdf" "inst1" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/IDEX.bdf" { { 1224 504 648 1352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5bits IDEX:inst25\|reg5bits:instrd " "Elaborating entity \"reg5bits\" for hierarchy \"IDEX:inst25\|reg5bits:instrd\"" {  } { { "IDEX.bdf" "instrd" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/IDEX.bdf" { { 80 496 632 208 "instrd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall_mux stall_mux:inst1 " "Elaborating entity \"stall_mux\" for hierarchy \"stall_mux:inst1\"" {  } { { "MipsProcessador.bdf" "inst1" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 32 2168 2392 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux stall_mux:inst1\|21mux:inst " "Elaborating entity \"21mux\" for hierarchy \"stall_mux:inst1\|21mux:inst\"" {  } { { "stall_mux.bdf" "inst" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/stall_mux.bdf" { { 104 576 696 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stall_mux:inst1\|21mux:inst " "Elaborated megafunction instantiation \"stall_mux:inst1\|21mux:inst\"" {  } { { "stall_mux.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/stall_mux.bdf" { { 104 576 696 184 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161397325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_reg banco_reg:inst19 " "Elaborating entity \"banco_reg\" for hierarchy \"banco_reg:inst19\"" {  } { { "MipsProcessador.bdf" "inst19" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 552 1488 1816 1192 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397340 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg_2_ " "Converted elements in bus name \"reg_2_\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg_2_\[31..0\] reg_2_31..0 " "Converted element name(s) from \"reg_2_\[31..0\]\" to \"reg_2_31..0\"" {  } { { "banco_reg.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { { 1360 -632 -456 1376 "reg_2_\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397349 ""}  } { { "banco_reg.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { { 1360 -632 -456 1376 "reg_2_\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1576161397349 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "reg_2_5 " "Converted elements in bus name \"reg_2_5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "reg_2_5\[31..0\] reg_2_531..0 " "Converted element name(s) from \"reg_2_5\[31..0\]\" to \"reg_2_531..0\"" {  } { { "banco_reg.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { { 992 -632 -456 1008 "reg_2_5\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397349 ""}  } { { "banco_reg.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { { 992 -632 -456 1008 "reg_2_5\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1576161397349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 banco_reg:inst19\|lpm_mux0:d1 " "Elaborating entity \"lpm_mux0\" for hierarchy \"banco_reg:inst19\|lpm_mux0:d1\"" {  } { { "banco_reg.bdf" "d1" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { { -56 -392 -248 504 "d1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "LPM_MUX_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux0.vhd" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux0.vhd" 1181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161397402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397402 ""}  } { { "lpm_mux0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux0.vhd" 1181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161397402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b6e " "Found entity 1: mux_b6e" {  } { { "db/mux_b6e.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mux_b6e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b6e banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component\|mux_b6e:auto_generated " "Elaborating entity \"mux_b6e\" for hierarchy \"banco_reg:inst19\|lpm_mux0:d1\|LPM_MUX:LPM_MUX_component\|mux_b6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_register banco_reg:inst19\|write_register:inst1 " "Elaborating entity \"write_register\" for hierarchy \"banco_reg:inst19\|write_register:inst1\"" {  } { { "banco_reg.bdf" "inst1" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/banco_reg.bdf" { { 432 424 600 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397555 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not2 " "Block or symbol \"NOT\" of instance \"not2\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 368 320 368 400 "not2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397556 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not7 " "Block or symbol \"NOT\" of instance \"not7\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 736 320 368 768 "not7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not9 " "Block or symbol \"NOT\" of instance \"not9\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 864 320 368 896 "not9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not11 " "Block or symbol \"NOT\" of instance \"not11\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 896 320 368 928 "not11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not18 " "Block or symbol \"NOT\" of instance \"not18\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1392 320 368 1424 "not18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not20 " "Block or symbol \"NOT\" of instance \"not20\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1488 320 368 1520 "not20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not23 " "Block or symbol \"NOT\" of instance \"not23\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1632 320 368 1664 "not23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not27 " "Block or symbol \"NOT\" of instance \"not27\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1776 320 368 1808 "not27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not25 " "Block or symbol \"NOT\" of instance \"not25\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1744 320 368 1776 "not25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not31 " "Block or symbol \"NOT\" of instance \"not31\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1920 320 368 1952 "not31" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not29 " "Block or symbol \"NOT\" of instance \"not29\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 1888 320 368 1920 "not29" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not38 " "Block or symbol \"NOT\" of instance \"not38\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 2416 320 368 2448 "not38" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not46 " "Block or symbol \"NOT\" of instance \"not46\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 2784 320 368 2816 "not46" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not49 " "Block or symbol \"NOT\" of instance \"not49\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 2912 320 368 2944 "not49" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not51 " "Block or symbol \"NOT\" of instance \"not51\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 2944 320 368 2976 "not51" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not52 " "Block or symbol \"NOT\" of instance \"not52\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3008 320 368 3040 "not52" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not54 " "Block or symbol \"NOT\" of instance \"not54\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3136 320 368 3168 "not54" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not57 " "Block or symbol \"NOT\" of instance \"not57\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3264 320 368 3296 "not57" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397557 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not60 " "Block or symbol \"NOT\" of instance \"not60\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3392 320 368 3424 "not60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397558 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not62 " "Block or symbol \"NOT\" of instance \"not62\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3440 320 368 3472 "not62" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397558 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not64 " "Block or symbol \"NOT\" of instance \"not64\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3520 320 368 3552 "not64" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397558 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not66 " "Block or symbol \"NOT\" of instance \"not66\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3552 320 368 3584 "not66" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397558 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not67 " "Block or symbol \"NOT\" of instance \"not67\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3648 320 368 3680 "not67" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397558 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not69 " "Block or symbol \"NOT\" of instance \"not69\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3680 320 368 3712 "not69" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397558 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not71 " "Block or symbol \"NOT\" of instance \"not71\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3776 320 368 3808 "not71" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397558 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not73 " "Block or symbol \"NOT\" of instance \"not73\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3808 320 368 3840 "not73" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397558 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not75 " "Block or symbol \"NOT\" of instance \"not75\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3904 320 368 3936 "not75" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397558 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not77 " "Block or symbol \"NOT\" of instance \"not77\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3936 320 368 3968 "not77" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397558 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not79 " "Block or symbol \"NOT\" of instance \"not79\" overlaps another block or symbol" {  } { { "write_register.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/write_register.bdf" { { 3968 320 368 4000 "not79" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161397558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:inst33 " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:inst33\"" {  } { { "MipsProcessador.bdf" "inst33" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 648 5208 5520 872 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:inst " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:inst\"" {  } { { "MipsProcessador.bdf" "inst" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 592 3984 4344 912 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula32bit ula32bit:inst36 " "Elaborating entity \"ula32bit\" for hierarchy \"ula32bit:inst36\"" {  } { { "MipsProcessador.bdf" "inst36" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 440 3536 3800 888 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397656 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { -912 -918 -448 -896 "B\[0\]" "" } { -952 -856 -856 -896 "" "" } { -896 -856 -856 -680 "" "" } { -696 -902 -440 -680 "B\[1\]" "" } { -472 -918 -448 -456 "B\[2\]" "" } { -680 -856 -856 -456 "" "" } { -216 -910 -440 -200 "B\[3\]" "" } { -456 -856 -856 -200 "" "" } { 0 -918 -448 16 "B\[4\]" "" } { -200 -856 -856 16 "" "" } { 16 -856 -856 240 "" "" } { 224 -903 -456 240 "B\[5\]" "" } { 240 -856 -856 456 "" "" } { 440 -893 -456 456 "B\[6\]" "" } { 456 -856 -856 696 "" "" } { 680 -894 -432 696 "B\[7\]" "" } { 912 -910 -440 928 "B\[8\]" "" } { 696 -856 -856 928 "" "" } { 928 -856 -856 1144 "" "" } { 1128 -910 -448 1144 "B\[9\]" "" } { 1144 -856 -856 1392 "" "" } { 1376 -918 -456 1392 "B\[10\]" "" } { 1392 -856 -856 1664 "" "" } { 1648 -910 -448 1664 "B\[11\]" "" } { 1664 -856 -856 1888 "" "" } { 1864 -889 -440 1888 "B\[12\]" "" } { 2112 -926 -456 2128 "B\[13\]" "" } { 1888 -856 -856 2128 "" "" } { 2128 -856 -856 2368 "" "" } { 2352 -902 -440 2368 "B\[14\]" "" } { 2368 -856 -856 2616 "" "" } { 2592 -897 -464 2616 "B\[15\]" "" } { 2616 -856 -856 2856 "" "" } { 2840 -942 -480 2856 "B\[16\]" "" } { 2856 -856 -856 3120 "" "" } { 3104 -910 -480 3120 "B\[17\]" "" } { 3568 -907 -488 3592 "B\[19\]" "" } { 3120 -856 -856 3360 "" "" } { 3360 -856 -856 3592 "" "" } { 3344 -899 -480 3360 "B\[18\]" "" } { 3592 -856 -856 3832 "" "" } { 3816 -895 -496 3832 "B\[20\]" "" } { 3832 -856 -856 4040 "" "" } { 4024 -966 -496 4040 "B\[21\]" "" } { 4040 -856 -856 4272 "" "" } { 4256 -966 -504 4272 "B\[22\]" "" } { 4272 -856 -856 4488 "" "" } { 4472 -934 -512 4488 "B\[23\]" "" } { 4488 -856 -856 4704 "" "" } { 4688 -926 -504 4704 "B\[24\]" "" } { 4704 -856 -856 4936 "" "" } { 4912 -918 -512 4936 "B\[25\]" "" } { 4936 -856 -856 5168 "" "" } { 5160 -910 -512 5172 "B\[26\]" "" } { 5168 -856 -856 5384 "" "" } { 5376 -910 -504 5388 "B\[27\]" "" } { 5384 -856 -856 5616 "" "" } { 5616 -918 -504 5628 "B\[28\]" "" } { 5848 -910 -504 5864 "B\[29\]" "" } { 5616 -856 -856 5864 "" "" } { 6072 -918 -504 6088 "B\[30\]" "" } { 5864 -856 -856 6088 "" "" } { 6328 -856 -856 6440 "" "" } { 6320 -905 -504 6332 "B\[31\]" "" } { 6088 -856 -856 6296 "" "" } { 6296 -856 -856 6328 "" "" } { 6272 -856 -504 6296 "A\[31\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1576161397660 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "madd " "Pin \"madd\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6816 496 664 6832 "madd" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161397660 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clo " "Pin \"clo\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6712 496 664 6728 "clo" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161397660 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "div " "Pin \"div\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6776 496 664 6792 "div" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161397660 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "beq " "Pin \"beq\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6896 496 664 6912 "beq" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161397660 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "bne " "Pin \"bne\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6936 496 664 6952 "bne" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161397660 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "bgez " "Pin \"bgez\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6968 496 664 6984 "bgez" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161397660 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "srav " "Pin \"srav\" not connected" {  } { { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 7008 496 664 7024 "srav" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1576161397660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula32bit:inst36\|ula:inst72 " "Elaborating entity \"ula\" for hierarchy \"ula32bit:inst36\|ula:inst72\"" {  } { { "ula32bit.bdf" "inst72" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6264 -504 -344 6456 "inst72" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397662 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "AluOp " "Converted elements in bus name \"AluOp\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AluOp\[0\] AluOp0 " "Converted element name(s) from \"AluOp\[0\]\" to \"AluOp0\"" {  } { { "ula.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 416 1320 1336 504 "AluOp\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397663 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AluOp\[1..0\] AluOp1..0 " "Converted element name(s) from \"AluOp\[1..0\]\" to \"AluOp1..0\"" {  } { { "ula.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 512 1192 1496 548 "AluOp\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397663 ""}  } { { "ula.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 416 1320 1336 504 "AluOp\[0\]" "" } { 512 1192 1496 548 "AluOp\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1576161397663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_muxULA ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1 " "Elaborating entity \"lpm_muxULA\" for hierarchy \"ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\"" {  } { { "ula.bdf" "inst1" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 104 1152 1232 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_muxULA.vhd" "LPM_MUX_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxULA.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_muxULA.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxULA.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161397671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397671 ""}  } { { "lpm_muxULA.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxULA.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161397671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_33e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_33e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_33e " "Found entity 1: mux_33e" {  } { { "db/mux_33e.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mux_33e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_33e ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated " "Elaborating entity \"mux_33e\" for hierarchy \"ula32bit:inst36\|ula:inst72\|lpm_muxULA:inst1\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8\"" {  } { { "ula.bdf" "inst8" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 248 552 712 416 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8 " "Elaborated megafunction instantiation \"ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8\"" {  } { { "ula.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 248 552 712 416 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161397776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8 " "Instantiated megafunction \"ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397776 ""}  } { { "ula.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula.bdf" { { 248 552 712 416 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161397776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2rd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2rd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2rd " "Found entity 1: add_sub_2rd" {  } { { "db/add_sub_2rd.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/add_sub_2rd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161397837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161397837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2rd ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8\|add_sub_2rd:auto_generated " "Elaborating entity \"add_sub_2rd\" for hierarchy \"ula32bit:inst36\|ula:inst72\|LPM_ADD_SUB:inst8\|add_sub_2rd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161397839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux_sll ula32bit:inst36\|lpm_mux_sll:inst20 " "Elaborating entity \"lpm_mux_sll\" for hierarchy \"ula32bit:inst36\|lpm_mux_sll:inst20\"" {  } { { "ula32bit.bdf" "inst20" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 7096 544 688 7176 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux_sll.vhd" "LPM_MUX_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_sll.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_sll.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161398336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398336 ""}  } { { "lpm_mux_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mux_sll.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161398336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k4e " "Found entity 1: mux_k4e" {  } { { "db/mux_k4e.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mux_k4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161398399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161398399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k4e ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component\|mux_k4e:auto_generated " "Elaborating entity \"mux_k4e\" for hierarchy \"ula32bit:inst36\|lpm_mux_sll:inst20\|LPM_MUX:LPM_MUX_component\|mux_k4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide0 ula32bit:inst36\|lpm_divide0:inst14 " "Elaborating entity \"lpm_divide0\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\"" {  } { { "ula32bit.bdf" "inst14" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6976 -272 -96 7072 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide0.vhd" "LPM_DIVIDE_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_divide0.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_divide0.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161398434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398435 ""}  } { { "lpm_divide0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_divide0.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161398435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eup.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eup.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eup " "Found entity 1: lpm_divide_eup" {  } { { "db/lpm_divide_eup.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/lpm_divide_eup.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161398496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161398496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_eup ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated " "Elaborating entity \"lpm_divide_eup\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161398504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161398504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_9nh ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider " "Elaborating entity \"sign_div_unsign_9nh\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\"" {  } { { "db/lpm_divide_eup.tdf" "divider" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/lpm_divide_eup.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161398624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161398624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_k5f ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider " "Elaborating entity \"alt_u_div_k5f\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\"" {  } { { "db/sign_div_unsign_9nh.tdf" "divider" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/sign_div_unsign_9nh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161398727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161398727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_lkc:add_sub_0 " "Elaborating entity \"add_sub_lkc\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_0" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/alt_u_div_k5f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161398790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161398790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1 " "Elaborating entity \"add_sub_mkc\" for hierarchy \"ula32bit:inst36\|lpm_divide0:inst14\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eup:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_1" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/alt_u_div_k5f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult0 ula32bit:inst36\|lpm_mult0:inst12 " "Elaborating entity \"lpm_mult0\" for hierarchy \"ula32bit:inst36\|lpm_mult0:inst12\"" {  } { { "ula32bit.bdf" "inst12" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult0.vhd" "lpm_mult_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161398826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398827 ""}  } { { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161398827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7bn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7bn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7bn " "Found entity 1: mult_7bn" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161398901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161398901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7bn ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated " "Elaborating entity \"mult_7bn\" for hierarchy \"ula32bit:inst36\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_sll ula32bit:inst36\|lpm_clshift_sll:inst10 " "Elaborating entity \"lpm_clshift_sll\" for hierarchy \"ula32bit:inst36\|lpm_clshift_sll:inst10\"" {  } { { "ula32bit.bdf" "inst10" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6528 -280 -104 6608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift_sll.vhd" "LPM_CLSHIFT_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_sll.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_sll.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161398996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161398996 ""}  } { { "lpm_clshift_sll.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_sll.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161398996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/lpm_clshift_ukb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161399004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161399004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"ula32bit:inst36\|lpm_clshift_sll:inst10\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_srl ula32bit:inst36\|lpm_clshift_srl:inst11 " "Elaborating entity \"lpm_clshift_srl\" for hierarchy \"ula32bit:inst36\|lpm_clshift_srl:inst11\"" {  } { { "ula32bit.bdf" "inst11" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6744 -264 -88 6824 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift_srl.vhd" "LPM_CLSHIFT_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_srl.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift_srl.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_srl.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161399018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399018 ""}  } { { "lpm_clshift_srl.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift_srl.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161399018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/lpm_clshift_vjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161399024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161399024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"ula32bit:inst36\|lpm_clshift_srl:inst11\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_instruction ula32bit:inst36\|xor_instruction:inst13 " "Elaborating entity \"xor_instruction\" for hierarchy \"ula32bit:inst36\|xor_instruction:inst13\"" {  } { { "ula32bit.bdf" "inst13" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6632 -280 -72 6728 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift1_sra ula32bit:inst36\|lpm_clshift1_sra:inst18 " "Elaborating entity \"lpm_clshift1_sra\" for hierarchy \"ula32bit:inst36\|lpm_clshift1_sra:inst18\"" {  } { { "ula32bit.bdf" "inst18" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 7088 -272 -96 7168 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift1_sra.vhd" "LPM_CLSHIFT_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift1_sra.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "lpm_clshift1_sra.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift1_sra.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161399039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399039 ""}  } { { "lpm_clshift1_sra.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_clshift1_sra.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161399039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_euc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_euc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_euc " "Found entity 1: lpm_clshift_euc" {  } { { "db/lpm_clshift_euc.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/lpm_clshift_euc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161399046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161399046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_euc ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated " "Elaborating entity \"lpm_clshift_euc\" for hierarchy \"ula32bit:inst36\|lpm_clshift1_sra:inst18\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lui ula32bit:inst36\|lui:inst7 " "Elaborating entity \"lui\" for hierarchy \"ula32bit:inst36\|lui:inst7\"" {  } { { "ula32bit.bdf" "inst7" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 7392 -288 -136 7488 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleUla ControleUla:inst5 " "Elaborating entity \"ControleUla\" for hierarchy \"ControleUla:inst5\"" {  } { { "MipsProcessador.bdf" "inst5" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 472 3088 3312 792 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399057 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not46 " "Block or symbol \"NOT\" of instance \"not46\" overlaps another block or symbol" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 616 240 288 648 "not46" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161399059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT TY " "Block or symbol \"NOT\" of instance \"TY\" overlaps another block or symbol" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 760 200 248 792 "TY" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161399059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst16 " "Block or symbol \"NOT\" of instance \"inst16\" overlaps another block or symbol" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 2752 328 376 2784 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161399059 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ALUop " "Converted elements in bus name \"ALUop\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALUop\[0\] ALUop0 " "Converted element name(s) from \"ALUop\[0\]\" to \"ALUop0\"" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 304 184 296 323 "ALUop\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399059 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALUop\[1\] ALUop1 " "Converted element name(s) from \"ALUop\[1\]\" to \"ALUop1\"" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 264 232 344 288 "ALUop\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399059 ""}  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 304 184 296 323 "ALUop\[0\]" "" } { 264 232 344 288 "ALUop\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1576161399059 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND6 and17 " "Primitive \"AND6\" of instance \"and17\" not used" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 616 296 360 728 "and17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1576161399059 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst18 " "Primitive \"AND2\" of instance \"inst18\" not used" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 640 480 544 688 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1576161399059 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT no10 " "Primitive \"NOT\" of instance \"no10\" not used" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 632 200 248 664 "no10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1576161399059 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT not46 " "Primitive \"NOT\" of instance \"not46\" not used" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 616 240 288 648 "not46" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1576161399059 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT not48 " "Primitive \"NOT\" of instance \"not48\" not used" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 664 200 248 696 "not48" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1576161399059 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT not49 " "Primitive \"NOT\" of instance \"not49\" not used" {  } { { "ControleUla.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ControleUla.bdf" { { 680 248 296 712 "not49" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1576161399059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_fwd_A lpm_fwd_A:inst27 " "Elaborating entity \"lpm_fwd_A\" for hierarchy \"lpm_fwd_A:inst27\"" {  } { { "MipsProcessador.bdf" "inst27" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 248 2832 2976 344 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_fwd_A.vhd" "LPM_MUX_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_fwd_A.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_fwd_A.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_fwd_A.vhd" 166 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161399070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399070 ""}  } { { "lpm_fwd_A.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_fwd_A.vhd" 166 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161399070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161399134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161399134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated " "Elaborating entity \"mux_m4e\" for hierarchy \"lpm_fwd_A:inst27\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux_memdata lpm_mux_memdata:inst34 " "Elaborating entity \"lpm_mux_memdata\" for hierarchy \"lpm_mux_memdata:inst34\"" {  } { { "MipsProcessador.bdf" "inst34" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 640 5616 5760 720 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_forward unidade_de_forward:inst29 " "Elaborating entity \"unidade_de_forward\" for hierarchy \"unidade_de_forward:inst29\"" {  } { { "MipsProcessador.bdf" "inst29" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1192 3104 3368 1352 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_muxOrigAlu lpm_muxOrigAlu:inst14 " "Elaborating entity \"lpm_muxOrigAlu\" for hierarchy \"lpm_muxOrigAlu:inst14\"" {  } { { "MipsProcessador.bdf" "inst14" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 640 2816 2960 720 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "desloca_dois_esquerda desloca_dois_esquerda:inst15shif2aesq " "Elaborating entity \"desloca_dois_esquerda\" for hierarchy \"desloca_dois_esquerda:inst15shif2aesq\"" {  } { { "MipsProcessador.bdf" "inst15shif2aesq" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 0 3008 3160 96 "inst15shif2aesq" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_muxRegDst lpm_muxRegDst:inst13 " "Elaborating entity \"lpm_muxRegDst\" for hierarchy \"lpm_muxRegDst:inst13\"" {  } { { "MipsProcessador.bdf" "inst13" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 936 3200 3344 1016 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_muxRegDst.vhd" "LPM_MUX_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxRegDst.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_muxRegDst.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxRegDst.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161399816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399816 ""}  } { { "lpm_muxRegDst.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_muxRegDst.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161399816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_43e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_43e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_43e " "Found entity 1: mux_43e" {  } { { "db/mux_43e.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mux_43e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161399877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161399877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_43e lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component\|mux_43e:auto_generated " "Elaborating entity \"mux_43e\" for hierarchy \"lpm_muxRegDst:inst13\|LPM_MUX:LPM_MUX_component\|mux_43e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399879 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ramData.vhd 2 1 " "Using design file ramData.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramdata-SYN " "Found design unit 1: ramdata-SYN" {  } { { "ramData.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ramData.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161399887 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramData " "Found entity 1: ramData" {  } { { "ramData.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ramData.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161399887 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576161399887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramData ramData:inst8 " "Elaborating entity \"ramData\" for hierarchy \"ramData:inst8\"" {  } { { "MipsProcessador.bdf" "inst8" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 640 4760 5016 792 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramData:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramData:inst8\|altsyncram:altsyncram_component\"" {  } { { "ramData.vhd" "altsyncram_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ramData.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramData:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramData:inst8\|altsyncram:altsyncram_component\"" {  } { { "ramData.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ramData.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramData:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramData:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nivel1dia2_data.mif " "Parameter \"init_file\" = \"nivel1dia2_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161399992 ""}  } { { "ramData.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ramData.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161399992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bu1 " "Found entity 1: altsyncram_7bu1" {  } { { "db/altsyncram_7bu1.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/altsyncram_7bu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161400064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161400064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bu1 ramData:inst8\|altsyncram:altsyncram_component\|altsyncram_7bu1:auto_generated " "Elaborating entity \"altsyncram_7bu1\" for hierarchy \"ramData:inst8\|altsyncram:altsyncram_component\|altsyncram_7bu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400066 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16375 16384 0 1 1 " "16375 out of 16384 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 16383 " "Addresses ranging from 9 to 16383 are not initialized" {  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1576161400080 ""}  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1576161400080 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "4096 16384 /home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif " "Memory depth (4096) in the design file differs from memory depth (16384) in the Memory Initialization File \"/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_data.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ramData.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ramData.vhd" 100 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1576161400082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensao_sinal extensao_sinal:inst4 " "Elaborating entity \"extensao_sinal\" for hierarchy \"extensao_sinal:inst4\"" {  } { { "MipsProcessador.bdf" "inst4" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1304 1592 1744 1400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400164 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "CARRY inst27 " "Block or symbol \"CARRY\" of instance \"inst27\" overlaps another block or symbol" {  } { { "extensao_sinal.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/extensao_sinal.bdf" { { -56 906 938 -8 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161400166 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "CARRY inst30 " "Block or symbol \"CARRY\" of instance \"inst30\" overlaps another block or symbol" {  } { { "extensao_sinal.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/extensao_sinal.bdf" { { -56 1002 1034 -8 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1576161400166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPC muxPC:inst21 " "Elaborating entity \"muxPC\" for hierarchy \"muxPC:inst21\"" {  } { { "MipsProcessador.bdf" "inst21" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 696 -336 -192 776 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MAIS_4 PC_MAIS_4:inst20 " "Elaborating entity \"PC_MAIS_4\" for hierarchy \"PC_MAIS_4:inst20\"" {  } { { "MipsProcessador.bdf" "inst20" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 456 136 296 552 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component\"" {  } { { "PC_MAIS_4.vhd" "LPM_ADD_SUB_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/PC_MAIS_4.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component\"" {  } { { "PC_MAIS_4.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/PC_MAIS_4.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161400184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component " "Instantiated megafunction \"PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400184 ""}  } { { "PC_MAIS_4.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/PC_MAIS_4.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161400184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dph " "Found entity 1: add_sub_dph" {  } { { "db/add_sub_dph.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/add_sub_dph.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161400244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161400244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dph PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component\|add_sub_dph:auto_generated " "Elaborating entity \"add_sub_dph\" for hierarchy \"PC_MAIS_4:inst20\|LPM_ADD_SUB:LPM_ADD_SUB_component\|add_sub_dph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "MipsProcessador.bdf" "ram" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 656 360 616 808 "ram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ram.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ram.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161400281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nivel1dia2_code.mif " "Parameter \"init_file\" = \"nivel1dia2_code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400282 ""}  } { { "ram.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ram.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576161400282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8bu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8bu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8bu1 " "Found entity 1: altsyncram_8bu1" {  } { { "db/altsyncram_8bu1.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/altsyncram_8bu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576161400354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576161400354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8bu1 ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated " "Elaborating entity \"altsyncram_8bu1\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576161400355 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4070 4096 0 1 1 " "4070 out of 4096 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "26 4095 " "Addresses ranging from 26 to 4095 are not initialized" {  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_code.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_code.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1576161400362 ""}  } { { "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_code.mif" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/nivel1dia2_code.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1576161400362 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|w513w\[0\] " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161402300 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_out4 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_out4\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161402300 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_out6 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_out6\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161402300 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_out8 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_out8\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161402300 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult1 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult1\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161402300 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult3 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult3\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161402300 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult5 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult5\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161402300 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult7 " "Synthesized away node \"ula32bit:inst9\|lpm_mult0:inst12\|lpm_mult:lpm_mult_component\|mult_7bn:auto_generated\|mac_mult7\"" {  } { { "db/mult_7bn.tdf" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/db/mult_7bn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/boris/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lpm_mult0.vhd" "" { Text "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/lpm_mult0.vhd" 77 0 0 } } { "ula32bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/ula32bit.bdf" { { 6864 -272 -104 6960 "inst12" "" } } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { -80 3320 3584 368 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161402300 "|MipsProcessador|ula32bit:inst9|lpm_mult0:inst12|lpm_mult:lpm_mult_component|mult_7bn:auto_generated|mac_mult7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1576161402300 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1576161402300 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "286 " "Ignored 286 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "64 " "Ignored 64 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1576161404986 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1576161404986 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1576161404986 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe31 IFID:inst24\|registrador:instruction1\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe31\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe30 IFID:inst24\|registrador:instruction1\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe30\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe29 IFID:inst24\|registrador:instruction1\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe29\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe28 IFID:inst24\|registrador:instruction1\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe28\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe27 IFID:inst24\|registrador:instruction1\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe27\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe26 IFID:inst24\|registrador:instruction1\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe26\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe18 IFID:inst24\|registrador:instruction1\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe18\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg5bits:inst12\|dffe29 IDEX:inst25\|reg5bits:inst12\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg5bits:inst12\|dffe29\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg5bits:inst12\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 816 880 352 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|reg5bits:inst12|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe19 IFID:inst24\|registrador:instruction1\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe19\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg5bits:inst12\|dffe30 IDEX:inst25\|reg5bits:inst12\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg5bits:inst12\|dffe30\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg5bits:inst12\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 664 728 352 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|reg5bits:inst12|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe20 IFID:inst24\|registrador:instruction1\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe20\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg5bits:inst12\|dffe31 IDEX:inst25\|reg5bits:inst12\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg5bits:inst12\|dffe31\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg5bits:inst12\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 512 576 352 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|reg5bits:inst12|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe16 IFID:inst24\|registrador:instruction1\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe16\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg5bits:inst12\|dffe1 IDEX:inst25\|reg5bits:inst12\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg5bits:inst12\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg5bits:inst12\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 1112 1176 352 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|reg5bits:inst12|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe17 IFID:inst24\|registrador:instruction1\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe17\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg5bits:inst12\|dffe28 IDEX:inst25\|reg5bits:inst12\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg5bits:inst12\|dffe28\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg5bits:inst12\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 968 1032 352 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|reg5bits:inst12|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe23 IFID:inst24\|registrador:instruction1\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe23\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe24 IFID:inst24\|registrador:instruction1\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe24\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe25 IFID:inst24\|registrador:instruction1\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe25\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe21 IFID:inst24\|registrador:instruction1\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe21\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe22 IFID:inst24\|registrador:instruction1\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe22\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst6\|inst IDEX:inst25\|reg1bit:inst6\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst6\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst6\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|reg1bit:inst6|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg1bit:inst1\|inst MEMWB:inst33\|reg1bit:inst1\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg1bit:inst1\|inst\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg1bit:inst1\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|reg1bit:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst3\|inst IDEX:inst25\|reg1bit:inst3\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst3\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst3\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|reg1bit:inst3|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe15 EXMEM:inst\|registrador:pc1\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe15\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg1bit:inst5\|inst EXMEM:inst\|reg1bit:inst5\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg1bit:inst5\|inst\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg1bit:inst5\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|reg1bit:inst5|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst5\|dffe23 IDEX:inst25\|registrador:inst5\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst5\|dffe23\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst5\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:inst5|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg5bits:inst7\|dffe29 EXMEM:inst\|reg5bits:inst7\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg5bits:inst7\|dffe29\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg5bits:inst7\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 816 880 352 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|reg5bits:inst7|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst5\|dffe24 IDEX:inst25\|registrador:inst5\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst5\|dffe24\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst5\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:inst5|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg5bits:inst7\|dffe30 EXMEM:inst\|reg5bits:inst7\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg5bits:inst7\|dffe30\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg5bits:inst7\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 664 728 352 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|reg5bits:inst7|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst5\|dffe25 IDEX:inst25\|registrador:inst5\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst5\|dffe25\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst5\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:inst5|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg5bits:inst7\|dffe31 EXMEM:inst\|reg5bits:inst7\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg5bits:inst7\|dffe31\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg5bits:inst7\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 512 576 352 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|reg5bits:inst7|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst5\|dffe21 IDEX:inst25\|registrador:inst5\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst5\|dffe21\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst5\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:inst5|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg5bits:inst7\|dffe1 EXMEM:inst\|reg5bits:inst7\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg5bits:inst7\|dffe1\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg5bits:inst7\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 1112 1176 352 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|reg5bits:inst7|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst5\|dffe22 IDEX:inst25\|registrador:inst5\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst5\|dffe22\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst5\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:inst5|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg5bits:inst7\|dffe28 EXMEM:inst\|reg5bits:inst7\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg5bits:inst7\|dffe28\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg5bits:inst7\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 968 1032 352 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|reg5bits:inst7|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg5bits:inst3\|dffe29 MEMWB:inst33\|reg5bits:inst3\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg5bits:inst3\|dffe29\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg5bits:inst3\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 816 880 352 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|reg5bits:inst3|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg5bits:inst3\|dffe30 MEMWB:inst33\|reg5bits:inst3\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg5bits:inst3\|dffe30\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg5bits:inst3\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 664 728 352 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|reg5bits:inst3|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg5bits:inst3\|dffe31 MEMWB:inst33\|reg5bits:inst3\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg5bits:inst3\|dffe31\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg5bits:inst3\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 512 576 352 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|reg5bits:inst3|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg5bits:inst3\|dffe1 MEMWB:inst33\|reg5bits:inst3\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg5bits:inst3\|dffe1\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg5bits:inst3\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 1112 1176 352 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|reg5bits:inst3|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg5bits:inst3\|dffe28 MEMWB:inst33\|reg5bits:inst3\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg5bits:inst3\|dffe28\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg5bits:inst3\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg5bits.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg5bits.bdf" { { 272 968 1032 352 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|reg5bits:inst3|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst4\|inst IDEX:inst25\|reg1bit:inst4\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst4\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst4\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|reg1bit:inst4|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst10\|inst IDEX:inst25\|reg1bit:inst10\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst10\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst10\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|reg1bit:inst10|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe31 IDEX:inst25\|registrador:instruction13\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe31\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst1\|inst IDEX:inst25\|reg1bit:inst1\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst1\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst1\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|reg1bit:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe14 IDEX:inst25\|registrador:instruction13\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe14\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe13 IDEX:inst25\|registrador:instruction13\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe13\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe12 IDEX:inst25\|registrador:instruction13\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe12\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe11 IDEX:inst25\|registrador:instruction13\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe11\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe15 MEMWB:inst33\|registrador:instruction2\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe15\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe15 MEMWB:inst33\|registrador:instruction1\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe15\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg1bit:inst2\|inst MEMWB:inst33\|reg1bit:inst2\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg1bit:inst2\|inst\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg1bit:inst2\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|reg1bit:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe15 IDEX:inst25\|registrador:instructiondados\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe15\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe15 EXMEM:inst\|registrador:pc2\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe15\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe31 IDEX:inst25\|registrador:inst25\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe31\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe31 IDEX:inst25\|registrador:inst24\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe31\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe31 MEMWB:inst33\|registrador:instruction2\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe31\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe31 MEMWB:inst33\|registrador:instruction1\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe31\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe31 IDEX:inst25\|registrador:instructiondados\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe31\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe31 EXMEM:inst\|registrador:pc2\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe31\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe31 IDEX:inst25\|registrador:instruction431\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe31\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe10 IDEX:inst25\|registrador:instruction13\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe10\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe9 IDEX:inst25\|registrador:instruction13\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe9\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe8 IDEX:inst25\|registrador:instruction13\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe8\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe7 IDEX:inst25\|registrador:instruction13\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe7\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe6 IDEX:inst25\|registrador:instruction13\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe6\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst13\|inst IDEX:inst25\|reg1bit:inst13\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst13\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst13\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|reg1bit:inst13|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe5 IDEX:inst25\|registrador:instruction13\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe5\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe3 IDEX:inst25\|registrador:instruction13\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe3\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe2 IDEX:inst25\|registrador:instruction13\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe2\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe4 IDEX:inst25\|registrador:instruction13\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe4\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe1 IDEX:inst25\|registrador:instruction13\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction13\|dffe0 IDEX:inst25\|registrador:instruction13\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction13\|dffe0\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction13\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction13|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe30 EXMEM:inst\|registrador:pc2\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe30\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe30 IDEX:inst25\|registrador:instruction431\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe30\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe30 MEMWB:inst33\|registrador:instruction2\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe30\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe30 MEMWB:inst33\|registrador:instruction1\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe30\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe30 IDEX:inst25\|registrador:instructiondados\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe30\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe29 EXMEM:inst\|registrador:pc2\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe29\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe29 IDEX:inst25\|registrador:instruction431\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe29\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe29 MEMWB:inst33\|registrador:instruction2\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe29\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe29 MEMWB:inst33\|registrador:instruction1\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe29\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe29 IDEX:inst25\|registrador:instructiondados\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe29\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe28 EXMEM:inst\|registrador:pc2\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe28\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe28 IDEX:inst25\|registrador:instruction431\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe28\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe28 MEMWB:inst33\|registrador:instruction2\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe28\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe28 MEMWB:inst33\|registrador:instruction1\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe28\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe28 IDEX:inst25\|registrador:instructiondados\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe28\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe27 EXMEM:inst\|registrador:pc2\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe27\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe27 IDEX:inst25\|registrador:instruction431\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe27\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe27 MEMWB:inst33\|registrador:instruction2\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe27\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe27 MEMWB:inst33\|registrador:instruction1\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe27\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe27 IDEX:inst25\|registrador:instructiondados\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe27\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe26 EXMEM:inst\|registrador:pc2\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe26\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe26 IDEX:inst25\|registrador:instruction431\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe26\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe26 MEMWB:inst33\|registrador:instruction2\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe26\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe26 MEMWB:inst33\|registrador:instruction1\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe26\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe26 IDEX:inst25\|registrador:instructiondados\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe26\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe25 EXMEM:inst\|registrador:pc2\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe25\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe25 IDEX:inst25\|registrador:instruction431\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe25\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe25 MEMWB:inst33\|registrador:instruction2\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe25\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe25 MEMWB:inst33\|registrador:instruction1\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe25\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe25 IDEX:inst25\|registrador:instructiondados\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe25\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe24 EXMEM:inst\|registrador:pc2\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe24\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe24 IDEX:inst25\|registrador:instruction431\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe24\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe24 MEMWB:inst33\|registrador:instruction2\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe24\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe24 MEMWB:inst33\|registrador:instruction1\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe24\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe24 IDEX:inst25\|registrador:instructiondados\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe24\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe23 EXMEM:inst\|registrador:pc2\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe23\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe23 IDEX:inst25\|registrador:instruction431\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe23\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe23 MEMWB:inst33\|registrador:instruction2\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe23\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe23 MEMWB:inst33\|registrador:instruction1\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe23\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe23 IDEX:inst25\|registrador:instructiondados\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe23\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe22 EXMEM:inst\|registrador:pc2\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe22\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe22 IDEX:inst25\|registrador:instruction431\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe22\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe22 MEMWB:inst33\|registrador:instruction2\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe22\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe22 MEMWB:inst33\|registrador:instruction1\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe22\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe22 IDEX:inst25\|registrador:instructiondados\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe22\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe21 EXMEM:inst\|registrador:pc2\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe21\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe21 IDEX:inst25\|registrador:instruction431\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe21\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe21 MEMWB:inst33\|registrador:instruction2\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe21\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe21 MEMWB:inst33\|registrador:instruction1\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe21\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe21 IDEX:inst25\|registrador:instructiondados\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe21\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe20 EXMEM:inst\|registrador:pc2\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe20\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe20 IDEX:inst25\|registrador:instruction431\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe20\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe20 MEMWB:inst33\|registrador:instruction2\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe20\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe20 MEMWB:inst33\|registrador:instruction1\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe20\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe20 IDEX:inst25\|registrador:instructiondados\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe20\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe19 EXMEM:inst\|registrador:pc2\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe19\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe19 IDEX:inst25\|registrador:instruction431\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe19\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe19 MEMWB:inst33\|registrador:instruction2\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe19\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe19 MEMWB:inst33\|registrador:instruction1\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe19\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe19 IDEX:inst25\|registrador:instructiondados\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe19\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe18 EXMEM:inst\|registrador:pc2\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe18\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe18 IDEX:inst25\|registrador:instruction431\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe18\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe18 MEMWB:inst33\|registrador:instruction2\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe18\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe18 MEMWB:inst33\|registrador:instruction1\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe18\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe18 IDEX:inst25\|registrador:instructiondados\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe18\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe17 EXMEM:inst\|registrador:pc2\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe17\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe17 IDEX:inst25\|registrador:instruction431\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe17\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe17 MEMWB:inst33\|registrador:instruction2\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe17\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426902 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe17 MEMWB:inst33\|registrador:instruction1\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe17\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe17 IDEX:inst25\|registrador:instructiondados\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe17\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe16 EXMEM:inst\|registrador:pc2\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe16\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe16 IDEX:inst25\|registrador:instruction431\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe16\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe16 MEMWB:inst33\|registrador:instruction2\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe16\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe16 MEMWB:inst33\|registrador:instruction1\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe16\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe16 IDEX:inst25\|registrador:instructiondados\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe16\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe15 IDEX:inst25\|registrador:instruction431\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe15\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe14 EXMEM:inst\|registrador:pc2\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe14\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe14 IDEX:inst25\|registrador:instruction431\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe14\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe14 MEMWB:inst33\|registrador:instruction2\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe14\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe14 MEMWB:inst33\|registrador:instruction1\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe14\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe14 IDEX:inst25\|registrador:instructiondados\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe14\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe13 EXMEM:inst\|registrador:pc2\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe13\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe13 IDEX:inst25\|registrador:instruction431\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe13\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe13 MEMWB:inst33\|registrador:instruction2\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe13\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe13 MEMWB:inst33\|registrador:instruction1\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe13\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe13 IDEX:inst25\|registrador:instructiondados\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe13\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe12 EXMEM:inst\|registrador:pc2\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe12\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe12 IDEX:inst25\|registrador:instruction431\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe12\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe12 MEMWB:inst33\|registrador:instruction2\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe12\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe12 MEMWB:inst33\|registrador:instruction1\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe12\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe12 IDEX:inst25\|registrador:instructiondados\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe12\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe11 EXMEM:inst\|registrador:pc2\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe11\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe11 IDEX:inst25\|registrador:instruction431\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe11\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe11 MEMWB:inst33\|registrador:instruction2\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe11\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe11 MEMWB:inst33\|registrador:instruction1\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe11\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe11 IDEX:inst25\|registrador:instructiondados\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe11\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe10 EXMEM:inst\|registrador:pc2\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe10\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe10 IDEX:inst25\|registrador:instruction431\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe10\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe10 MEMWB:inst33\|registrador:instruction2\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe10\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe10 MEMWB:inst33\|registrador:instruction1\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe10\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe10 IDEX:inst25\|registrador:instructiondados\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe10\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe9 EXMEM:inst\|registrador:pc2\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe9\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe9 IDEX:inst25\|registrador:instruction431\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe9\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe9 MEMWB:inst33\|registrador:instruction2\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe9\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe9 MEMWB:inst33\|registrador:instruction1\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe9\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe9 IDEX:inst25\|registrador:instructiondados\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe9\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe8 EXMEM:inst\|registrador:pc2\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe8\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe8 IDEX:inst25\|registrador:instruction431\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe8\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe8 MEMWB:inst33\|registrador:instruction2\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe8\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe8 MEMWB:inst33\|registrador:instruction1\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe8\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe8 IDEX:inst25\|registrador:instructiondados\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe8\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe7 EXMEM:inst\|registrador:pc2\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe7\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe7 IDEX:inst25\|registrador:instruction431\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe7\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe7 MEMWB:inst33\|registrador:instruction2\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe7\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe7 MEMWB:inst33\|registrador:instruction1\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe7\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe7 IDEX:inst25\|registrador:instructiondados\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe7\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe6 EXMEM:inst\|registrador:pc2\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe6\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe6 IDEX:inst25\|registrador:instruction431\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe6\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe6 MEMWB:inst33\|registrador:instruction2\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe6\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe6 MEMWB:inst33\|registrador:instruction1\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe6\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe6 IDEX:inst25\|registrador:instructiondados\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe6\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe5 EXMEM:inst\|registrador:pc2\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe5\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe5 IDEX:inst25\|registrador:instruction431\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe5\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe5 MEMWB:inst33\|registrador:instruction2\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe5\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe5 MEMWB:inst33\|registrador:instruction1\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe5\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe5 IDEX:inst25\|registrador:instructiondados\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe5\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe4 EXMEM:inst\|registrador:pc2\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe4\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe4 IDEX:inst25\|registrador:instruction431\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe4\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe4 MEMWB:inst33\|registrador:instruction2\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe4\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe4 MEMWB:inst33\|registrador:instruction1\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe4\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe4 IDEX:inst25\|registrador:instructiondados\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe4\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe3 EXMEM:inst\|registrador:pc2\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe3\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe3 IDEX:inst25\|registrador:instruction431\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe3\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe3 MEMWB:inst33\|registrador:instruction2\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe3\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe3 MEMWB:inst33\|registrador:instruction1\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe3\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe3 IDEX:inst25\|registrador:instructiondados\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe3\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe2 EXMEM:inst\|registrador:pc2\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe2\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe2 IDEX:inst25\|registrador:instruction431\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe2\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe2 MEMWB:inst33\|registrador:instruction2\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe2\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe2 MEMWB:inst33\|registrador:instruction1\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe2\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe2 IDEX:inst25\|registrador:instructiondados\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe2\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe0 EXMEM:inst\|registrador:pc2\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe0\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe0 IDEX:inst25\|registrador:instruction431\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe0\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe0 MEMWB:inst33\|registrador:instruction2\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe0\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe0 MEMWB:inst33\|registrador:instruction1\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe0\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe0 IDEX:inst25\|registrador:instructiondados\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe0\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction2\|dffe1 MEMWB:inst33\|registrador:instruction2\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction2\|dffe1\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction2\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction2|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction1\|dffe1 MEMWB:inst33\|registrador:instruction1\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction1\|dffe1\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction1\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction1|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instructiondados\|dffe1 IDEX:inst25\|registrador:instructiondados\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instructiondados\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instructiondados\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instructiondados|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc2\|dffe1 EXMEM:inst\|registrador:pc2\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc2\|dffe1\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc2\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc2|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:instruction431\|dffe1 IDEX:inst25\|registrador:instruction431\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:instruction431\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:instruction431\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:instruction431|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst14\|inst IDEX:inst25\|reg1bit:inst14\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst14\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst14\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|reg1bit:inst14|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst18\|inst IDEX:inst25\|reg1bit:inst18\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst18\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst18\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|reg1bit:inst18|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst22\|inst IDEX:inst25\|reg1bit:inst22\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst22\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst22\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|reg1bit:inst22|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe30 IDEX:inst25\|registrador:inst25\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe30\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe30 IDEX:inst25\|registrador:inst24\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe30\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe29 IDEX:inst25\|registrador:inst25\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe29\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe29 IDEX:inst25\|registrador:inst24\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe29\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe28 IDEX:inst25\|registrador:inst24\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe28\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe28 IDEX:inst25\|registrador:inst25\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe28\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe27 IDEX:inst25\|registrador:inst24\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe27\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe27 IDEX:inst25\|registrador:inst25\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe27\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe26 IDEX:inst25\|registrador:inst24\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe26\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe26 IDEX:inst25\|registrador:inst25\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe26\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe25 IDEX:inst25\|registrador:inst24\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe25\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe25 IDEX:inst25\|registrador:inst25\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe25\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe24 IDEX:inst25\|registrador:inst24\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe24\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe24 IDEX:inst25\|registrador:inst25\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe24\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe23 IDEX:inst25\|registrador:inst24\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe23\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe23 IDEX:inst25\|registrador:inst25\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe23\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe22 IDEX:inst25\|registrador:inst24\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe22\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe22 IDEX:inst25\|registrador:inst25\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe22\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe21 IDEX:inst25\|registrador:inst24\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe21\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe21 IDEX:inst25\|registrador:inst25\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe21\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe20 IDEX:inst25\|registrador:inst24\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe20\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe20 IDEX:inst25\|registrador:inst25\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe20\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe19 IDEX:inst25\|registrador:inst24\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe19\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe19 IDEX:inst25\|registrador:inst25\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe19\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe18 IDEX:inst25\|registrador:inst24\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe18\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe18 IDEX:inst25\|registrador:inst25\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe18\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe17 IDEX:inst25\|registrador:inst24\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe17\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe17 IDEX:inst25\|registrador:inst25\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe17\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe16 IDEX:inst25\|registrador:inst24\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe16\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe16 IDEX:inst25\|registrador:inst25\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe16\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe15 IDEX:inst25\|registrador:inst25\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe15\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe15 IDEX:inst25\|registrador:inst24\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe15\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe14 IDEX:inst25\|registrador:inst25\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe14\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe14 IDEX:inst25\|registrador:inst24\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe14\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe13 IDEX:inst25\|registrador:inst25\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe13\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe13 IDEX:inst25\|registrador:inst24\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe13\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe12 IDEX:inst25\|registrador:inst25\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe12\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe12 IDEX:inst25\|registrador:inst24\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe12\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe11 IDEX:inst25\|registrador:inst25\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe11\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe11 IDEX:inst25\|registrador:inst24\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe11\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe10 IDEX:inst25\|registrador:inst25\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe10\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe10 IDEX:inst25\|registrador:inst24\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe10\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe9 IDEX:inst25\|registrador:inst25\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe9\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe9 IDEX:inst25\|registrador:inst24\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe9\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe8 IDEX:inst25\|registrador:inst25\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe8\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe8 IDEX:inst25\|registrador:inst24\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe8\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe7 IDEX:inst25\|registrador:inst24\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe7\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe7 IDEX:inst25\|registrador:inst25\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe7\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe6 IDEX:inst25\|registrador:inst24\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe6\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe6 IDEX:inst25\|registrador:inst25\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe6\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe5 IDEX:inst25\|registrador:inst24\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe5\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe5 IDEX:inst25\|registrador:inst25\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe5\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe4 IDEX:inst25\|registrador:inst24\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe4\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe4 IDEX:inst25\|registrador:inst25\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe4\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe3 IDEX:inst25\|registrador:inst24\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe3\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe3 IDEX:inst25\|registrador:inst25\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe3\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe2 IDEX:inst25\|registrador:inst24\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe2\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe2 IDEX:inst25\|registrador:inst25\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe2\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe1 IDEX:inst25\|registrador:inst25\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe1 IDEX:inst25\|registrador:inst24\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst25\|dffe0 IDEX:inst25\|registrador:inst25\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst25\|dffe0\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst25\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst25|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:inst24\|dffe0 IDEX:inst25\|registrador:inst24\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:inst24\|dffe0\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:inst24\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:inst24|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe31 banco_reg:inst19\|registrador:reg32\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe30 banco_reg:inst19\|registrador:reg32\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe29 banco_reg:inst19\|registrador:reg32\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe28 banco_reg:inst19\|registrador:reg32\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe27 banco_reg:inst19\|registrador:reg32\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe26 banco_reg:inst19\|registrador:reg32\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe25 banco_reg:inst19\|registrador:reg32\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe24 banco_reg:inst19\|registrador:reg32\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe23 banco_reg:inst19\|registrador:reg32\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe22 banco_reg:inst19\|registrador:reg32\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe21 banco_reg:inst19\|registrador:reg32\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe20 banco_reg:inst19\|registrador:reg32\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe19 banco_reg:inst19\|registrador:reg32\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe18 banco_reg:inst19\|registrador:reg32\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe17 banco_reg:inst19\|registrador:reg32\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe16 banco_reg:inst19\|registrador:reg32\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe15 banco_reg:inst19\|registrador:reg32\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe14 banco_reg:inst19\|registrador:reg32\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe13 banco_reg:inst19\|registrador:reg32\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe12 banco_reg:inst19\|registrador:reg32\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe11 banco_reg:inst19\|registrador:reg32\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe10 banco_reg:inst19\|registrador:reg32\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe9 banco_reg:inst19\|registrador:reg32\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe8 banco_reg:inst19\|registrador:reg32\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe7 banco_reg:inst19\|registrador:reg32\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe6 banco_reg:inst19\|registrador:reg32\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe5 banco_reg:inst19\|registrador:reg32\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe4 banco_reg:inst19\|registrador:reg32\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe3 banco_reg:inst19\|registrador:reg32\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe2 banco_reg:inst19\|registrador:reg32\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe1 banco_reg:inst19\|registrador:reg32\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg32\|dffe0 banco_reg:inst19\|registrador:reg32\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg32\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg32\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg32|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe15 IFID:inst24\|registrador:instruction1\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe15\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe14 IFID:inst24\|registrador:instruction1\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe14\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe13 IFID:inst24\|registrador:instruction1\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe13\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe12 IFID:inst24\|registrador:instruction1\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe12\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe11 IFID:inst24\|registrador:instruction1\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe11\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe10 IFID:inst24\|registrador:instruction1\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe10\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe9 IFID:inst24\|registrador:instruction1\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe9\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe8 IFID:inst24\|registrador:instruction1\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe8\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe7 IFID:inst24\|registrador:instruction1\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe7\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe6 IFID:inst24\|registrador:instruction1\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe6\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe5 IFID:inst24\|registrador:instruction1\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe5\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe4 IFID:inst24\|registrador:instruction1\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe4\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe3 IFID:inst24\|registrador:instruction1\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe3\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe2 IFID:inst24\|registrador:instruction1\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe2\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe1 IFID:inst24\|registrador:instruction1\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe1\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:instruction1\|dffe0 IFID:inst24\|registrador:instruction1\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:instruction1\|dffe0\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:instruction1\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:instruction1|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe31 banco_reg:inst19\|registrador:reg33\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe30 banco_reg:inst19\|registrador:reg33\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe29 banco_reg:inst19\|registrador:reg33\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe28 banco_reg:inst19\|registrador:reg33\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe27 banco_reg:inst19\|registrador:reg33\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe26 banco_reg:inst19\|registrador:reg33\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe25 banco_reg:inst19\|registrador:reg33\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe24 banco_reg:inst19\|registrador:reg33\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe23 banco_reg:inst19\|registrador:reg33\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe22 banco_reg:inst19\|registrador:reg33\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe21 banco_reg:inst19\|registrador:reg33\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe20 banco_reg:inst19\|registrador:reg33\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe19 banco_reg:inst19\|registrador:reg33\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe18 banco_reg:inst19\|registrador:reg33\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe17 banco_reg:inst19\|registrador:reg33\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe16 banco_reg:inst19\|registrador:reg33\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe15 banco_reg:inst19\|registrador:reg33\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe14 banco_reg:inst19\|registrador:reg33\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe13 banco_reg:inst19\|registrador:reg33\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe12 banco_reg:inst19\|registrador:reg33\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe11 banco_reg:inst19\|registrador:reg33\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe10 banco_reg:inst19\|registrador:reg33\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe9 banco_reg:inst19\|registrador:reg33\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe8 banco_reg:inst19\|registrador:reg33\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe7 banco_reg:inst19\|registrador:reg33\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe6 banco_reg:inst19\|registrador:reg33\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe5 banco_reg:inst19\|registrador:reg33\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe4 banco_reg:inst19\|registrador:reg33\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe3 banco_reg:inst19\|registrador:reg33\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe2 banco_reg:inst19\|registrador:reg33\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe1 banco_reg:inst19\|registrador:reg33\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg33\|dffe0 banco_reg:inst19\|registrador:reg33\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg33\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg33\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg33|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe31 registrador:inst3\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe31\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe30 registrador:inst3\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe30\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe29 registrador:inst3\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe29\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe28 registrador:inst3\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe28\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe27 registrador:inst3\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe27\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe26 registrador:inst3\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe26\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe25 registrador:inst3\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe25\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe24 registrador:inst3\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe24\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe23 registrador:inst3\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe23\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe22 registrador:inst3\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe22\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe21 registrador:inst3\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe21\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe20 registrador:inst3\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe20\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe19 registrador:inst3\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe19\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe18 registrador:inst3\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe18\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe17 registrador:inst3\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe17\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe16 registrador:inst3\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe16\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe15 registrador:inst3\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe15\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe14 registrador:inst3\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe14\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe13 registrador:inst3\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe13\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe12 registrador:inst3\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe12\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe11 registrador:inst3\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe11\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe10 registrador:inst3\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe10\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe9 registrador:inst3\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe9\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe8 registrador:inst3\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe8\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe7 registrador:inst3\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe7\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe6 registrador:inst3\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe6\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe5 registrador:inst3\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe5\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe4 registrador:inst3\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe4\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe3 registrador:inst3\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe3\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe2 registrador:inst3\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe2\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe1 registrador:inst3\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe1\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registrador:inst3\|dffe0 registrador:inst3\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"registrador:inst3\|dffe0\" is converted into an equivalent circuit using register \"registrador:inst3\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|registrador:inst3|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe31 banco_reg:inst19\|registrador:reg10\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe30 banco_reg:inst19\|registrador:reg10\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe29 banco_reg:inst19\|registrador:reg10\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe28 banco_reg:inst19\|registrador:reg10\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe27 banco_reg:inst19\|registrador:reg10\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe26 banco_reg:inst19\|registrador:reg10\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe25 banco_reg:inst19\|registrador:reg10\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe24 banco_reg:inst19\|registrador:reg10\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe23 banco_reg:inst19\|registrador:reg10\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe22 banco_reg:inst19\|registrador:reg10\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe21 banco_reg:inst19\|registrador:reg10\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe20 banco_reg:inst19\|registrador:reg10\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe19 banco_reg:inst19\|registrador:reg10\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe18 banco_reg:inst19\|registrador:reg10\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe17 banco_reg:inst19\|registrador:reg10\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe16 banco_reg:inst19\|registrador:reg10\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe15 banco_reg:inst19\|registrador:reg10\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe14 banco_reg:inst19\|registrador:reg10\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe13 banco_reg:inst19\|registrador:reg10\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe12 banco_reg:inst19\|registrador:reg10\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe11 banco_reg:inst19\|registrador:reg10\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe10 banco_reg:inst19\|registrador:reg10\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe9 banco_reg:inst19\|registrador:reg10\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe8 banco_reg:inst19\|registrador:reg10\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe7 banco_reg:inst19\|registrador:reg10\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe6 banco_reg:inst19\|registrador:reg10\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe5 banco_reg:inst19\|registrador:reg10\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe4 banco_reg:inst19\|registrador:reg10\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe3 banco_reg:inst19\|registrador:reg10\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe2 banco_reg:inst19\|registrador:reg10\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe1 banco_reg:inst19\|registrador:reg10\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg10\|dffe0 banco_reg:inst19\|registrador:reg10\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg10\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg10\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg10|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe31 banco_reg:inst19\|registrador:reg11\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe30 banco_reg:inst19\|registrador:reg11\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe29 banco_reg:inst19\|registrador:reg11\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe28 banco_reg:inst19\|registrador:reg11\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe27 banco_reg:inst19\|registrador:reg11\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe26 banco_reg:inst19\|registrador:reg11\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe25 banco_reg:inst19\|registrador:reg11\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe24 banco_reg:inst19\|registrador:reg11\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe23 banco_reg:inst19\|registrador:reg11\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe22 banco_reg:inst19\|registrador:reg11\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe21 banco_reg:inst19\|registrador:reg11\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe20 banco_reg:inst19\|registrador:reg11\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe19 banco_reg:inst19\|registrador:reg11\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe18 banco_reg:inst19\|registrador:reg11\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe17 banco_reg:inst19\|registrador:reg11\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe16 banco_reg:inst19\|registrador:reg11\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe15 banco_reg:inst19\|registrador:reg11\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe14 banco_reg:inst19\|registrador:reg11\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe13 banco_reg:inst19\|registrador:reg11\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe12 banco_reg:inst19\|registrador:reg11\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe11 banco_reg:inst19\|registrador:reg11\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe10 banco_reg:inst19\|registrador:reg11\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe9 banco_reg:inst19\|registrador:reg11\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe8 banco_reg:inst19\|registrador:reg11\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe7 banco_reg:inst19\|registrador:reg11\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe6 banco_reg:inst19\|registrador:reg11\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe5 banco_reg:inst19\|registrador:reg11\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe4 banco_reg:inst19\|registrador:reg11\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe3 banco_reg:inst19\|registrador:reg11\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe2 banco_reg:inst19\|registrador:reg11\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe1 banco_reg:inst19\|registrador:reg11\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg11\|dffe0 banco_reg:inst19\|registrador:reg11\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg11\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg11\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg11|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe31 banco_reg:inst19\|registrador:reg12\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe30 banco_reg:inst19\|registrador:reg12\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe29 banco_reg:inst19\|registrador:reg12\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe28 banco_reg:inst19\|registrador:reg12\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe27 banco_reg:inst19\|registrador:reg12\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe26 banco_reg:inst19\|registrador:reg12\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe25 banco_reg:inst19\|registrador:reg12\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe24 banco_reg:inst19\|registrador:reg12\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe23 banco_reg:inst19\|registrador:reg12\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe22 banco_reg:inst19\|registrador:reg12\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe21 banco_reg:inst19\|registrador:reg12\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe20 banco_reg:inst19\|registrador:reg12\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe19 banco_reg:inst19\|registrador:reg12\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe18 banco_reg:inst19\|registrador:reg12\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe17 banco_reg:inst19\|registrador:reg12\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe16 banco_reg:inst19\|registrador:reg12\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe15 banco_reg:inst19\|registrador:reg12\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe14 banco_reg:inst19\|registrador:reg12\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe13 banco_reg:inst19\|registrador:reg12\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe12 banco_reg:inst19\|registrador:reg12\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe11 banco_reg:inst19\|registrador:reg12\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe10 banco_reg:inst19\|registrador:reg12\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe9 banco_reg:inst19\|registrador:reg12\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe8 banco_reg:inst19\|registrador:reg12\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe7 banco_reg:inst19\|registrador:reg12\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe6 banco_reg:inst19\|registrador:reg12\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe5 banco_reg:inst19\|registrador:reg12\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe4 banco_reg:inst19\|registrador:reg12\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe3 banco_reg:inst19\|registrador:reg12\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe2 banco_reg:inst19\|registrador:reg12\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe1 banco_reg:inst19\|registrador:reg12\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg12\|dffe0 banco_reg:inst19\|registrador:reg12\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg12\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg12\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg12|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe31 banco_reg:inst19\|registrador:reg1\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe30 banco_reg:inst19\|registrador:reg1\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe29 banco_reg:inst19\|registrador:reg1\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe28 banco_reg:inst19\|registrador:reg1\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe27 banco_reg:inst19\|registrador:reg1\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe26 banco_reg:inst19\|registrador:reg1\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe25 banco_reg:inst19\|registrador:reg1\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe24 banco_reg:inst19\|registrador:reg1\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe23 banco_reg:inst19\|registrador:reg1\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe22 banco_reg:inst19\|registrador:reg1\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe21 banco_reg:inst19\|registrador:reg1\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe20 banco_reg:inst19\|registrador:reg1\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe19 banco_reg:inst19\|registrador:reg1\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe18 banco_reg:inst19\|registrador:reg1\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe17 banco_reg:inst19\|registrador:reg1\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe16 banco_reg:inst19\|registrador:reg1\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe15 banco_reg:inst19\|registrador:reg1\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe14 banco_reg:inst19\|registrador:reg1\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe13 banco_reg:inst19\|registrador:reg1\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe12 banco_reg:inst19\|registrador:reg1\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe11 banco_reg:inst19\|registrador:reg1\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe10 banco_reg:inst19\|registrador:reg1\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe9 banco_reg:inst19\|registrador:reg1\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe8 banco_reg:inst19\|registrador:reg1\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe7 banco_reg:inst19\|registrador:reg1\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe6 banco_reg:inst19\|registrador:reg1\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe5 banco_reg:inst19\|registrador:reg1\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe4 banco_reg:inst19\|registrador:reg1\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe3 banco_reg:inst19\|registrador:reg1\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe2 banco_reg:inst19\|registrador:reg1\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe1 banco_reg:inst19\|registrador:reg1\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg1\|dffe0 banco_reg:inst19\|registrador:reg1\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg1\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg1\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg1|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe31 banco_reg:inst19\|registrador:reg8\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe30 banco_reg:inst19\|registrador:reg8\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe29 banco_reg:inst19\|registrador:reg8\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe28 banco_reg:inst19\|registrador:reg8\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe27 banco_reg:inst19\|registrador:reg8\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe26 banco_reg:inst19\|registrador:reg8\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe25 banco_reg:inst19\|registrador:reg8\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe24 banco_reg:inst19\|registrador:reg8\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe23 banco_reg:inst19\|registrador:reg8\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe22 banco_reg:inst19\|registrador:reg8\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe21 banco_reg:inst19\|registrador:reg8\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe20 banco_reg:inst19\|registrador:reg8\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe19 banco_reg:inst19\|registrador:reg8\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe18 banco_reg:inst19\|registrador:reg8\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe17 banco_reg:inst19\|registrador:reg8\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe16 banco_reg:inst19\|registrador:reg8\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe15 banco_reg:inst19\|registrador:reg8\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe14 banco_reg:inst19\|registrador:reg8\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe13 banco_reg:inst19\|registrador:reg8\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe12 banco_reg:inst19\|registrador:reg8\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe11 banco_reg:inst19\|registrador:reg8\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe10 banco_reg:inst19\|registrador:reg8\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe9 banco_reg:inst19\|registrador:reg8\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe8 banco_reg:inst19\|registrador:reg8\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe7 banco_reg:inst19\|registrador:reg8\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe6 banco_reg:inst19\|registrador:reg8\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe5 banco_reg:inst19\|registrador:reg8\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe4 banco_reg:inst19\|registrador:reg8\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe3 banco_reg:inst19\|registrador:reg8\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe2 banco_reg:inst19\|registrador:reg8\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe1 banco_reg:inst19\|registrador:reg8\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg8\|dffe0 banco_reg:inst19\|registrador:reg8\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg8\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg8\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg8|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe31 banco_reg:inst19\|registrador:reg9\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe30 banco_reg:inst19\|registrador:reg9\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe29 banco_reg:inst19\|registrador:reg9\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe28 banco_reg:inst19\|registrador:reg9\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe27 banco_reg:inst19\|registrador:reg9\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe26 banco_reg:inst19\|registrador:reg9\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe25 banco_reg:inst19\|registrador:reg9\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe24 banco_reg:inst19\|registrador:reg9\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe23 banco_reg:inst19\|registrador:reg9\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe22 banco_reg:inst19\|registrador:reg9\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe21 banco_reg:inst19\|registrador:reg9\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe20 banco_reg:inst19\|registrador:reg9\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe19 banco_reg:inst19\|registrador:reg9\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe18 banco_reg:inst19\|registrador:reg9\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe17 banco_reg:inst19\|registrador:reg9\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe16 banco_reg:inst19\|registrador:reg9\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe15 banco_reg:inst19\|registrador:reg9\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe14 banco_reg:inst19\|registrador:reg9\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe13 banco_reg:inst19\|registrador:reg9\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe12 banco_reg:inst19\|registrador:reg9\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe11 banco_reg:inst19\|registrador:reg9\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe10 banco_reg:inst19\|registrador:reg9\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe9 banco_reg:inst19\|registrador:reg9\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe8 banco_reg:inst19\|registrador:reg9\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe7 banco_reg:inst19\|registrador:reg9\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe6 banco_reg:inst19\|registrador:reg9\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe5 banco_reg:inst19\|registrador:reg9\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe4 banco_reg:inst19\|registrador:reg9\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe3 banco_reg:inst19\|registrador:reg9\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe2 banco_reg:inst19\|registrador:reg9\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe1 banco_reg:inst19\|registrador:reg9\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg9\|dffe0 banco_reg:inst19\|registrador:reg9\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg9\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg9\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg9|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe31 banco_reg:inst19\|registrador:reg6\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe31 banco_reg:inst19\|registrador:reg5\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe31 banco_reg:inst19\|registrador:reg4\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe31 banco_reg:inst19\|registrador:reg7\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe31 banco_reg:inst19\|registrador:reg2\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe31 banco_reg:inst19\|registrador:reg3\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe31 banco_reg:inst19\|registrador:reg14\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe31 banco_reg:inst19\|registrador:reg15\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe31 banco_reg:inst19\|registrador:reg13\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe31 banco_reg:inst19\|registrador:reg24\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe31 banco_reg:inst19\|registrador:reg26\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe31 banco_reg:inst19\|registrador:reg27\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe31 banco_reg:inst19\|registrador:reg25\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe31 banco_reg:inst19\|registrador:reg22\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe31 banco_reg:inst19\|registrador:reg21\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe31 banco_reg:inst19\|registrador:reg20\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe31 banco_reg:inst19\|registrador:reg23\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe31 banco_reg:inst19\|registrador:reg18\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe31 banco_reg:inst19\|registrador:reg17\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe31 banco_reg:inst19\|registrador:reg16\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe31 banco_reg:inst19\|registrador:reg19\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe31 banco_reg:inst19\|registrador:reg28\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe31 banco_reg:inst19\|registrador:reg30\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe31 banco_reg:inst19\|registrador:reg31\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe31 banco_reg:inst19\|registrador:reg29\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe31\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe30 banco_reg:inst19\|registrador:reg6\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe30 banco_reg:inst19\|registrador:reg5\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe30 banco_reg:inst19\|registrador:reg4\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe30 banco_reg:inst19\|registrador:reg7\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe30 banco_reg:inst19\|registrador:reg2\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe30 banco_reg:inst19\|registrador:reg3\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe30 banco_reg:inst19\|registrador:reg14\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe30 banco_reg:inst19\|registrador:reg15\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe30 banco_reg:inst19\|registrador:reg13\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe30 banco_reg:inst19\|registrador:reg24\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe30 banco_reg:inst19\|registrador:reg26\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe30 banco_reg:inst19\|registrador:reg27\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe30 banco_reg:inst19\|registrador:reg25\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe30 banco_reg:inst19\|registrador:reg22\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe30 banco_reg:inst19\|registrador:reg21\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe30 banco_reg:inst19\|registrador:reg20\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe30 banco_reg:inst19\|registrador:reg23\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe30 banco_reg:inst19\|registrador:reg18\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe30 banco_reg:inst19\|registrador:reg17\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe30 banco_reg:inst19\|registrador:reg16\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe30 banco_reg:inst19\|registrador:reg19\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe30 banco_reg:inst19\|registrador:reg28\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe30 banco_reg:inst19\|registrador:reg30\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe30 banco_reg:inst19\|registrador:reg31\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe30 banco_reg:inst19\|registrador:reg29\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe30\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe29 banco_reg:inst19\|registrador:reg6\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe29 banco_reg:inst19\|registrador:reg5\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe29 banco_reg:inst19\|registrador:reg4\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe29 banco_reg:inst19\|registrador:reg7\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe29 banco_reg:inst19\|registrador:reg2\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe29 banco_reg:inst19\|registrador:reg3\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe29 banco_reg:inst19\|registrador:reg14\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe29 banco_reg:inst19\|registrador:reg15\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe29 banco_reg:inst19\|registrador:reg13\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe29 banco_reg:inst19\|registrador:reg24\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe29 banco_reg:inst19\|registrador:reg26\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe29 banco_reg:inst19\|registrador:reg27\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe29 banco_reg:inst19\|registrador:reg25\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe29 banco_reg:inst19\|registrador:reg22\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe29 banco_reg:inst19\|registrador:reg21\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe29 banco_reg:inst19\|registrador:reg20\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe29 banco_reg:inst19\|registrador:reg23\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe29 banco_reg:inst19\|registrador:reg18\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe29 banco_reg:inst19\|registrador:reg17\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe29 banco_reg:inst19\|registrador:reg16\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe29 banco_reg:inst19\|registrador:reg19\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe29 banco_reg:inst19\|registrador:reg28\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe29 banco_reg:inst19\|registrador:reg30\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe29 banco_reg:inst19\|registrador:reg31\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe29 banco_reg:inst19\|registrador:reg29\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe29\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe28 banco_reg:inst19\|registrador:reg6\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe28 banco_reg:inst19\|registrador:reg5\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe28 banco_reg:inst19\|registrador:reg4\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe28 banco_reg:inst19\|registrador:reg7\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe28 banco_reg:inst19\|registrador:reg2\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe28 banco_reg:inst19\|registrador:reg3\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe28 banco_reg:inst19\|registrador:reg14\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe28 banco_reg:inst19\|registrador:reg15\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe28 banco_reg:inst19\|registrador:reg13\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe28 banco_reg:inst19\|registrador:reg24\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe28 banco_reg:inst19\|registrador:reg26\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe28 banco_reg:inst19\|registrador:reg27\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe28 banco_reg:inst19\|registrador:reg25\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe28 banco_reg:inst19\|registrador:reg22\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe28 banco_reg:inst19\|registrador:reg21\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe28 banco_reg:inst19\|registrador:reg20\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe28 banco_reg:inst19\|registrador:reg23\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe28 banco_reg:inst19\|registrador:reg18\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe28 banco_reg:inst19\|registrador:reg17\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe28 banco_reg:inst19\|registrador:reg16\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe28 banco_reg:inst19\|registrador:reg19\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe28 banco_reg:inst19\|registrador:reg28\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe28 banco_reg:inst19\|registrador:reg30\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe28 banco_reg:inst19\|registrador:reg31\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe28 banco_reg:inst19\|registrador:reg29\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe28\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe27 banco_reg:inst19\|registrador:reg6\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe27 banco_reg:inst19\|registrador:reg5\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe27 banco_reg:inst19\|registrador:reg4\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe27 banco_reg:inst19\|registrador:reg7\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe27 banco_reg:inst19\|registrador:reg2\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe27 banco_reg:inst19\|registrador:reg3\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe27 banco_reg:inst19\|registrador:reg14\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe27 banco_reg:inst19\|registrador:reg15\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe27 banco_reg:inst19\|registrador:reg13\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe27 banco_reg:inst19\|registrador:reg24\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe27 banco_reg:inst19\|registrador:reg26\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe27 banco_reg:inst19\|registrador:reg27\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe27 banco_reg:inst19\|registrador:reg25\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe27 banco_reg:inst19\|registrador:reg22\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe27 banco_reg:inst19\|registrador:reg21\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe27 banco_reg:inst19\|registrador:reg20\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe27 banco_reg:inst19\|registrador:reg23\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe27 banco_reg:inst19\|registrador:reg18\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe27 banco_reg:inst19\|registrador:reg17\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe27 banco_reg:inst19\|registrador:reg16\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe27 banco_reg:inst19\|registrador:reg19\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe27 banco_reg:inst19\|registrador:reg28\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe27 banco_reg:inst19\|registrador:reg30\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe27 banco_reg:inst19\|registrador:reg31\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe27 banco_reg:inst19\|registrador:reg29\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe27\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe26 banco_reg:inst19\|registrador:reg6\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe26 banco_reg:inst19\|registrador:reg5\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe26 banco_reg:inst19\|registrador:reg4\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe26 banco_reg:inst19\|registrador:reg7\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe26 banco_reg:inst19\|registrador:reg2\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe26 banco_reg:inst19\|registrador:reg3\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe26 banco_reg:inst19\|registrador:reg14\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe26 banco_reg:inst19\|registrador:reg15\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe26 banco_reg:inst19\|registrador:reg13\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe26 banco_reg:inst19\|registrador:reg24\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe26 banco_reg:inst19\|registrador:reg26\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe26 banco_reg:inst19\|registrador:reg27\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe26 banco_reg:inst19\|registrador:reg25\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe26 banco_reg:inst19\|registrador:reg22\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe26 banco_reg:inst19\|registrador:reg21\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe26 banco_reg:inst19\|registrador:reg20\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe26 banco_reg:inst19\|registrador:reg23\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe26 banco_reg:inst19\|registrador:reg18\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe26 banco_reg:inst19\|registrador:reg17\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe26 banco_reg:inst19\|registrador:reg16\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe26 banco_reg:inst19\|registrador:reg19\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe26 banco_reg:inst19\|registrador:reg28\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe26 banco_reg:inst19\|registrador:reg30\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe26 banco_reg:inst19\|registrador:reg31\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe26 banco_reg:inst19\|registrador:reg29\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe26\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe25 banco_reg:inst19\|registrador:reg6\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe25 banco_reg:inst19\|registrador:reg5\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe25 banco_reg:inst19\|registrador:reg4\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe25 banco_reg:inst19\|registrador:reg7\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe25 banco_reg:inst19\|registrador:reg2\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe25 banco_reg:inst19\|registrador:reg3\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe25 banco_reg:inst19\|registrador:reg14\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe25 banco_reg:inst19\|registrador:reg15\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe25 banco_reg:inst19\|registrador:reg13\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe25 banco_reg:inst19\|registrador:reg24\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe25 banco_reg:inst19\|registrador:reg26\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe25 banco_reg:inst19\|registrador:reg27\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe25 banco_reg:inst19\|registrador:reg25\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe25 banco_reg:inst19\|registrador:reg22\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe25 banco_reg:inst19\|registrador:reg21\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe25 banco_reg:inst19\|registrador:reg20\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe25 banco_reg:inst19\|registrador:reg23\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe25 banco_reg:inst19\|registrador:reg18\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe25 banco_reg:inst19\|registrador:reg17\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe25 banco_reg:inst19\|registrador:reg16\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe25 banco_reg:inst19\|registrador:reg19\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe25 banco_reg:inst19\|registrador:reg28\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe25 banco_reg:inst19\|registrador:reg30\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe25 banco_reg:inst19\|registrador:reg31\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe25 banco_reg:inst19\|registrador:reg29\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe25\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe24 banco_reg:inst19\|registrador:reg6\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe24 banco_reg:inst19\|registrador:reg5\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe24 banco_reg:inst19\|registrador:reg4\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe24 banco_reg:inst19\|registrador:reg7\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe24 banco_reg:inst19\|registrador:reg2\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe24 banco_reg:inst19\|registrador:reg3\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe24 banco_reg:inst19\|registrador:reg14\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe24 banco_reg:inst19\|registrador:reg15\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe24 banco_reg:inst19\|registrador:reg13\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe24 banco_reg:inst19\|registrador:reg24\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe24 banco_reg:inst19\|registrador:reg26\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe24 banco_reg:inst19\|registrador:reg27\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe24 banco_reg:inst19\|registrador:reg25\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe24 banco_reg:inst19\|registrador:reg22\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe24 banco_reg:inst19\|registrador:reg21\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe24 banco_reg:inst19\|registrador:reg20\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe24 banco_reg:inst19\|registrador:reg23\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe24 banco_reg:inst19\|registrador:reg18\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe24 banco_reg:inst19\|registrador:reg17\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe24 banco_reg:inst19\|registrador:reg16\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe24 banco_reg:inst19\|registrador:reg19\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe24 banco_reg:inst19\|registrador:reg28\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe24 banco_reg:inst19\|registrador:reg30\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe24 banco_reg:inst19\|registrador:reg31\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe24 banco_reg:inst19\|registrador:reg29\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe24\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe23 banco_reg:inst19\|registrador:reg6\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe23 banco_reg:inst19\|registrador:reg5\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe23 banco_reg:inst19\|registrador:reg4\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe23 banco_reg:inst19\|registrador:reg7\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe23 banco_reg:inst19\|registrador:reg2\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe23 banco_reg:inst19\|registrador:reg3\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe23 banco_reg:inst19\|registrador:reg14\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe23 banco_reg:inst19\|registrador:reg15\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe23 banco_reg:inst19\|registrador:reg13\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe23 banco_reg:inst19\|registrador:reg24\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe23 banco_reg:inst19\|registrador:reg26\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe23 banco_reg:inst19\|registrador:reg27\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe23 banco_reg:inst19\|registrador:reg25\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe23 banco_reg:inst19\|registrador:reg22\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe23 banco_reg:inst19\|registrador:reg21\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe23 banco_reg:inst19\|registrador:reg20\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe23 banco_reg:inst19\|registrador:reg23\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe23 banco_reg:inst19\|registrador:reg18\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe23 banco_reg:inst19\|registrador:reg17\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe23 banco_reg:inst19\|registrador:reg16\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe23 banco_reg:inst19\|registrador:reg19\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe23 banco_reg:inst19\|registrador:reg28\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe23 banco_reg:inst19\|registrador:reg30\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe23 banco_reg:inst19\|registrador:reg31\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe23 banco_reg:inst19\|registrador:reg29\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe23\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe22 banco_reg:inst19\|registrador:reg6\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe22 banco_reg:inst19\|registrador:reg5\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe22 banco_reg:inst19\|registrador:reg4\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe22 banco_reg:inst19\|registrador:reg7\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe22 banco_reg:inst19\|registrador:reg2\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe22 banco_reg:inst19\|registrador:reg3\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe22 banco_reg:inst19\|registrador:reg14\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe22 banco_reg:inst19\|registrador:reg15\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe22 banco_reg:inst19\|registrador:reg13\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe22 banco_reg:inst19\|registrador:reg24\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe22 banco_reg:inst19\|registrador:reg26\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe22 banco_reg:inst19\|registrador:reg27\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe22 banco_reg:inst19\|registrador:reg25\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe22 banco_reg:inst19\|registrador:reg22\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe22 banco_reg:inst19\|registrador:reg21\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe22 banco_reg:inst19\|registrador:reg20\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe22 banco_reg:inst19\|registrador:reg23\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe22 banco_reg:inst19\|registrador:reg18\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe22 banco_reg:inst19\|registrador:reg17\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe22 banco_reg:inst19\|registrador:reg16\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe22 banco_reg:inst19\|registrador:reg19\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe22 banco_reg:inst19\|registrador:reg28\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe22 banco_reg:inst19\|registrador:reg30\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe22 banco_reg:inst19\|registrador:reg31\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe22 banco_reg:inst19\|registrador:reg29\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe22\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe21 banco_reg:inst19\|registrador:reg6\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe21 banco_reg:inst19\|registrador:reg5\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe21 banco_reg:inst19\|registrador:reg4\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe21 banco_reg:inst19\|registrador:reg7\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe21 banco_reg:inst19\|registrador:reg2\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe21 banco_reg:inst19\|registrador:reg3\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe21 banco_reg:inst19\|registrador:reg14\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe21 banco_reg:inst19\|registrador:reg15\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe21 banco_reg:inst19\|registrador:reg13\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe21 banco_reg:inst19\|registrador:reg24\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe21 banco_reg:inst19\|registrador:reg26\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe21 banco_reg:inst19\|registrador:reg27\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe21 banco_reg:inst19\|registrador:reg25\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe21 banco_reg:inst19\|registrador:reg22\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe21 banco_reg:inst19\|registrador:reg21\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe21 banco_reg:inst19\|registrador:reg20\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe21 banco_reg:inst19\|registrador:reg23\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe21 banco_reg:inst19\|registrador:reg18\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe21 banco_reg:inst19\|registrador:reg17\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe21 banco_reg:inst19\|registrador:reg16\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe21 banco_reg:inst19\|registrador:reg19\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe21 banco_reg:inst19\|registrador:reg28\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe21 banco_reg:inst19\|registrador:reg30\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe21 banco_reg:inst19\|registrador:reg31\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe21 banco_reg:inst19\|registrador:reg29\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe21\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe20 banco_reg:inst19\|registrador:reg6\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe20 banco_reg:inst19\|registrador:reg5\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe20 banco_reg:inst19\|registrador:reg4\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe20 banco_reg:inst19\|registrador:reg7\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe20 banco_reg:inst19\|registrador:reg2\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe20 banco_reg:inst19\|registrador:reg3\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe20 banco_reg:inst19\|registrador:reg14\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe20 banco_reg:inst19\|registrador:reg15\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe20 banco_reg:inst19\|registrador:reg13\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe20 banco_reg:inst19\|registrador:reg24\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe20 banco_reg:inst19\|registrador:reg26\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe20 banco_reg:inst19\|registrador:reg27\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe20 banco_reg:inst19\|registrador:reg25\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe20 banco_reg:inst19\|registrador:reg22\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe20 banco_reg:inst19\|registrador:reg21\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe20 banco_reg:inst19\|registrador:reg20\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe20 banco_reg:inst19\|registrador:reg23\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe20 banco_reg:inst19\|registrador:reg18\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe20 banco_reg:inst19\|registrador:reg17\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe20 banco_reg:inst19\|registrador:reg16\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe20 banco_reg:inst19\|registrador:reg19\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe20 banco_reg:inst19\|registrador:reg28\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe20 banco_reg:inst19\|registrador:reg30\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe20 banco_reg:inst19\|registrador:reg31\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe20 banco_reg:inst19\|registrador:reg29\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe20\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe19 banco_reg:inst19\|registrador:reg6\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe19 banco_reg:inst19\|registrador:reg5\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe19 banco_reg:inst19\|registrador:reg4\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe19 banco_reg:inst19\|registrador:reg7\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe19 banco_reg:inst19\|registrador:reg2\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe19 banco_reg:inst19\|registrador:reg3\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe19 banco_reg:inst19\|registrador:reg14\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe19 banco_reg:inst19\|registrador:reg15\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe19 banco_reg:inst19\|registrador:reg13\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe19 banco_reg:inst19\|registrador:reg24\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe19 banco_reg:inst19\|registrador:reg26\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe19 banco_reg:inst19\|registrador:reg27\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe19 banco_reg:inst19\|registrador:reg25\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe19 banco_reg:inst19\|registrador:reg22\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe19 banco_reg:inst19\|registrador:reg21\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe19 banco_reg:inst19\|registrador:reg20\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe19 banco_reg:inst19\|registrador:reg23\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe19 banco_reg:inst19\|registrador:reg18\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe19 banco_reg:inst19\|registrador:reg17\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe19 banco_reg:inst19\|registrador:reg16\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe19 banco_reg:inst19\|registrador:reg19\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe19 banco_reg:inst19\|registrador:reg28\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe19 banco_reg:inst19\|registrador:reg30\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe19 banco_reg:inst19\|registrador:reg31\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe19 banco_reg:inst19\|registrador:reg29\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe19\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe18 banco_reg:inst19\|registrador:reg6\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe18 banco_reg:inst19\|registrador:reg5\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe18 banco_reg:inst19\|registrador:reg4\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe18 banco_reg:inst19\|registrador:reg7\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe18 banco_reg:inst19\|registrador:reg2\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe18 banco_reg:inst19\|registrador:reg3\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe18 banco_reg:inst19\|registrador:reg14\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe18 banco_reg:inst19\|registrador:reg15\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe18 banco_reg:inst19\|registrador:reg13\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe18 banco_reg:inst19\|registrador:reg24\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe18 banco_reg:inst19\|registrador:reg26\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe18 banco_reg:inst19\|registrador:reg27\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe18 banco_reg:inst19\|registrador:reg25\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe18 banco_reg:inst19\|registrador:reg22\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe18 banco_reg:inst19\|registrador:reg21\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe18 banco_reg:inst19\|registrador:reg20\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe18 banco_reg:inst19\|registrador:reg23\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe18 banco_reg:inst19\|registrador:reg18\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe18 banco_reg:inst19\|registrador:reg17\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe18 banco_reg:inst19\|registrador:reg16\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe18 banco_reg:inst19\|registrador:reg19\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe18 banco_reg:inst19\|registrador:reg28\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe18 banco_reg:inst19\|registrador:reg30\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe18 banco_reg:inst19\|registrador:reg31\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe18 banco_reg:inst19\|registrador:reg29\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe18\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe17 banco_reg:inst19\|registrador:reg6\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe17 banco_reg:inst19\|registrador:reg5\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe17 banco_reg:inst19\|registrador:reg4\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe17 banco_reg:inst19\|registrador:reg7\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe17 banco_reg:inst19\|registrador:reg2\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe17 banco_reg:inst19\|registrador:reg3\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe17 banco_reg:inst19\|registrador:reg14\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe17 banco_reg:inst19\|registrador:reg15\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe17 banco_reg:inst19\|registrador:reg13\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe17 banco_reg:inst19\|registrador:reg24\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe17 banco_reg:inst19\|registrador:reg26\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe17 banco_reg:inst19\|registrador:reg27\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe17 banco_reg:inst19\|registrador:reg25\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe17 banco_reg:inst19\|registrador:reg22\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe17 banco_reg:inst19\|registrador:reg21\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe17 banco_reg:inst19\|registrador:reg20\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe17 banco_reg:inst19\|registrador:reg23\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe17 banco_reg:inst19\|registrador:reg18\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe17 banco_reg:inst19\|registrador:reg17\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe17 banco_reg:inst19\|registrador:reg16\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe17 banco_reg:inst19\|registrador:reg19\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe17 banco_reg:inst19\|registrador:reg28\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe17 banco_reg:inst19\|registrador:reg30\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe17 banco_reg:inst19\|registrador:reg31\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe17 banco_reg:inst19\|registrador:reg29\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe17\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe16 banco_reg:inst19\|registrador:reg6\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe16 banco_reg:inst19\|registrador:reg5\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe16 banco_reg:inst19\|registrador:reg4\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe16 banco_reg:inst19\|registrador:reg7\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe16 banco_reg:inst19\|registrador:reg2\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe16 banco_reg:inst19\|registrador:reg3\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe16 banco_reg:inst19\|registrador:reg14\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe16 banco_reg:inst19\|registrador:reg15\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe16 banco_reg:inst19\|registrador:reg13\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe16 banco_reg:inst19\|registrador:reg24\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe16 banco_reg:inst19\|registrador:reg26\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe16 banco_reg:inst19\|registrador:reg27\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe16 banco_reg:inst19\|registrador:reg25\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe16 banco_reg:inst19\|registrador:reg22\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe16 banco_reg:inst19\|registrador:reg21\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe16 banco_reg:inst19\|registrador:reg20\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe16 banco_reg:inst19\|registrador:reg23\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe16 banco_reg:inst19\|registrador:reg18\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe16 banco_reg:inst19\|registrador:reg17\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe16 banco_reg:inst19\|registrador:reg16\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe16 banco_reg:inst19\|registrador:reg19\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe16 banco_reg:inst19\|registrador:reg28\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe16 banco_reg:inst19\|registrador:reg30\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe16 banco_reg:inst19\|registrador:reg31\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe16 banco_reg:inst19\|registrador:reg29\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe16\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe15 banco_reg:inst19\|registrador:reg6\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe15 banco_reg:inst19\|registrador:reg5\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe15 banco_reg:inst19\|registrador:reg4\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe15 banco_reg:inst19\|registrador:reg7\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe15 banco_reg:inst19\|registrador:reg2\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe15 banco_reg:inst19\|registrador:reg3\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe15 banco_reg:inst19\|registrador:reg14\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe15 banco_reg:inst19\|registrador:reg15\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe15 banco_reg:inst19\|registrador:reg13\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe15 banco_reg:inst19\|registrador:reg24\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe15 banco_reg:inst19\|registrador:reg26\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe15 banco_reg:inst19\|registrador:reg27\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe15 banco_reg:inst19\|registrador:reg25\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe15 banco_reg:inst19\|registrador:reg22\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe15 banco_reg:inst19\|registrador:reg21\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe15 banco_reg:inst19\|registrador:reg20\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe15 banco_reg:inst19\|registrador:reg23\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe15 banco_reg:inst19\|registrador:reg18\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe15 banco_reg:inst19\|registrador:reg17\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe15 banco_reg:inst19\|registrador:reg16\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe15 banco_reg:inst19\|registrador:reg19\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe15 banco_reg:inst19\|registrador:reg28\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe15 banco_reg:inst19\|registrador:reg30\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe15 banco_reg:inst19\|registrador:reg31\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe15 banco_reg:inst19\|registrador:reg29\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe15\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe14 banco_reg:inst19\|registrador:reg6\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe14 banco_reg:inst19\|registrador:reg5\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe14 banco_reg:inst19\|registrador:reg4\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe14 banco_reg:inst19\|registrador:reg7\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe14 banco_reg:inst19\|registrador:reg2\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe14 banco_reg:inst19\|registrador:reg3\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe14 banco_reg:inst19\|registrador:reg14\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe14 banco_reg:inst19\|registrador:reg15\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe14 banco_reg:inst19\|registrador:reg13\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe14 banco_reg:inst19\|registrador:reg24\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe14 banco_reg:inst19\|registrador:reg26\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe14 banco_reg:inst19\|registrador:reg27\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe14 banco_reg:inst19\|registrador:reg25\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe14 banco_reg:inst19\|registrador:reg22\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe14 banco_reg:inst19\|registrador:reg21\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe14 banco_reg:inst19\|registrador:reg20\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe14 banco_reg:inst19\|registrador:reg23\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe14 banco_reg:inst19\|registrador:reg18\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe14 banco_reg:inst19\|registrador:reg17\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe14 banco_reg:inst19\|registrador:reg16\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe14 banco_reg:inst19\|registrador:reg19\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe14 banco_reg:inst19\|registrador:reg28\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe14 banco_reg:inst19\|registrador:reg30\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe14 banco_reg:inst19\|registrador:reg31\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe14 banco_reg:inst19\|registrador:reg29\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe14\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe13 banco_reg:inst19\|registrador:reg6\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe13 banco_reg:inst19\|registrador:reg5\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe13 banco_reg:inst19\|registrador:reg4\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe13 banco_reg:inst19\|registrador:reg7\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe13 banco_reg:inst19\|registrador:reg2\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe13 banco_reg:inst19\|registrador:reg3\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe13 banco_reg:inst19\|registrador:reg14\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe13 banco_reg:inst19\|registrador:reg15\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe13 banco_reg:inst19\|registrador:reg13\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe13 banco_reg:inst19\|registrador:reg24\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe13 banco_reg:inst19\|registrador:reg26\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe13 banco_reg:inst19\|registrador:reg27\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe13 banco_reg:inst19\|registrador:reg25\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe13 banco_reg:inst19\|registrador:reg22\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe13 banco_reg:inst19\|registrador:reg21\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe13 banco_reg:inst19\|registrador:reg20\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe13 banco_reg:inst19\|registrador:reg23\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe13 banco_reg:inst19\|registrador:reg18\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe13 banco_reg:inst19\|registrador:reg17\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe13 banco_reg:inst19\|registrador:reg16\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe13 banco_reg:inst19\|registrador:reg19\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe13 banco_reg:inst19\|registrador:reg28\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe13 banco_reg:inst19\|registrador:reg30\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe13 banco_reg:inst19\|registrador:reg31\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe13 banco_reg:inst19\|registrador:reg29\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe13\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe12 banco_reg:inst19\|registrador:reg6\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe12 banco_reg:inst19\|registrador:reg5\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe12 banco_reg:inst19\|registrador:reg4\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe12 banco_reg:inst19\|registrador:reg7\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe12 banco_reg:inst19\|registrador:reg2\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe12 banco_reg:inst19\|registrador:reg3\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe12 banco_reg:inst19\|registrador:reg14\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe12 banco_reg:inst19\|registrador:reg15\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe12 banco_reg:inst19\|registrador:reg13\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe12 banco_reg:inst19\|registrador:reg24\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe12 banco_reg:inst19\|registrador:reg26\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe12 banco_reg:inst19\|registrador:reg27\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe12 banco_reg:inst19\|registrador:reg25\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe12 banco_reg:inst19\|registrador:reg22\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe12 banco_reg:inst19\|registrador:reg21\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe12 banco_reg:inst19\|registrador:reg20\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe12 banco_reg:inst19\|registrador:reg23\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe12 banco_reg:inst19\|registrador:reg18\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe12 banco_reg:inst19\|registrador:reg17\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe12 banco_reg:inst19\|registrador:reg16\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe12 banco_reg:inst19\|registrador:reg19\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe12 banco_reg:inst19\|registrador:reg28\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe12 banco_reg:inst19\|registrador:reg30\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe12 banco_reg:inst19\|registrador:reg31\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe12 banco_reg:inst19\|registrador:reg29\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe12\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe11 banco_reg:inst19\|registrador:reg6\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe11 banco_reg:inst19\|registrador:reg5\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe11 banco_reg:inst19\|registrador:reg4\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe11 banco_reg:inst19\|registrador:reg7\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe11 banco_reg:inst19\|registrador:reg2\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe11 banco_reg:inst19\|registrador:reg3\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe11 banco_reg:inst19\|registrador:reg14\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe11 banco_reg:inst19\|registrador:reg15\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe11 banco_reg:inst19\|registrador:reg13\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe11 banco_reg:inst19\|registrador:reg24\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe11 banco_reg:inst19\|registrador:reg26\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe11 banco_reg:inst19\|registrador:reg27\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe11 banco_reg:inst19\|registrador:reg25\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe11 banco_reg:inst19\|registrador:reg22\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe11 banco_reg:inst19\|registrador:reg21\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe11 banco_reg:inst19\|registrador:reg20\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe11 banco_reg:inst19\|registrador:reg23\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe11 banco_reg:inst19\|registrador:reg18\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe11 banco_reg:inst19\|registrador:reg17\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe11 banco_reg:inst19\|registrador:reg16\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe11 banco_reg:inst19\|registrador:reg19\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe11 banco_reg:inst19\|registrador:reg28\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe11 banco_reg:inst19\|registrador:reg30\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe11 banco_reg:inst19\|registrador:reg31\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe11 banco_reg:inst19\|registrador:reg29\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe11\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe10 banco_reg:inst19\|registrador:reg6\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe10 banco_reg:inst19\|registrador:reg5\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe10 banco_reg:inst19\|registrador:reg4\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe10 banco_reg:inst19\|registrador:reg7\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe10 banco_reg:inst19\|registrador:reg2\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe10 banco_reg:inst19\|registrador:reg3\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe10 banco_reg:inst19\|registrador:reg14\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe10 banco_reg:inst19\|registrador:reg15\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe10 banco_reg:inst19\|registrador:reg13\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe10 banco_reg:inst19\|registrador:reg24\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe10 banco_reg:inst19\|registrador:reg26\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe10 banco_reg:inst19\|registrador:reg27\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe10 banco_reg:inst19\|registrador:reg25\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe10 banco_reg:inst19\|registrador:reg22\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe10 banco_reg:inst19\|registrador:reg21\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe10 banco_reg:inst19\|registrador:reg20\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe10 banco_reg:inst19\|registrador:reg23\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe10 banco_reg:inst19\|registrador:reg18\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe10 banco_reg:inst19\|registrador:reg17\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe10 banco_reg:inst19\|registrador:reg16\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe10 banco_reg:inst19\|registrador:reg19\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe10 banco_reg:inst19\|registrador:reg28\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe10 banco_reg:inst19\|registrador:reg30\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe10 banco_reg:inst19\|registrador:reg31\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe10 banco_reg:inst19\|registrador:reg29\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe10\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe9 banco_reg:inst19\|registrador:reg6\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe9 banco_reg:inst19\|registrador:reg5\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe9 banco_reg:inst19\|registrador:reg4\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe9 banco_reg:inst19\|registrador:reg7\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe9 banco_reg:inst19\|registrador:reg2\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe9 banco_reg:inst19\|registrador:reg3\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe9 banco_reg:inst19\|registrador:reg14\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe9 banco_reg:inst19\|registrador:reg15\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe9 banco_reg:inst19\|registrador:reg13\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe9 banco_reg:inst19\|registrador:reg24\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe9 banco_reg:inst19\|registrador:reg26\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe9 banco_reg:inst19\|registrador:reg27\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe9 banco_reg:inst19\|registrador:reg25\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe9 banco_reg:inst19\|registrador:reg22\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe9 banco_reg:inst19\|registrador:reg21\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe9 banco_reg:inst19\|registrador:reg20\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe9 banco_reg:inst19\|registrador:reg23\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe9 banco_reg:inst19\|registrador:reg18\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe9 banco_reg:inst19\|registrador:reg17\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe9 banco_reg:inst19\|registrador:reg16\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe9 banco_reg:inst19\|registrador:reg19\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe9 banco_reg:inst19\|registrador:reg28\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe9 banco_reg:inst19\|registrador:reg30\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe9 banco_reg:inst19\|registrador:reg31\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe9 banco_reg:inst19\|registrador:reg29\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe9\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe8 banco_reg:inst19\|registrador:reg6\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe8 banco_reg:inst19\|registrador:reg5\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe8 banco_reg:inst19\|registrador:reg4\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe8 banco_reg:inst19\|registrador:reg7\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe8 banco_reg:inst19\|registrador:reg2\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe8 banco_reg:inst19\|registrador:reg3\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe8 banco_reg:inst19\|registrador:reg14\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe8 banco_reg:inst19\|registrador:reg15\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe8 banco_reg:inst19\|registrador:reg13\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe8 banco_reg:inst19\|registrador:reg24\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe8 banco_reg:inst19\|registrador:reg26\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe8 banco_reg:inst19\|registrador:reg27\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe8 banco_reg:inst19\|registrador:reg25\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe8 banco_reg:inst19\|registrador:reg22\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe8 banco_reg:inst19\|registrador:reg21\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe8 banco_reg:inst19\|registrador:reg20\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe8 banco_reg:inst19\|registrador:reg23\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe8 banco_reg:inst19\|registrador:reg18\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe8 banco_reg:inst19\|registrador:reg17\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe8 banco_reg:inst19\|registrador:reg16\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe8 banco_reg:inst19\|registrador:reg19\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe8 banco_reg:inst19\|registrador:reg28\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe8 banco_reg:inst19\|registrador:reg30\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe8 banco_reg:inst19\|registrador:reg31\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe8 banco_reg:inst19\|registrador:reg29\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe8\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe7 banco_reg:inst19\|registrador:reg6\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe7 banco_reg:inst19\|registrador:reg5\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe7 banco_reg:inst19\|registrador:reg4\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe7 banco_reg:inst19\|registrador:reg7\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe7 banco_reg:inst19\|registrador:reg2\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe7 banco_reg:inst19\|registrador:reg3\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe7 banco_reg:inst19\|registrador:reg14\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe7 banco_reg:inst19\|registrador:reg15\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe7 banco_reg:inst19\|registrador:reg13\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe7 banco_reg:inst19\|registrador:reg24\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe7 banco_reg:inst19\|registrador:reg26\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe7 banco_reg:inst19\|registrador:reg27\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe7 banco_reg:inst19\|registrador:reg25\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe7 banco_reg:inst19\|registrador:reg22\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe7 banco_reg:inst19\|registrador:reg21\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe7 banco_reg:inst19\|registrador:reg20\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe7 banco_reg:inst19\|registrador:reg23\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe7 banco_reg:inst19\|registrador:reg18\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe7 banco_reg:inst19\|registrador:reg17\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe7 banco_reg:inst19\|registrador:reg16\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe7 banco_reg:inst19\|registrador:reg19\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe7 banco_reg:inst19\|registrador:reg28\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe7 banco_reg:inst19\|registrador:reg30\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe7 banco_reg:inst19\|registrador:reg31\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe7 banco_reg:inst19\|registrador:reg29\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe7\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe6 banco_reg:inst19\|registrador:reg6\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe6 banco_reg:inst19\|registrador:reg5\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe6 banco_reg:inst19\|registrador:reg4\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe6 banco_reg:inst19\|registrador:reg7\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe6 banco_reg:inst19\|registrador:reg2\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe6 banco_reg:inst19\|registrador:reg3\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe6 banco_reg:inst19\|registrador:reg14\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe6 banco_reg:inst19\|registrador:reg15\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe6 banco_reg:inst19\|registrador:reg13\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe6 banco_reg:inst19\|registrador:reg24\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe6 banco_reg:inst19\|registrador:reg26\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe6 banco_reg:inst19\|registrador:reg27\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe6 banco_reg:inst19\|registrador:reg25\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe6 banco_reg:inst19\|registrador:reg22\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe6 banco_reg:inst19\|registrador:reg21\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe6 banco_reg:inst19\|registrador:reg20\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe6 banco_reg:inst19\|registrador:reg23\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe6 banco_reg:inst19\|registrador:reg18\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe6 banco_reg:inst19\|registrador:reg17\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe6 banco_reg:inst19\|registrador:reg16\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe6 banco_reg:inst19\|registrador:reg19\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe6 banco_reg:inst19\|registrador:reg28\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe6 banco_reg:inst19\|registrador:reg30\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe6 banco_reg:inst19\|registrador:reg31\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe6 banco_reg:inst19\|registrador:reg29\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe6\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe5 banco_reg:inst19\|registrador:reg6\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe5 banco_reg:inst19\|registrador:reg5\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe5 banco_reg:inst19\|registrador:reg4\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe5 banco_reg:inst19\|registrador:reg7\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe5 banco_reg:inst19\|registrador:reg2\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe5 banco_reg:inst19\|registrador:reg3\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe5 banco_reg:inst19\|registrador:reg14\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe5 banco_reg:inst19\|registrador:reg15\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe5 banco_reg:inst19\|registrador:reg13\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe5 banco_reg:inst19\|registrador:reg24\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe5 banco_reg:inst19\|registrador:reg26\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe5 banco_reg:inst19\|registrador:reg27\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe5 banco_reg:inst19\|registrador:reg25\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe5 banco_reg:inst19\|registrador:reg22\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe5 banco_reg:inst19\|registrador:reg21\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe5 banco_reg:inst19\|registrador:reg20\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe5 banco_reg:inst19\|registrador:reg23\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe5 banco_reg:inst19\|registrador:reg18\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe5 banco_reg:inst19\|registrador:reg17\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe5 banco_reg:inst19\|registrador:reg16\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe5 banco_reg:inst19\|registrador:reg19\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe5 banco_reg:inst19\|registrador:reg28\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe5 banco_reg:inst19\|registrador:reg30\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe5 banco_reg:inst19\|registrador:reg31\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe5 banco_reg:inst19\|registrador:reg29\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe5\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe4 banco_reg:inst19\|registrador:reg6\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe4 banco_reg:inst19\|registrador:reg5\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe4 banco_reg:inst19\|registrador:reg4\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe4 banco_reg:inst19\|registrador:reg7\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe4 banco_reg:inst19\|registrador:reg2\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe4 banco_reg:inst19\|registrador:reg3\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe4 banco_reg:inst19\|registrador:reg14\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe4 banco_reg:inst19\|registrador:reg15\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe4 banco_reg:inst19\|registrador:reg13\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe4 banco_reg:inst19\|registrador:reg24\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe4 banco_reg:inst19\|registrador:reg26\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe4 banco_reg:inst19\|registrador:reg27\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe4 banco_reg:inst19\|registrador:reg25\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe4 banco_reg:inst19\|registrador:reg22\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe4 banco_reg:inst19\|registrador:reg21\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe4 banco_reg:inst19\|registrador:reg20\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe4 banco_reg:inst19\|registrador:reg23\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe4 banco_reg:inst19\|registrador:reg18\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe4 banco_reg:inst19\|registrador:reg17\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe4 banco_reg:inst19\|registrador:reg16\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe4 banco_reg:inst19\|registrador:reg19\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe4 banco_reg:inst19\|registrador:reg28\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe4 banco_reg:inst19\|registrador:reg30\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe4 banco_reg:inst19\|registrador:reg31\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe4 banco_reg:inst19\|registrador:reg29\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe4\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe3 banco_reg:inst19\|registrador:reg6\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe3 banco_reg:inst19\|registrador:reg5\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe3 banco_reg:inst19\|registrador:reg4\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe3 banco_reg:inst19\|registrador:reg7\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe3 banco_reg:inst19\|registrador:reg2\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe3 banco_reg:inst19\|registrador:reg3\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe3 banco_reg:inst19\|registrador:reg14\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe3 banco_reg:inst19\|registrador:reg15\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe3 banco_reg:inst19\|registrador:reg13\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe3 banco_reg:inst19\|registrador:reg24\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe3 banco_reg:inst19\|registrador:reg26\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe3 banco_reg:inst19\|registrador:reg27\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe3 banco_reg:inst19\|registrador:reg25\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe3 banco_reg:inst19\|registrador:reg22\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe3 banco_reg:inst19\|registrador:reg21\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe3 banco_reg:inst19\|registrador:reg20\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe3 banco_reg:inst19\|registrador:reg23\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe3 banco_reg:inst19\|registrador:reg18\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe3 banco_reg:inst19\|registrador:reg17\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe3 banco_reg:inst19\|registrador:reg16\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe3 banco_reg:inst19\|registrador:reg19\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe3 banco_reg:inst19\|registrador:reg28\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe3 banco_reg:inst19\|registrador:reg30\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe3 banco_reg:inst19\|registrador:reg31\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe3 banco_reg:inst19\|registrador:reg29\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe3\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe2 banco_reg:inst19\|registrador:reg6\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe2 banco_reg:inst19\|registrador:reg5\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe2 banco_reg:inst19\|registrador:reg4\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe2 banco_reg:inst19\|registrador:reg7\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe2 banco_reg:inst19\|registrador:reg2\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe2 banco_reg:inst19\|registrador:reg3\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe2 banco_reg:inst19\|registrador:reg14\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe2 banco_reg:inst19\|registrador:reg15\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe2 banco_reg:inst19\|registrador:reg13\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe2 banco_reg:inst19\|registrador:reg24\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe2 banco_reg:inst19\|registrador:reg26\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe2 banco_reg:inst19\|registrador:reg27\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe2 banco_reg:inst19\|registrador:reg25\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe2 banco_reg:inst19\|registrador:reg22\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe2 banco_reg:inst19\|registrador:reg21\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe2 banco_reg:inst19\|registrador:reg20\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe2 banco_reg:inst19\|registrador:reg23\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe2 banco_reg:inst19\|registrador:reg18\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe2 banco_reg:inst19\|registrador:reg17\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe2 banco_reg:inst19\|registrador:reg16\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe2 banco_reg:inst19\|registrador:reg19\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe2 banco_reg:inst19\|registrador:reg28\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe2 banco_reg:inst19\|registrador:reg30\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe2 banco_reg:inst19\|registrador:reg31\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe2 banco_reg:inst19\|registrador:reg29\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe2\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe1 banco_reg:inst19\|registrador:reg6\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe1 banco_reg:inst19\|registrador:reg5\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe1 banco_reg:inst19\|registrador:reg4\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe1 banco_reg:inst19\|registrador:reg7\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe1 banco_reg:inst19\|registrador:reg2\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe1 banco_reg:inst19\|registrador:reg3\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe1 banco_reg:inst19\|registrador:reg14\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe1 banco_reg:inst19\|registrador:reg15\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe1 banco_reg:inst19\|registrador:reg13\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe1 banco_reg:inst19\|registrador:reg24\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe1 banco_reg:inst19\|registrador:reg26\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe1 banco_reg:inst19\|registrador:reg27\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe1 banco_reg:inst19\|registrador:reg25\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe1 banco_reg:inst19\|registrador:reg22\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe1 banco_reg:inst19\|registrador:reg21\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe1 banco_reg:inst19\|registrador:reg20\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe1 banco_reg:inst19\|registrador:reg23\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe1 banco_reg:inst19\|registrador:reg18\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe1 banco_reg:inst19\|registrador:reg17\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe1 banco_reg:inst19\|registrador:reg16\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe1 banco_reg:inst19\|registrador:reg19\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe1 banco_reg:inst19\|registrador:reg28\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe1 banco_reg:inst19\|registrador:reg30\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe1 banco_reg:inst19\|registrador:reg31\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe1 banco_reg:inst19\|registrador:reg29\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe1\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg6\|dffe0 banco_reg:inst19\|registrador:reg6\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg6\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg6\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg6|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg5\|dffe0 banco_reg:inst19\|registrador:reg5\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg5\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg5\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg5|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg4\|dffe0 banco_reg:inst19\|registrador:reg4\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg4\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg4\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg4|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg7\|dffe0 banco_reg:inst19\|registrador:reg7\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg7\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg7\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg7|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg2\|dffe0 banco_reg:inst19\|registrador:reg2\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg2\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg2\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg2|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg3\|dffe0 banco_reg:inst19\|registrador:reg3\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg3\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg3\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg3|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg14\|dffe0 banco_reg:inst19\|registrador:reg14\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg14\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg14\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg14|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg15\|dffe0 banco_reg:inst19\|registrador:reg15\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg15\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg15\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg15|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg13\|dffe0 banco_reg:inst19\|registrador:reg13\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg13\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg13\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg13|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg24\|dffe0 banco_reg:inst19\|registrador:reg24\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg24\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg24\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg24|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg26\|dffe0 banco_reg:inst19\|registrador:reg26\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg26\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg26\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg26|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg27\|dffe0 banco_reg:inst19\|registrador:reg27\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg27\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg27\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg27|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg25\|dffe0 banco_reg:inst19\|registrador:reg25\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg25\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg25\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg25|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg22\|dffe0 banco_reg:inst19\|registrador:reg22\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg22\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg22\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg22|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg21\|dffe0 banco_reg:inst19\|registrador:reg21\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg21\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg21\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg21|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg20\|dffe0 banco_reg:inst19\|registrador:reg20\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg20\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg20\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg20|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg23\|dffe0 banco_reg:inst19\|registrador:reg23\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg23\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg23\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg23|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg18\|dffe0 banco_reg:inst19\|registrador:reg18\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg18\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg18\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg18|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg17\|dffe0 banco_reg:inst19\|registrador:reg17\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg17\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg17\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg17|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg16\|dffe0 banco_reg:inst19\|registrador:reg16\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg16\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg16\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg16|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg19\|dffe0 banco_reg:inst19\|registrador:reg19\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg19\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg19\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg19|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg28\|dffe0 banco_reg:inst19\|registrador:reg28\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg28\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg28\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg28|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg30\|dffe0 banco_reg:inst19\|registrador:reg30\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg30\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg30\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg30|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg31\|dffe0 banco_reg:inst19\|registrador:reg31\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg31\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg31\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg31|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "banco_reg:inst19\|registrador:reg29\|dffe0 banco_reg:inst19\|registrador:reg29\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"banco_reg:inst19\|registrador:reg29\|dffe0\" is converted into an equivalent circuit using register \"banco_reg:inst19\|registrador:reg29\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|banco_reg:inst19|registrador:reg29|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst8\|inst IDEX:inst25\|reg1bit:inst8\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst8\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst8\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|reg1bit:inst8|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg1bit:inst3\|inst EXMEM:inst\|reg1bit:inst3\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg1bit:inst3\|inst\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg1bit:inst3\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|reg1bit:inst3|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe31 MEMWB:inst33\|registrador:instruction3\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe31\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|reg1bit:inst4\|inst MEMWB:inst33\|reg1bit:inst4\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|reg1bit:inst4\|inst\" is converted into an equivalent circuit using register \"MEMWB:inst33\|reg1bit:inst4\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|reg1bit:inst4|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe30 MEMWB:inst33\|registrador:instruction3\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe30\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe29 MEMWB:inst33\|registrador:instruction3\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe29\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe28 MEMWB:inst33\|registrador:instruction3\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe28\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe27 MEMWB:inst33\|registrador:instruction3\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe27\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe26 MEMWB:inst33\|registrador:instruction3\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe26\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe25 MEMWB:inst33\|registrador:instruction3\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe25\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe24 MEMWB:inst33\|registrador:instruction3\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe24\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe23 MEMWB:inst33\|registrador:instruction3\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe23\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe22 MEMWB:inst33\|registrador:instruction3\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe22\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe21 MEMWB:inst33\|registrador:instruction3\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe21\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe20 MEMWB:inst33\|registrador:instruction3\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe20\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe19 MEMWB:inst33\|registrador:instruction3\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe19\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe18 MEMWB:inst33\|registrador:instruction3\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe18\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe17 MEMWB:inst33\|registrador:instruction3\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe17\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe16 MEMWB:inst33\|registrador:instruction3\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe16\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe15 MEMWB:inst33\|registrador:instruction3\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe15\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe14 MEMWB:inst33\|registrador:instruction3\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe14\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe13 MEMWB:inst33\|registrador:instruction3\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe13\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe12 MEMWB:inst33\|registrador:instruction3\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe12\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe11 MEMWB:inst33\|registrador:instruction3\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe11\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe10 MEMWB:inst33\|registrador:instruction3\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe10\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe9 MEMWB:inst33\|registrador:instruction3\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe9\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe8 MEMWB:inst33\|registrador:instruction3\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe8\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe7 MEMWB:inst33\|registrador:instruction3\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe7\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe6 MEMWB:inst33\|registrador:instruction3\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe6\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe5 MEMWB:inst33\|registrador:instruction3\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe5\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe4 MEMWB:inst33\|registrador:instruction3\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe4\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe3 MEMWB:inst33\|registrador:instruction3\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe3\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe2 MEMWB:inst33\|registrador:instruction3\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe2\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe1 MEMWB:inst33\|registrador:instruction3\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe1\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction3\|dffe0 MEMWB:inst33\|registrador:instruction3\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction3\|dffe0\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction3\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction3|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe31 MEMWB:inst33\|registrador:instruction4\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe31\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe30 MEMWB:inst33\|registrador:instruction4\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe30\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe29 MEMWB:inst33\|registrador:instruction4\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe29\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe28 MEMWB:inst33\|registrador:instruction4\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe28\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe27 MEMWB:inst33\|registrador:instruction4\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe27\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe26 MEMWB:inst33\|registrador:instruction4\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe26\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe25 MEMWB:inst33\|registrador:instruction4\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe25\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe24 MEMWB:inst33\|registrador:instruction4\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe24\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe23 MEMWB:inst33\|registrador:instruction4\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe23\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe22 MEMWB:inst33\|registrador:instruction4\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe22\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe21 MEMWB:inst33\|registrador:instruction4\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe21\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe20 MEMWB:inst33\|registrador:instruction4\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe20\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe19 MEMWB:inst33\|registrador:instruction4\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe19\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe18 MEMWB:inst33\|registrador:instruction4\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe18\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe17 MEMWB:inst33\|registrador:instruction4\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe17\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe16 MEMWB:inst33\|registrador:instruction4\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe16\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe15 MEMWB:inst33\|registrador:instruction4\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe15\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe14 MEMWB:inst33\|registrador:instruction4\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe14\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe13 MEMWB:inst33\|registrador:instruction4\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe13\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe12 MEMWB:inst33\|registrador:instruction4\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe12\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe11 MEMWB:inst33\|registrador:instruction4\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe11\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe10 MEMWB:inst33\|registrador:instruction4\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe10\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe9 MEMWB:inst33\|registrador:instruction4\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe9\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe8 MEMWB:inst33\|registrador:instruction4\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe8\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe7 MEMWB:inst33\|registrador:instruction4\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe7\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe6 MEMWB:inst33\|registrador:instruction4\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe6\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe5 MEMWB:inst33\|registrador:instruction4\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe5\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe4 MEMWB:inst33\|registrador:instruction4\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe4\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe3 MEMWB:inst33\|registrador:instruction4\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe3\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe2 MEMWB:inst33\|registrador:instruction4\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe2\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe1 MEMWB:inst33\|registrador:instruction4\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe1\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MEMWB:inst33\|registrador:instruction4\|dffe0 MEMWB:inst33\|registrador:instruction4\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"MEMWB:inst33\|registrador:instruction4\|dffe0\" is converted into an equivalent circuit using register \"MEMWB:inst33\|registrador:instruction4\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|MEMWB:inst33|registrador:instruction4|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe31 EXMEM:inst\|registrador:pc1\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe31\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg1bit:inst1\|inst EXMEM:inst\|reg1bit:inst1\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg1bit:inst1\|inst\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg1bit:inst1\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|reg1bit:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg1bit:inst2\|inst EXMEM:inst\|reg1bit:inst2\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg1bit:inst2\|inst\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg1bit:inst2\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|reg1bit:inst2|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe30 EXMEM:inst\|registrador:pc1\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe30\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe29 EXMEM:inst\|registrador:pc1\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe29\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe28 EXMEM:inst\|registrador:pc1\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe28\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe27 EXMEM:inst\|registrador:pc1\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe27\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe26 EXMEM:inst\|registrador:pc1\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe26\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe25 EXMEM:inst\|registrador:pc1\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe25\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe24 EXMEM:inst\|registrador:pc1\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe24\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe23 EXMEM:inst\|registrador:pc1\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe23\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe22 EXMEM:inst\|registrador:pc1\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe22\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe21 EXMEM:inst\|registrador:pc1\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe21\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe20 EXMEM:inst\|registrador:pc1\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe20\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe19 EXMEM:inst\|registrador:pc1\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe19\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe18 EXMEM:inst\|registrador:pc1\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe18\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe17 EXMEM:inst\|registrador:pc1\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe17\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:pc1\|dffe16 EXMEM:inst\|registrador:pc1\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:pc1\|dffe16\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:pc1\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:pc1|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg1bit:inst4\|inst EXMEM:inst\|reg1bit:inst4\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg1bit:inst4\|inst\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg1bit:inst4\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|reg1bit:inst4|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe15 EXMEM:inst\|registrador:instruction2\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe15\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe31 EXMEM:inst\|registrador:instruction2\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe31\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe30 EXMEM:inst\|registrador:instruction2\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe30\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe29 EXMEM:inst\|registrador:instruction2\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe29\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe28 EXMEM:inst\|registrador:instruction2\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe28\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe27 EXMEM:inst\|registrador:instruction2\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe27\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe26 EXMEM:inst\|registrador:instruction2\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe26\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe25 EXMEM:inst\|registrador:instruction2\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe25\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe24 EXMEM:inst\|registrador:instruction2\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe24\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe23 EXMEM:inst\|registrador:instruction2\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe23\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe22 EXMEM:inst\|registrador:instruction2\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe22\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe21 EXMEM:inst\|registrador:instruction2\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe21\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe20 EXMEM:inst\|registrador:instruction2\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe20\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe19 EXMEM:inst\|registrador:instruction2\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe19\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe18 EXMEM:inst\|registrador:instruction2\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe18\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe17 EXMEM:inst\|registrador:instruction2\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe17\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe16 EXMEM:inst\|registrador:instruction2\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe16\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe14 EXMEM:inst\|registrador:instruction2\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe14\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe13 EXMEM:inst\|registrador:instruction2\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe13\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe12 EXMEM:inst\|registrador:instruction2\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe12\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe11 EXMEM:inst\|registrador:instruction2\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe11\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe10 EXMEM:inst\|registrador:instruction2\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe10\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe9 EXMEM:inst\|registrador:instruction2\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe9\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe8 EXMEM:inst\|registrador:instruction2\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe8\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe7 EXMEM:inst\|registrador:instruction2\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe7\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe6 EXMEM:inst\|registrador:instruction2\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe6\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe5 EXMEM:inst\|registrador:instruction2\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe5\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe4 EXMEM:inst\|registrador:instruction2\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe4\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe3 EXMEM:inst\|registrador:instruction2\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe3\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe2 EXMEM:inst\|registrador:instruction2\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe2\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe0 EXMEM:inst\|registrador:instruction2\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe0\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction2\|dffe1 EXMEM:inst\|registrador:instruction2\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction2\|dffe1\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction2\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction2|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe31 EXMEM:inst\|registrador:instruction3\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe31\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|reg1bit:inst8\|inst EXMEM:inst\|reg1bit:inst8\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|reg1bit:inst8\|inst\" is converted into an equivalent circuit using register \"EXMEM:inst\|reg1bit:inst8\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|reg1bit:inst8|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe30 EXMEM:inst\|registrador:instruction3\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe30\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe29 EXMEM:inst\|registrador:instruction3\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe29\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe28 EXMEM:inst\|registrador:instruction3\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe28\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe27 EXMEM:inst\|registrador:instruction3\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe27\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe26 EXMEM:inst\|registrador:instruction3\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe26\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe25 EXMEM:inst\|registrador:instruction3\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe25\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe24 EXMEM:inst\|registrador:instruction3\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe24\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe23 EXMEM:inst\|registrador:instruction3\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe23\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe22 EXMEM:inst\|registrador:instruction3\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe22\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe21 EXMEM:inst\|registrador:instruction3\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe21\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe20 EXMEM:inst\|registrador:instruction3\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe20\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe19 EXMEM:inst\|registrador:instruction3\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe19\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe18 EXMEM:inst\|registrador:instruction3\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe18\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe17 EXMEM:inst\|registrador:instruction3\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe17\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe16 EXMEM:inst\|registrador:instruction3\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe16\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe15 EXMEM:inst\|registrador:instruction3\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe15\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe14 EXMEM:inst\|registrador:instruction3\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe14\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe13 EXMEM:inst\|registrador:instruction3\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe13\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe12 EXMEM:inst\|registrador:instruction3\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe12\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe11 EXMEM:inst\|registrador:instruction3\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe11\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe10 EXMEM:inst\|registrador:instruction3\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe10\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe9 EXMEM:inst\|registrador:instruction3\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe9\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe8 EXMEM:inst\|registrador:instruction3\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe8\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe7 EXMEM:inst\|registrador:instruction3\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe7\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe6 EXMEM:inst\|registrador:instruction3\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe6\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe5 EXMEM:inst\|registrador:instruction3\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe5\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe4 EXMEM:inst\|registrador:instruction3\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe4\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe3 EXMEM:inst\|registrador:instruction3\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe3\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe2 EXMEM:inst\|registrador:instruction3\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe2\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe1 EXMEM:inst\|registrador:instruction3\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe1\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction3\|dffe0 EXMEM:inst\|registrador:instruction3\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction3\|dffe0\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction3\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction3|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe31 EXMEM:inst\|registrador:instruction4\|dffe31~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe31\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe31~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe30 EXMEM:inst\|registrador:instruction4\|dffe30~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe30\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe30~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1080 1144 272 "dffe30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe29 EXMEM:inst\|registrador:instruction4\|dffe29~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe29\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe29~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1232 1296 272 "dffe29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe28 EXMEM:inst\|registrador:instruction4\|dffe28~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe28\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe28~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1384 1448 272 "dffe28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe27 EXMEM:inst\|registrador:instruction4\|dffe27~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe27\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe27~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1536 1600 272 "dffe27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe26 EXMEM:inst\|registrador:instruction4\|dffe26~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe26\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe26~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1688 1752 272 "dffe26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe25 EXMEM:inst\|registrador:instruction4\|dffe25~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe25\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe25~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1840 1904 272 "dffe25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe24 EXMEM:inst\|registrador:instruction4\|dffe24~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe24\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe24~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 1992 2056 272 "dffe24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe23 EXMEM:inst\|registrador:instruction4\|dffe23~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe23\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe23~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2144 2208 272 "dffe23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe22 EXMEM:inst\|registrador:instruction4\|dffe22~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe22\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe22~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2296 2360 272 "dffe22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe21 EXMEM:inst\|registrador:instruction4\|dffe21~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe21\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe21~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2448 2512 272 "dffe21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe20 EXMEM:inst\|registrador:instruction4\|dffe20~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe20\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe20~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2600 2664 272 "dffe20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe19 EXMEM:inst\|registrador:instruction4\|dffe19~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe19\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe19~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2752 2816 272 "dffe19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe18 EXMEM:inst\|registrador:instruction4\|dffe18~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe18\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe18~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 2904 2968 272 "dffe18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe17 EXMEM:inst\|registrador:instruction4\|dffe17~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe17\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe17~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3056 3120 272 "dffe17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe16 EXMEM:inst\|registrador:instruction4\|dffe16~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe16\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe16~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3208 3272 272 "dffe16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe15 EXMEM:inst\|registrador:instruction4\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe15\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe14 EXMEM:inst\|registrador:instruction4\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe14\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe13 EXMEM:inst\|registrador:instruction4\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe13\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe12 EXMEM:inst\|registrador:instruction4\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe12\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe11 EXMEM:inst\|registrador:instruction4\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe11\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe10 EXMEM:inst\|registrador:instruction4\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe10\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe9 EXMEM:inst\|registrador:instruction4\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe9\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe8 EXMEM:inst\|registrador:instruction4\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe8\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe7 EXMEM:inst\|registrador:instruction4\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe7\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe6 EXMEM:inst\|registrador:instruction4\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe6\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe5 EXMEM:inst\|registrador:instruction4\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe5\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe4 EXMEM:inst\|registrador:instruction4\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe4\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe3 EXMEM:inst\|registrador:instruction4\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe3\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe2 EXMEM:inst\|registrador:instruction4\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe2\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe1 EXMEM:inst\|registrador:instruction4\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe1\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EXMEM:inst\|registrador:instruction4\|dffe0 EXMEM:inst\|registrador:instruction4\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"EXMEM:inst\|registrador:instruction4\|dffe0\" is converted into an equivalent circuit using register \"EXMEM:inst\|registrador:instruction4\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|EXMEM:inst|registrador:instruction4|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe15 IDEX:inst25\|registrador:pc1\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe15\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe14 IDEX:inst25\|registrador:pc1\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe14\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe13 IDEX:inst25\|registrador:pc1\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe13\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe12 IDEX:inst25\|registrador:pc1\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe12\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe11 IDEX:inst25\|registrador:pc1\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe11\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe10 IDEX:inst25\|registrador:pc1\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe10\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe9 IDEX:inst25\|registrador:pc1\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe9\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe8 IDEX:inst25\|registrador:pc1\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe8\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe7 IDEX:inst25\|registrador:pc1\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe7\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe6 IDEX:inst25\|registrador:pc1\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe6\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe5 IDEX:inst25\|registrador:pc1\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe5\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe4 IDEX:inst25\|registrador:pc1\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe4\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe3 IDEX:inst25\|registrador:pc1\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe3\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe2 IDEX:inst25\|registrador:pc1\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe2\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe1 IDEX:inst25\|registrador:pc1\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe1\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|registrador:pc1\|dffe0 IDEX:inst25\|registrador:pc1\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|registrador:pc1\|dffe0\" is converted into an equivalent circuit using register \"IDEX:inst25\|registrador:pc1\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|registrador:pc1|dffe0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IDEX:inst25\|reg1bit:inst7\|inst IDEX:inst25\|reg1bit:inst7\|inst~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IDEX:inst25\|reg1bit:inst7\|inst\" is converted into an equivalent circuit using register \"IDEX:inst25\|reg1bit:inst7\|inst~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "reg1bit.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/reg1bit.bdf" { { 184 616 680 264 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IDEX:inst25|reg1bit:inst7|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe15 IFID:inst24\|registrador:pc1\|dffe15~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe15\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe15~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3360 3424 272 "dffe15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe14 IFID:inst24\|registrador:pc1\|dffe14~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe14\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe14~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3512 3576 272 "dffe14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe13 IFID:inst24\|registrador:pc1\|dffe13~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe13\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe13~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3664 3728 272 "dffe13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe12 IFID:inst24\|registrador:pc1\|dffe12~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe12\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe12~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3816 3880 272 "dffe12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe11 IFID:inst24\|registrador:pc1\|dffe11~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe11\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe11~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 3968 4032 272 "dffe11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe10 IFID:inst24\|registrador:pc1\|dffe10~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe10\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe10~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4120 4184 272 "dffe10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe9 IFID:inst24\|registrador:pc1\|dffe9~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe9\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe9~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4272 4336 272 "dffe9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe8 IFID:inst24\|registrador:pc1\|dffe8~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe8\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe8~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4424 4488 272 "dffe8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe7 IFID:inst24\|registrador:pc1\|dffe7~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe7\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe7~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4576 4640 272 "dffe7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe6 IFID:inst24\|registrador:pc1\|dffe6~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe6\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe6~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4728 4792 272 "dffe6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe5 IFID:inst24\|registrador:pc1\|dffe5~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe5\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe5~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 4880 4944 272 "dffe5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe4 IFID:inst24\|registrador:pc1\|dffe4~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe4\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe4~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5032 5096 272 "dffe4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe3 IFID:inst24\|registrador:pc1\|dffe3~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe3\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe3~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5184 5248 272 "dffe3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe2 IFID:inst24\|registrador:pc1\|dffe2~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe2\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe2~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5336 5400 272 "dffe2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe1 IFID:inst24\|registrador:pc1\|dffe1~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe1\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe1~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5488 5552 272 "dffe1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IFID:inst24\|registrador:pc1\|dffe0 IFID:inst24\|registrador:pc1\|dffe0~_emulated IFID:inst24\|registrador:instruction1\|dffe31~1 " "Register \"IFID:inst24\|registrador:pc1\|dffe0\" is converted into an equivalent circuit using register \"IFID:inst24\|registrador:pc1\|dffe0~_emulated\" and latch \"IFID:inst24\|registrador:instruction1\|dffe31~1\"" {  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 5640 5704 272 "dffe0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1576161426903 "|MipsProcessador|IFID:inst24|registrador:pc1|dffe0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1576161426902 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OpAlu0 GND " "Pin \"OpAlu0\" is stuck at GND" {  } { { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1416 -72 104 1432 "OpAlu0" "" } { 1408 -200 -72 1424 "OpAlu0" "" } { 48 1712 1792 64 "OpAlu0" "" } { 80 2040 2168 96 "OpAlu0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576161447791 "|MipsProcessador|OpAlu0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576161447791 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1576161466628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576161468307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576161468307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7612 " "Implemented 7612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576161469118 ""} { "Info" "ICUT_CUT_TM_OPINS" "510 " "Implemented 510 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576161469118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7026 " "Implemented 7026 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576161469118 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1576161469118 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1576161469118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576161469118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1713 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1713 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576161469259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 11:37:49 2019 " "Processing ended: Thu Dec 12 11:37:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576161469259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576161469259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576161469259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576161469259 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramdata.qip " "Tcl Script File ramdata.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramdata.qip " "set_global_assignment -name QIP_FILE ramdata.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1576161471884 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1576161471884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576161471887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576161471888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 11:37:51 2019 " "Processing started: Thu Dec 12 11:37:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576161471888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576161471888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576161471888 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576161471933 ""}
{ "Info" "0" "" "Project  = pipeline" {  } {  } 0 0 "Project  = pipeline" 0 0 "Fitter" 0 0 1576161471935 ""}
{ "Info" "0" "" "Revision = pipeline" {  } {  } 0 0 "Revision = pipeline" 0 0 "Fitter" 0 0 1576161471935 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1576161472616 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "pipeline EP2C70F896C6 " "Automatically selected device EP2C70F896C6 for design pipeline" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1576161472949 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1576161472949 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a31 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a30 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a29 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a28 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a27 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a26 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a25 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a24 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a23 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a22 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a21 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a20 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a19 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a18 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a17 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a16 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a15 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a14 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a13 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a12 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a11 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a10 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a9 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a8 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a7 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a6 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a5 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a4 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a3 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a2 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a1 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a0 " "Atom \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_8bu1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1576161473121 "|MipsProcessador|ram:ram|altsyncram:altsyncram_component|altsyncram_8bu1:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1576161473121 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576161473533 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576161473559 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576161475202 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 15190 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576161475224 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 15191 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576161475224 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 15192 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576161475224 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576161475224 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576161475303 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "514 514 " "No exact pin location assignment(s) for 514 pins of 514 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDst " "Pin RegDst not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RegDst } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1224 -72 104 1240 "RegDst" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegDst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stall " "Pin stall not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { stall } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1536 304 480 1552 "stall" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { stall } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpAlu0 " "Pin OpAlu0 not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { OpAlu0 } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1416 -72 104 1432 "OpAlu0" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OpAlu0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpAlu1 " "Pin OpAlu1 not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { OpAlu1 } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1384 -72 104 1400 "OpAlu1" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OpAlu1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "origAlu " "Pin origAlu not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { origAlu } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1352 -72 104 1368 "origAlu" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { origAlu } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch " "Pin Branch not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Branch } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1480 -72 104 1496 "Branch" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Branch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LeMem " "Pin LeMem not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LeMem } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 -72 104 1336 "LeMem" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LeMem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "escreveMem " "Pin escreveMem not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { escreveMem } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1448 -72 104 1464 "escreveMem" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { escreveMem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "escreveReg " "Pin escreveReg not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { escreveReg } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1256 -72 104 1272 "escreveReg" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { escreveReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemToReg " "Pin MemToReg not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemToReg } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1288 -72 104 1304 "MemToReg" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemToReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EscreveRegWB " "Pin EscreveRegWB not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { EscreveRegWB } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 936 -72 104 952 "EscreveRegWB" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EscreveRegWB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluOP1IDEX " "Pin aluOP1IDEX not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { aluOP1IDEX } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1128 -72 104 1144 "aluOP1IDEX" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { aluOP1IDEX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Aluop0IDEX " "Pin Aluop0IDEX not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Aluop0IDEX } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1160 -72 104 1176 "Aluop0IDEX" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Aluop0IDEX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardA\[1\] " "Pin ForwardA\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ForwardA[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1216 3496 3672 1232 "ForwardA" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ForwardA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardA\[0\] " "Pin ForwardA\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ForwardA[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1216 3496 3672 1232 "ForwardA" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ForwardA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 791 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDestWB\[4\] " "Pin RegDestWB\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RegDestWB[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1792 -408 -232 1808 "RegDestWB" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegDestWB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDestWB\[3\] " "Pin RegDestWB\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RegDestWB[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1792 -408 -232 1808 "RegDestWB" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegDestWB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDestWB\[2\] " "Pin RegDestWB\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RegDestWB[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1792 -408 -232 1808 "RegDestWB" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegDestWB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 794 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDestWB\[1\] " "Pin RegDestWB\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RegDestWB[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1792 -408 -232 1808 "RegDestWB" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegDestWB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 795 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDestWB\[0\] " "Pin RegDestWB\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RegDestWB[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1792 -408 -232 1808 "RegDestWB" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegDestWB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 796 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "origAluIDex " "Pin origAluIDex not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { origAluIDex } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1096 -72 104 1112 "origAluIDex" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { origAluIDex } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardB\[1\] " "Pin ForwardB\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ForwardB[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1232 3496 3672 1248 "ForwardB" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ForwardB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 797 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ForwardB\[0\] " "Pin ForwardB\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ForwardB[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1232 3496 3672 1248 "ForwardB" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ForwardB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BranchIDEX " "Pin BranchIDEX not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { BranchIDEX } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1064 -72 104 1080 "BranchIDEX" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { BranchIDEX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regDestino\[4\] " "Pin regDestino\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { regDestino[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1760 -408 -232 1776 "regDestino" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { regDestino[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regDestino\[3\] " "Pin regDestino\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { regDestino[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1760 -408 -232 1776 "regDestino" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { regDestino[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 800 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regDestino\[2\] " "Pin regDestino\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { regDestino[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1760 -408 -232 1776 "regDestino" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { regDestino[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 801 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regDestino\[1\] " "Pin regDestino\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { regDestino[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1760 -408 -232 1776 "regDestino" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { regDestino[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 802 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regDestino\[0\] " "Pin regDestino\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { regDestino[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1760 -408 -232 1776 "regDestino" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { regDestino[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 803 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDstIDEX " "Pin RegDstIDEX not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RegDstIDEX } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1192 -72 104 1208 "RegDstIDEX" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RegDstIDEX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[31\] " "Pin ResultadoUla\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 804 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[30\] " "Pin ResultadoUla\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 805 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[29\] " "Pin ResultadoUla\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 806 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[28\] " "Pin ResultadoUla\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 807 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[27\] " "Pin ResultadoUla\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 808 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[26\] " "Pin ResultadoUla\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 809 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[25\] " "Pin ResultadoUla\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[24\] " "Pin ResultadoUla\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 811 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[23\] " "Pin ResultadoUla\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[22\] " "Pin ResultadoUla\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 813 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[21\] " "Pin ResultadoUla\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 814 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[20\] " "Pin ResultadoUla\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 815 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[19\] " "Pin ResultadoUla\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 816 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[18\] " "Pin ResultadoUla\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 817 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[17\] " "Pin ResultadoUla\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 818 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[16\] " "Pin ResultadoUla\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 819 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[15\] " "Pin ResultadoUla\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 820 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[14\] " "Pin ResultadoUla\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 821 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[13\] " "Pin ResultadoUla\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 822 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[12\] " "Pin ResultadoUla\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 823 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[11\] " "Pin ResultadoUla\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 824 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[10\] " "Pin ResultadoUla\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 825 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[9\] " "Pin ResultadoUla\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 826 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[8\] " "Pin ResultadoUla\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 827 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[7\] " "Pin ResultadoUla\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 828 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[6\] " "Pin ResultadoUla\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[5\] " "Pin ResultadoUla\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 830 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[4\] " "Pin ResultadoUla\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 831 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[3\] " "Pin ResultadoUla\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 832 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[2\] " "Pin ResultadoUla\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 833 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[1\] " "Pin ResultadoUla\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 834 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResultadoUla\[0\] " "Pin ResultadoUla\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ResultadoUla[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1736 -408 -232 1752 "ResultadoUla" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ResultadoUla[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 835 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[31\] " "Pin MemDataOutInstruction\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 836 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[30\] " "Pin MemDataOutInstruction\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 837 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[29\] " "Pin MemDataOutInstruction\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 838 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[28\] " "Pin MemDataOutInstruction\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 839 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[27\] " "Pin MemDataOutInstruction\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 840 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[26\] " "Pin MemDataOutInstruction\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 841 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[25\] " "Pin MemDataOutInstruction\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 842 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[24\] " "Pin MemDataOutInstruction\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 843 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[23\] " "Pin MemDataOutInstruction\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 844 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[22\] " "Pin MemDataOutInstruction\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 845 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[21\] " "Pin MemDataOutInstruction\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 846 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[20\] " "Pin MemDataOutInstruction\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 847 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[19\] " "Pin MemDataOutInstruction\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[18\] " "Pin MemDataOutInstruction\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 849 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[17\] " "Pin MemDataOutInstruction\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 850 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[16\] " "Pin MemDataOutInstruction\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 851 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[15\] " "Pin MemDataOutInstruction\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 852 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[14\] " "Pin MemDataOutInstruction\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 853 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[13\] " "Pin MemDataOutInstruction\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[12\] " "Pin MemDataOutInstruction\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 855 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[11\] " "Pin MemDataOutInstruction\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 856 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[10\] " "Pin MemDataOutInstruction\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 857 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[9\] " "Pin MemDataOutInstruction\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 858 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[8\] " "Pin MemDataOutInstruction\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 859 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[7\] " "Pin MemDataOutInstruction\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 860 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[6\] " "Pin MemDataOutInstruction\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 861 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[5\] " "Pin MemDataOutInstruction\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 862 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[4\] " "Pin MemDataOutInstruction\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 863 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[3\] " "Pin MemDataOutInstruction\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 864 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[2\] " "Pin MemDataOutInstruction\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 865 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[1\] " "Pin MemDataOutInstruction\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 866 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemDataOutInstruction\[0\] " "Pin MemDataOutInstruction\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MemDataOutInstruction[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1000 -72 104 1016 "MemDataOutInstruction" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MemDataOutInstruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 867 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[31\] " "Pin DadosEscrita\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 868 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[30\] " "Pin DadosEscrita\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 869 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[29\] " "Pin DadosEscrita\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 870 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[28\] " "Pin DadosEscrita\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 871 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[27\] " "Pin DadosEscrita\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 872 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[26\] " "Pin DadosEscrita\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 873 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[25\] " "Pin DadosEscrita\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 874 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[24\] " "Pin DadosEscrita\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 875 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[23\] " "Pin DadosEscrita\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 876 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[22\] " "Pin DadosEscrita\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 877 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[21\] " "Pin DadosEscrita\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 878 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[20\] " "Pin DadosEscrita\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 879 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[19\] " "Pin DadosEscrita\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 880 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[18\] " "Pin DadosEscrita\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 881 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[17\] " "Pin DadosEscrita\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 882 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[16\] " "Pin DadosEscrita\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 883 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[15\] " "Pin DadosEscrita\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[14\] " "Pin DadosEscrita\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 885 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[13\] " "Pin DadosEscrita\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 886 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[12\] " "Pin DadosEscrita\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 887 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[11\] " "Pin DadosEscrita\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 888 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[10\] " "Pin DadosEscrita\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 889 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[9\] " "Pin DadosEscrita\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 890 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[8\] " "Pin DadosEscrita\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 891 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[7\] " "Pin DadosEscrita\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 892 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[6\] " "Pin DadosEscrita\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 893 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[5\] " "Pin DadosEscrita\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 894 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[4\] " "Pin DadosEscrita\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 895 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[3\] " "Pin DadosEscrita\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 896 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[2\] " "Pin DadosEscrita\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 897 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[1\] " "Pin DadosEscrita\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 898 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DadosEscrita\[0\] " "Pin DadosEscrita\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DadosEscrita[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1248 352 528 1264 "DadosEscrita" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DadosEscrita[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 899 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[31\] " "Pin HI\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 900 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[30\] " "Pin HI\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 901 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[29\] " "Pin HI\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 902 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[28\] " "Pin HI\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 903 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[27\] " "Pin HI\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 904 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[26\] " "Pin HI\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 905 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[25\] " "Pin HI\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 906 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[24\] " "Pin HI\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 907 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[23\] " "Pin HI\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 908 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[22\] " "Pin HI\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 909 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[21\] " "Pin HI\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 910 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[20\] " "Pin HI\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 911 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[19\] " "Pin HI\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 912 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[18\] " "Pin HI\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 913 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[17\] " "Pin HI\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 914 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[16\] " "Pin HI\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[15\] " "Pin HI\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[14\] " "Pin HI\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 917 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[13\] " "Pin HI\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 918 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[12\] " "Pin HI\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[11\] " "Pin HI\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 920 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[10\] " "Pin HI\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[9\] " "Pin HI\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 922 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[8\] " "Pin HI\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[7\] " "Pin HI\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 924 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[6\] " "Pin HI\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 925 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[5\] " "Pin HI\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[4\] " "Pin HI\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 927 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[3\] " "Pin HI\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 928 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[2\] " "Pin HI\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 929 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[1\] " "Pin HI\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 930 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HI\[0\] " "Pin HI\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HI[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 320 496 1048 "HI" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HI[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 931 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[31\] " "Pin IF-ID\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 932 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[30\] " "Pin IF-ID\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 933 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[29\] " "Pin IF-ID\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 934 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[28\] " "Pin IF-ID\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[27\] " "Pin IF-ID\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 936 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[26\] " "Pin IF-ID\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 937 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[25\] " "Pin IF-ID\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 938 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[24\] " "Pin IF-ID\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 939 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[23\] " "Pin IF-ID\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 940 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[22\] " "Pin IF-ID\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 941 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[21\] " "Pin IF-ID\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 942 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[20\] " "Pin IF-ID\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 943 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[19\] " "Pin IF-ID\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 944 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[18\] " "Pin IF-ID\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 945 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[17\] " "Pin IF-ID\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 946 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[16\] " "Pin IF-ID\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 947 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[15\] " "Pin IF-ID\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 948 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[14\] " "Pin IF-ID\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 949 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[13\] " "Pin IF-ID\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 950 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[12\] " "Pin IF-ID\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 951 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[11\] " "Pin IF-ID\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 952 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[10\] " "Pin IF-ID\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 953 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[9\] " "Pin IF-ID\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 954 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[8\] " "Pin IF-ID\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 955 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[7\] " "Pin IF-ID\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 956 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[6\] " "Pin IF-ID\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[5\] " "Pin IF-ID\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 958 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[4\] " "Pin IF-ID\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 959 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[3\] " "Pin IF-ID\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 960 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[2\] " "Pin IF-ID\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 961 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[1\] " "Pin IF-ID\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 962 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF-ID\[0\] " "Pin IF-ID\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IF-ID[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 968 -72 104 984 "IF-ID" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IF-ID[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 963 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[31\] " "Pin LO\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 964 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[30\] " "Pin LO\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[29\] " "Pin LO\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 966 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[28\] " "Pin LO\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[27\] " "Pin LO\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 968 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[26\] " "Pin LO\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[25\] " "Pin LO\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 970 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[24\] " "Pin LO\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[23\] " "Pin LO\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[22\] " "Pin LO\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[21\] " "Pin LO\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 974 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[20\] " "Pin LO\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[19\] " "Pin LO\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[18\] " "Pin LO\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[17\] " "Pin LO\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[16\] " "Pin LO\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[15\] " "Pin LO\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 980 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[14\] " "Pin LO\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 981 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[13\] " "Pin LO\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 982 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[12\] " "Pin LO\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 983 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[11\] " "Pin LO\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 984 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[10\] " "Pin LO\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[9\] " "Pin LO\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 986 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[8\] " "Pin LO\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 987 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[7\] " "Pin LO\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[6\] " "Pin LO\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 989 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[5\] " "Pin LO\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 990 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[4\] " "Pin LO\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 991 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[3\] " "Pin LO\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 992 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[2\] " "Pin LO\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 993 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[1\] " "Pin LO\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 994 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LO\[0\] " "Pin LO\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LO[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1120 320 496 1136 "LO" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[31\] " "Pin PcOutEndereco\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[30\] " "Pin PcOutEndereco\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 997 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[29\] " "Pin PcOutEndereco\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 998 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[28\] " "Pin PcOutEndereco\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 999 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[27\] " "Pin PcOutEndereco\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1000 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[26\] " "Pin PcOutEndereco\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[25\] " "Pin PcOutEndereco\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1002 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[24\] " "Pin PcOutEndereco\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1003 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[23\] " "Pin PcOutEndereco\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1004 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[22\] " "Pin PcOutEndereco\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1005 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[21\] " "Pin PcOutEndereco\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1006 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[20\] " "Pin PcOutEndereco\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1007 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[19\] " "Pin PcOutEndereco\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1008 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[18\] " "Pin PcOutEndereco\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1009 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[17\] " "Pin PcOutEndereco\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1010 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[16\] " "Pin PcOutEndereco\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1011 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[15\] " "Pin PcOutEndereco\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1012 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[14\] " "Pin PcOutEndereco\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1013 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[13\] " "Pin PcOutEndereco\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1014 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[12\] " "Pin PcOutEndereco\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1015 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[11\] " "Pin PcOutEndereco\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1016 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[10\] " "Pin PcOutEndereco\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1017 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[9\] " "Pin PcOutEndereco\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1018 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[8\] " "Pin PcOutEndereco\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1019 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[7\] " "Pin PcOutEndereco\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1020 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[6\] " "Pin PcOutEndereco\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[5\] " "Pin PcOutEndereco\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1022 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[4\] " "Pin PcOutEndereco\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1023 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[3\] " "Pin PcOutEndereco\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1024 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[2\] " "Pin PcOutEndereco\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1025 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[1\] " "Pin PcOutEndereco\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1026 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PcOutEndereco\[0\] " "Pin PcOutEndereco\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PcOutEndereco[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1032 -72 104 1048 "PcOutEndereco" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PcOutEndereco[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1027 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[31\] " "Pin reg_10_\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1028 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[30\] " "Pin reg_10_\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1029 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[29\] " "Pin reg_10_\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1030 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[28\] " "Pin reg_10_\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1031 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[27\] " "Pin reg_10_\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1032 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[26\] " "Pin reg_10_\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1033 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[25\] " "Pin reg_10_\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1034 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[24\] " "Pin reg_10_\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1035 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[23\] " "Pin reg_10_\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1036 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[22\] " "Pin reg_10_\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1037 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[21\] " "Pin reg_10_\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1038 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[20\] " "Pin reg_10_\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1039 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[19\] " "Pin reg_10_\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1040 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[18\] " "Pin reg_10_\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1041 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[17\] " "Pin reg_10_\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1042 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[16\] " "Pin reg_10_\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[15\] " "Pin reg_10_\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1044 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[14\] " "Pin reg_10_\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1045 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[13\] " "Pin reg_10_\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1046 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[12\] " "Pin reg_10_\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1047 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[11\] " "Pin reg_10_\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1048 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[10\] " "Pin reg_10_\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1049 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[9\] " "Pin reg_10_\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1050 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[8\] " "Pin reg_10_\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1051 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[7\] " "Pin reg_10_\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1052 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[6\] " "Pin reg_10_\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1053 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[5\] " "Pin reg_10_\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1054 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[4\] " "Pin reg_10_\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1055 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[3\] " "Pin reg_10_\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1056 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[2\] " "Pin reg_10_\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1057 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[1\] " "Pin reg_10_\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1058 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_10_\[0\] " "Pin reg_10_\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_10_[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1376 304 480 1392 "reg_10_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_10_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1059 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[31\] " "Pin reg_11_\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1060 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[30\] " "Pin reg_11_\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1061 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[29\] " "Pin reg_11_\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[28\] " "Pin reg_11_\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1063 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[27\] " "Pin reg_11_\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1064 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[26\] " "Pin reg_11_\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1065 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[25\] " "Pin reg_11_\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1066 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[24\] " "Pin reg_11_\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1067 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[23\] " "Pin reg_11_\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1068 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[22\] " "Pin reg_11_\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1069 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[21\] " "Pin reg_11_\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1070 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[20\] " "Pin reg_11_\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1071 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[19\] " "Pin reg_11_\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1072 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[18\] " "Pin reg_11_\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1073 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[17\] " "Pin reg_11_\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1074 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[16\] " "Pin reg_11_\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1075 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[15\] " "Pin reg_11_\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1076 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[14\] " "Pin reg_11_\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1077 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[13\] " "Pin reg_11_\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1078 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[12\] " "Pin reg_11_\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1079 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[11\] " "Pin reg_11_\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1080 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[10\] " "Pin reg_11_\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1081 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[9\] " "Pin reg_11_\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1082 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[8\] " "Pin reg_11_\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1083 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[7\] " "Pin reg_11_\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1084 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[6\] " "Pin reg_11_\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1085 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[5\] " "Pin reg_11_\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1086 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[4\] " "Pin reg_11_\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1087 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[3\] " "Pin reg_11_\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1088 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[2\] " "Pin reg_11_\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1089 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[1\] " "Pin reg_11_\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1090 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_11_\[0\] " "Pin reg_11_\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_11_[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1392 304 480 1408 "reg_11_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_11_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1091 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[31\] " "Pin reg_12_\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1092 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[30\] " "Pin reg_12_\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1093 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[29\] " "Pin reg_12_\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1094 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[28\] " "Pin reg_12_\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1095 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[27\] " "Pin reg_12_\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1096 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[26\] " "Pin reg_12_\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1097 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[25\] " "Pin reg_12_\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1098 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[24\] " "Pin reg_12_\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1099 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[23\] " "Pin reg_12_\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[22\] " "Pin reg_12_\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[21\] " "Pin reg_12_\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[20\] " "Pin reg_12_\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[19\] " "Pin reg_12_\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[18\] " "Pin reg_12_\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[17\] " "Pin reg_12_\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[16\] " "Pin reg_12_\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[15\] " "Pin reg_12_\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[14\] " "Pin reg_12_\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[13\] " "Pin reg_12_\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[12\] " "Pin reg_12_\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[11\] " "Pin reg_12_\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[10\] " "Pin reg_12_\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[9\] " "Pin reg_12_\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[8\] " "Pin reg_12_\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[7\] " "Pin reg_12_\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[6\] " "Pin reg_12_\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[5\] " "Pin reg_12_\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[4\] " "Pin reg_12_\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[3\] " "Pin reg_12_\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[2\] " "Pin reg_12_\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[1\] " "Pin reg_12_\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_12_\[0\] " "Pin reg_12_\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_12_[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1408 304 480 1424 "reg_12_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_12_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[31\] " "Pin reg_1_\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[30\] " "Pin reg_1_\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[29\] " "Pin reg_1_\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[28\] " "Pin reg_1_\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[27\] " "Pin reg_1_\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[26\] " "Pin reg_1_\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[25\] " "Pin reg_1_\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[24\] " "Pin reg_1_\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[23\] " "Pin reg_1_\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[22\] " "Pin reg_1_\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[21\] " "Pin reg_1_\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[20\] " "Pin reg_1_\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[19\] " "Pin reg_1_\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[18\] " "Pin reg_1_\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[17\] " "Pin reg_1_\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[16\] " "Pin reg_1_\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[15\] " "Pin reg_1_\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[14\] " "Pin reg_1_\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[13\] " "Pin reg_1_\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[12\] " "Pin reg_1_\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[11\] " "Pin reg_1_\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[10\] " "Pin reg_1_\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[9\] " "Pin reg_1_\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[8\] " "Pin reg_1_\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[7\] " "Pin reg_1_\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[6\] " "Pin reg_1_\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[5\] " "Pin reg_1_\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[4\] " "Pin reg_1_\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[3\] " "Pin reg_1_\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[2\] " "Pin reg_1_\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[1\] " "Pin reg_1_\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_1_\[0\] " "Pin reg_1_\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_1_[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1320 304 480 1336 "reg_1_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_1_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[31\] " "Pin reg_8_\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[30\] " "Pin reg_8_\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[29\] " "Pin reg_8_\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[28\] " "Pin reg_8_\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[27\] " "Pin reg_8_\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[26\] " "Pin reg_8_\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[25\] " "Pin reg_8_\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[24\] " "Pin reg_8_\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[23\] " "Pin reg_8_\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[22\] " "Pin reg_8_\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[21\] " "Pin reg_8_\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[20\] " "Pin reg_8_\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[19\] " "Pin reg_8_\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[18\] " "Pin reg_8_\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[17\] " "Pin reg_8_\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[16\] " "Pin reg_8_\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[15\] " "Pin reg_8_\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[14\] " "Pin reg_8_\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[13\] " "Pin reg_8_\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[12\] " "Pin reg_8_\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[11\] " "Pin reg_8_\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[10\] " "Pin reg_8_\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[9\] " "Pin reg_8_\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[8\] " "Pin reg_8_\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[7\] " "Pin reg_8_\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[6\] " "Pin reg_8_\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[5\] " "Pin reg_8_\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[4\] " "Pin reg_8_\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[3\] " "Pin reg_8_\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[2\] " "Pin reg_8_\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[1\] " "Pin reg_8_\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_8_\[0\] " "Pin reg_8_\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_8_[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1344 304 480 1360 "reg_8_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_8_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[31\] " "Pin reg_9_\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[30\] " "Pin reg_9_\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[29\] " "Pin reg_9_\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[28\] " "Pin reg_9_\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[27\] " "Pin reg_9_\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[26\] " "Pin reg_9_\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[25\] " "Pin reg_9_\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[24\] " "Pin reg_9_\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[23\] " "Pin reg_9_\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[22\] " "Pin reg_9_\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[21\] " "Pin reg_9_\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[20\] " "Pin reg_9_\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[19\] " "Pin reg_9_\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[18\] " "Pin reg_9_\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[17\] " "Pin reg_9_\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[16\] " "Pin reg_9_\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[15\] " "Pin reg_9_\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[14\] " "Pin reg_9_\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[13\] " "Pin reg_9_\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[12\] " "Pin reg_9_\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[11\] " "Pin reg_9_\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[10\] " "Pin reg_9_\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[9\] " "Pin reg_9_\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[8\] " "Pin reg_9_\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[7\] " "Pin reg_9_\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[6\] " "Pin reg_9_\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[5\] " "Pin reg_9_\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[4\] " "Pin reg_9_\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[3\] " "Pin reg_9_\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[2\] " "Pin reg_9_\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[1\] " "Pin reg_9_\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_9_\[0\] " "Pin reg_9_\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reg_9_[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1360 304 480 1376 "reg_9_" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reg_9_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[31\] " "Pin REGRS\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[30\] " "Pin REGRS\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[29\] " "Pin REGRS\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[28\] " "Pin REGRS\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[27\] " "Pin REGRS\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[26\] " "Pin REGRS\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[25\] " "Pin REGRS\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[24\] " "Pin REGRS\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[23\] " "Pin REGRS\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[22\] " "Pin REGRS\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[21\] " "Pin REGRS\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[20\] " "Pin REGRS\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[19\] " "Pin REGRS\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[18\] " "Pin REGRS\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[17\] " "Pin REGRS\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[16\] " "Pin REGRS\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[15\] " "Pin REGRS\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[14\] " "Pin REGRS\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[13\] " "Pin REGRS\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[12\] " "Pin REGRS\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[11\] " "Pin REGRS\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[10\] " "Pin REGRS\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[9\] " "Pin REGRS\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[8\] " "Pin REGRS\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[7\] " "Pin REGRS\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[6\] " "Pin REGRS\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[5\] " "Pin REGRS\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[4\] " "Pin REGRS\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[3\] " "Pin REGRS\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[2\] " "Pin REGRS\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[1\] " "Pin REGRS\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRS\[0\] " "Pin REGRS\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRS[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1512 -72 104 1528 "REGRS" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[31\] " "Pin REGRT\[31\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[31] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[30\] " "Pin REGRT\[30\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[30] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[29\] " "Pin REGRT\[29\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[29] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[28\] " "Pin REGRT\[28\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[28] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[27\] " "Pin REGRT\[27\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[27] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[26\] " "Pin REGRT\[26\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[26] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[25\] " "Pin REGRT\[25\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[25] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[24\] " "Pin REGRT\[24\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[24] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[23\] " "Pin REGRT\[23\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[23] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[22\] " "Pin REGRT\[22\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[22] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[21\] " "Pin REGRT\[21\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[21] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[20\] " "Pin REGRT\[20\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[20] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[19\] " "Pin REGRT\[19\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[19] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[18\] " "Pin REGRT\[18\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[18] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[17\] " "Pin REGRT\[17\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[17] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[16\] " "Pin REGRT\[16\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[16] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[15\] " "Pin REGRT\[15\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[15] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[14\] " "Pin REGRT\[14\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[14] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[13\] " "Pin REGRT\[13\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[13] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[12\] " "Pin REGRT\[12\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[12] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[11\] " "Pin REGRT\[11\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[11] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[10\] " "Pin REGRT\[10\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[10] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[9\] " "Pin REGRT\[9\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[9] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[8\] " "Pin REGRT\[8\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[8] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[7\] " "Pin REGRT\[7\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[7] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[6\] " "Pin REGRT\[6\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[6] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[5\] " "Pin REGRT\[5\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[5] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[4\] " "Pin REGRT\[4\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[4] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[3\] " "Pin REGRT\[3\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[3] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[2\] " "Pin REGRT\[2\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[2] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[1\] " "Pin REGRT\[1\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[1] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REGRT\[0\] " "Pin REGRT\[0\] not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { REGRT[0] } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1544 -72 104 1560 "REGRT" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { REGRT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "preset " "Pin preset not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { preset } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1224 -592 -416 1240 "preset" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { preset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clear " "Pin clear not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clear } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1288 -592 -416 1304 "clear" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataClock " "Pin dataClock not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataClock } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1192 -592 -416 1208 "dataClock" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clock } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1256 -592 -416 1272 "clock" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576161475620 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1576161475620 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1576161476670 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576161476681 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576161476682 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576161476839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576161477416 ""}  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clock } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1256 -592 -416 1272 "clock" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576161477416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dataClock (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node dataClock (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576161477416 ""}  } { { "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/boris/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dataClock } } } { "MipsProcessador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/MipsProcessador.bdf" { { 1192 -592 -416 1208 "dataClock" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dataClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 1303 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576161477416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IFID:inst24\|registrador:instruction1\|dffe31~0  " "Automatically promoted node IFID:inst24\|registrador:instruction1\|dffe31~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576161477416 ""}  } { { "registrador.bdf" "" { Schematic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/registrador.bdf" { { 192 928 992 272 "dffe31" "" } } } } { "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/boris/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IFID:inst24|registrador:instruction1|dffe31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 0 { 0 ""} 0 5168 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576161477416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576161478594 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576161478606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576161478607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576161478621 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576161478637 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576161478650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576161478654 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1576161478666 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576161478666 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "512 unused 3.3V 2 510 0 " "Number of I/O pins in group: 512 (unused VREF, 3.3V VCCIO, 2 input, 510 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1576161478678 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1576161478678 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1576161478678 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576161478681 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576161478681 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576161478681 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576161478681 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576161478681 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576161478681 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576161478681 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576161478681 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1576161478681 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1576161478681 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576161479089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576161485422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576161492741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576161492859 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576161540456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:48 " "Fitter placement operations ending: elapsed time is 00:00:48" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576161540457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576161541960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X48_Y26 X59_Y38 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } { { "loc" "" { Generic "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} 48 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1576161552011 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576161552011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576161563020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1576161563026 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576161563026 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "8.02 " "Total time spent on timing analysis during the Fitter is 8.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1576161563341 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576161563368 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "510 " "Found 510 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDst 0 " "Pin \"RegDst\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stall 0 " "Pin \"stall\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpAlu0 0 " "Pin \"OpAlu0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpAlu1 0 " "Pin \"OpAlu1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "origAlu 0 " "Pin \"origAlu\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch 0 " "Pin \"Branch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LeMem 0 " "Pin \"LeMem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "escreveMem 0 " "Pin \"escreveMem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "escreveReg 0 " "Pin \"escreveReg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemToReg 0 " "Pin \"MemToReg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EscreveRegWB 0 " "Pin \"EscreveRegWB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOP1IDEX 0 " "Pin \"aluOP1IDEX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aluop0IDEX 0 " "Pin \"Aluop0IDEX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardA\[1\] 0 " "Pin \"ForwardA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardA\[0\] 0 " "Pin \"ForwardA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDestWB\[4\] 0 " "Pin \"RegDestWB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDestWB\[3\] 0 " "Pin \"RegDestWB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDestWB\[2\] 0 " "Pin \"RegDestWB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDestWB\[1\] 0 " "Pin \"RegDestWB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDestWB\[0\] 0 " "Pin \"RegDestWB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "origAluIDex 0 " "Pin \"origAluIDex\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardB\[1\] 0 " "Pin \"ForwardB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ForwardB\[0\] 0 " "Pin \"ForwardB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BranchIDEX 0 " "Pin \"BranchIDEX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regDestino\[4\] 0 " "Pin \"regDestino\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regDestino\[3\] 0 " "Pin \"regDestino\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regDestino\[2\] 0 " "Pin \"regDestino\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regDestino\[1\] 0 " "Pin \"regDestino\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regDestino\[0\] 0 " "Pin \"regDestino\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDstIDEX 0 " "Pin \"RegDstIDEX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[31\] 0 " "Pin \"ResultadoUla\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[30\] 0 " "Pin \"ResultadoUla\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[29\] 0 " "Pin \"ResultadoUla\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[28\] 0 " "Pin \"ResultadoUla\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[27\] 0 " "Pin \"ResultadoUla\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[26\] 0 " "Pin \"ResultadoUla\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[25\] 0 " "Pin \"ResultadoUla\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[24\] 0 " "Pin \"ResultadoUla\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[23\] 0 " "Pin \"ResultadoUla\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[22\] 0 " "Pin \"ResultadoUla\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[21\] 0 " "Pin \"ResultadoUla\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[20\] 0 " "Pin \"ResultadoUla\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[19\] 0 " "Pin \"ResultadoUla\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[18\] 0 " "Pin \"ResultadoUla\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[17\] 0 " "Pin \"ResultadoUla\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[16\] 0 " "Pin \"ResultadoUla\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[15\] 0 " "Pin \"ResultadoUla\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[14\] 0 " "Pin \"ResultadoUla\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[13\] 0 " "Pin \"ResultadoUla\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[12\] 0 " "Pin \"ResultadoUla\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[11\] 0 " "Pin \"ResultadoUla\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[10\] 0 " "Pin \"ResultadoUla\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[9\] 0 " "Pin \"ResultadoUla\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[8\] 0 " "Pin \"ResultadoUla\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[7\] 0 " "Pin \"ResultadoUla\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[6\] 0 " "Pin \"ResultadoUla\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[5\] 0 " "Pin \"ResultadoUla\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[4\] 0 " "Pin \"ResultadoUla\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[3\] 0 " "Pin \"ResultadoUla\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[2\] 0 " "Pin \"ResultadoUla\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[1\] 0 " "Pin \"ResultadoUla\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ResultadoUla\[0\] 0 " "Pin \"ResultadoUla\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[31\] 0 " "Pin \"MemDataOutInstruction\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[30\] 0 " "Pin \"MemDataOutInstruction\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[29\] 0 " "Pin \"MemDataOutInstruction\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[28\] 0 " "Pin \"MemDataOutInstruction\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[27\] 0 " "Pin \"MemDataOutInstruction\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[26\] 0 " "Pin \"MemDataOutInstruction\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[25\] 0 " "Pin \"MemDataOutInstruction\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[24\] 0 " "Pin \"MemDataOutInstruction\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[23\] 0 " "Pin \"MemDataOutInstruction\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[22\] 0 " "Pin \"MemDataOutInstruction\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[21\] 0 " "Pin \"MemDataOutInstruction\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[20\] 0 " "Pin \"MemDataOutInstruction\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[19\] 0 " "Pin \"MemDataOutInstruction\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[18\] 0 " "Pin \"MemDataOutInstruction\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[17\] 0 " "Pin \"MemDataOutInstruction\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[16\] 0 " "Pin \"MemDataOutInstruction\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[15\] 0 " "Pin \"MemDataOutInstruction\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[14\] 0 " "Pin \"MemDataOutInstruction\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[13\] 0 " "Pin \"MemDataOutInstruction\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[12\] 0 " "Pin \"MemDataOutInstruction\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[11\] 0 " "Pin \"MemDataOutInstruction\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[10\] 0 " "Pin \"MemDataOutInstruction\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[9\] 0 " "Pin \"MemDataOutInstruction\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[8\] 0 " "Pin \"MemDataOutInstruction\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[7\] 0 " "Pin \"MemDataOutInstruction\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[6\] 0 " "Pin \"MemDataOutInstruction\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[5\] 0 " "Pin \"MemDataOutInstruction\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[4\] 0 " "Pin \"MemDataOutInstruction\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[3\] 0 " "Pin \"MemDataOutInstruction\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[2\] 0 " "Pin \"MemDataOutInstruction\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[1\] 0 " "Pin \"MemDataOutInstruction\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemDataOutInstruction\[0\] 0 " "Pin \"MemDataOutInstruction\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[31\] 0 " "Pin \"DadosEscrita\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[30\] 0 " "Pin \"DadosEscrita\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[29\] 0 " "Pin \"DadosEscrita\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[28\] 0 " "Pin \"DadosEscrita\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[27\] 0 " "Pin \"DadosEscrita\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[26\] 0 " "Pin \"DadosEscrita\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[25\] 0 " "Pin \"DadosEscrita\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[24\] 0 " "Pin \"DadosEscrita\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[23\] 0 " "Pin \"DadosEscrita\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[22\] 0 " "Pin \"DadosEscrita\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[21\] 0 " "Pin \"DadosEscrita\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[20\] 0 " "Pin \"DadosEscrita\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[19\] 0 " "Pin \"DadosEscrita\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[18\] 0 " "Pin \"DadosEscrita\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[17\] 0 " "Pin \"DadosEscrita\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[16\] 0 " "Pin \"DadosEscrita\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[15\] 0 " "Pin \"DadosEscrita\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[14\] 0 " "Pin \"DadosEscrita\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[13\] 0 " "Pin \"DadosEscrita\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[12\] 0 " "Pin \"DadosEscrita\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[11\] 0 " "Pin \"DadosEscrita\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[10\] 0 " "Pin \"DadosEscrita\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[9\] 0 " "Pin \"DadosEscrita\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[8\] 0 " "Pin \"DadosEscrita\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[7\] 0 " "Pin \"DadosEscrita\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[6\] 0 " "Pin \"DadosEscrita\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[5\] 0 " "Pin \"DadosEscrita\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[4\] 0 " "Pin \"DadosEscrita\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[3\] 0 " "Pin \"DadosEscrita\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[2\] 0 " "Pin \"DadosEscrita\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[1\] 0 " "Pin \"DadosEscrita\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DadosEscrita\[0\] 0 " "Pin \"DadosEscrita\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[31\] 0 " "Pin \"HI\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[30\] 0 " "Pin \"HI\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[29\] 0 " "Pin \"HI\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[28\] 0 " "Pin \"HI\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[27\] 0 " "Pin \"HI\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[26\] 0 " "Pin \"HI\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[25\] 0 " "Pin \"HI\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[24\] 0 " "Pin \"HI\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[23\] 0 " "Pin \"HI\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[22\] 0 " "Pin \"HI\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[21\] 0 " "Pin \"HI\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[20\] 0 " "Pin \"HI\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[19\] 0 " "Pin \"HI\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[18\] 0 " "Pin \"HI\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[17\] 0 " "Pin \"HI\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[16\] 0 " "Pin \"HI\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[15\] 0 " "Pin \"HI\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[14\] 0 " "Pin \"HI\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[13\] 0 " "Pin \"HI\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[12\] 0 " "Pin \"HI\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[11\] 0 " "Pin \"HI\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[10\] 0 " "Pin \"HI\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[9\] 0 " "Pin \"HI\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[8\] 0 " "Pin \"HI\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[7\] 0 " "Pin \"HI\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[6\] 0 " "Pin \"HI\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[5\] 0 " "Pin \"HI\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[4\] 0 " "Pin \"HI\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[3\] 0 " "Pin \"HI\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[2\] 0 " "Pin \"HI\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[1\] 0 " "Pin \"HI\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HI\[0\] 0 " "Pin \"HI\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[31\] 0 " "Pin \"IF-ID\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[30\] 0 " "Pin \"IF-ID\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[29\] 0 " "Pin \"IF-ID\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[28\] 0 " "Pin \"IF-ID\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[27\] 0 " "Pin \"IF-ID\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[26\] 0 " "Pin \"IF-ID\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[25\] 0 " "Pin \"IF-ID\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[24\] 0 " "Pin \"IF-ID\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[23\] 0 " "Pin \"IF-ID\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[22\] 0 " "Pin \"IF-ID\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[21\] 0 " "Pin \"IF-ID\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[20\] 0 " "Pin \"IF-ID\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[19\] 0 " "Pin \"IF-ID\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[18\] 0 " "Pin \"IF-ID\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[17\] 0 " "Pin \"IF-ID\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[16\] 0 " "Pin \"IF-ID\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[15\] 0 " "Pin \"IF-ID\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[14\] 0 " "Pin \"IF-ID\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[13\] 0 " "Pin \"IF-ID\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[12\] 0 " "Pin \"IF-ID\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[11\] 0 " "Pin \"IF-ID\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[10\] 0 " "Pin \"IF-ID\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[9\] 0 " "Pin \"IF-ID\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[8\] 0 " "Pin \"IF-ID\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[7\] 0 " "Pin \"IF-ID\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[6\] 0 " "Pin \"IF-ID\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[5\] 0 " "Pin \"IF-ID\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[4\] 0 " "Pin \"IF-ID\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[3\] 0 " "Pin \"IF-ID\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[2\] 0 " "Pin \"IF-ID\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[1\] 0 " "Pin \"IF-ID\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IF-ID\[0\] 0 " "Pin \"IF-ID\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[31\] 0 " "Pin \"LO\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[30\] 0 " "Pin \"LO\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[29\] 0 " "Pin \"LO\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[28\] 0 " "Pin \"LO\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[27\] 0 " "Pin \"LO\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[26\] 0 " "Pin \"LO\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[25\] 0 " "Pin \"LO\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[24\] 0 " "Pin \"LO\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[23\] 0 " "Pin \"LO\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[22\] 0 " "Pin \"LO\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[21\] 0 " "Pin \"LO\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[20\] 0 " "Pin \"LO\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[19\] 0 " "Pin \"LO\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[18\] 0 " "Pin \"LO\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[17\] 0 " "Pin \"LO\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[16\] 0 " "Pin \"LO\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[15\] 0 " "Pin \"LO\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[14\] 0 " "Pin \"LO\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[13\] 0 " "Pin \"LO\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[12\] 0 " "Pin \"LO\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[11\] 0 " "Pin \"LO\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[10\] 0 " "Pin \"LO\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[9\] 0 " "Pin \"LO\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[8\] 0 " "Pin \"LO\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[7\] 0 " "Pin \"LO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[6\] 0 " "Pin \"LO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[5\] 0 " "Pin \"LO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[4\] 0 " "Pin \"LO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[3\] 0 " "Pin \"LO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[2\] 0 " "Pin \"LO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[1\] 0 " "Pin \"LO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LO\[0\] 0 " "Pin \"LO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[31\] 0 " "Pin \"PcOutEndereco\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[30\] 0 " "Pin \"PcOutEndereco\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[29\] 0 " "Pin \"PcOutEndereco\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[28\] 0 " "Pin \"PcOutEndereco\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[27\] 0 " "Pin \"PcOutEndereco\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[26\] 0 " "Pin \"PcOutEndereco\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[25\] 0 " "Pin \"PcOutEndereco\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[24\] 0 " "Pin \"PcOutEndereco\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[23\] 0 " "Pin \"PcOutEndereco\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[22\] 0 " "Pin \"PcOutEndereco\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[21\] 0 " "Pin \"PcOutEndereco\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[20\] 0 " "Pin \"PcOutEndereco\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[19\] 0 " "Pin \"PcOutEndereco\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[18\] 0 " "Pin \"PcOutEndereco\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[17\] 0 " "Pin \"PcOutEndereco\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[16\] 0 " "Pin \"PcOutEndereco\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[15\] 0 " "Pin \"PcOutEndereco\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[14\] 0 " "Pin \"PcOutEndereco\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[13\] 0 " "Pin \"PcOutEndereco\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[12\] 0 " "Pin \"PcOutEndereco\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[11\] 0 " "Pin \"PcOutEndereco\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[10\] 0 " "Pin \"PcOutEndereco\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[9\] 0 " "Pin \"PcOutEndereco\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[8\] 0 " "Pin \"PcOutEndereco\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[7\] 0 " "Pin \"PcOutEndereco\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[6\] 0 " "Pin \"PcOutEndereco\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[5\] 0 " "Pin \"PcOutEndereco\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[4\] 0 " "Pin \"PcOutEndereco\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[3\] 0 " "Pin \"PcOutEndereco\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[2\] 0 " "Pin \"PcOutEndereco\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[1\] 0 " "Pin \"PcOutEndereco\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PcOutEndereco\[0\] 0 " "Pin \"PcOutEndereco\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[31\] 0 " "Pin \"reg_10_\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[30\] 0 " "Pin \"reg_10_\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[29\] 0 " "Pin \"reg_10_\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[28\] 0 " "Pin \"reg_10_\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[27\] 0 " "Pin \"reg_10_\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[26\] 0 " "Pin \"reg_10_\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[25\] 0 " "Pin \"reg_10_\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[24\] 0 " "Pin \"reg_10_\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[23\] 0 " "Pin \"reg_10_\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[22\] 0 " "Pin \"reg_10_\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[21\] 0 " "Pin \"reg_10_\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[20\] 0 " "Pin \"reg_10_\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[19\] 0 " "Pin \"reg_10_\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[18\] 0 " "Pin \"reg_10_\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[17\] 0 " "Pin \"reg_10_\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[16\] 0 " "Pin \"reg_10_\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[15\] 0 " "Pin \"reg_10_\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[14\] 0 " "Pin \"reg_10_\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[13\] 0 " "Pin \"reg_10_\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[12\] 0 " "Pin \"reg_10_\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[11\] 0 " "Pin \"reg_10_\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[10\] 0 " "Pin \"reg_10_\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[9\] 0 " "Pin \"reg_10_\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[8\] 0 " "Pin \"reg_10_\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[7\] 0 " "Pin \"reg_10_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[6\] 0 " "Pin \"reg_10_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[5\] 0 " "Pin \"reg_10_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[4\] 0 " "Pin \"reg_10_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[3\] 0 " "Pin \"reg_10_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[2\] 0 " "Pin \"reg_10_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[1\] 0 " "Pin \"reg_10_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_10_\[0\] 0 " "Pin \"reg_10_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[31\] 0 " "Pin \"reg_11_\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[30\] 0 " "Pin \"reg_11_\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[29\] 0 " "Pin \"reg_11_\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[28\] 0 " "Pin \"reg_11_\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[27\] 0 " "Pin \"reg_11_\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[26\] 0 " "Pin \"reg_11_\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[25\] 0 " "Pin \"reg_11_\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[24\] 0 " "Pin \"reg_11_\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[23\] 0 " "Pin \"reg_11_\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[22\] 0 " "Pin \"reg_11_\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[21\] 0 " "Pin \"reg_11_\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[20\] 0 " "Pin \"reg_11_\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[19\] 0 " "Pin \"reg_11_\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[18\] 0 " "Pin \"reg_11_\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[17\] 0 " "Pin \"reg_11_\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[16\] 0 " "Pin \"reg_11_\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[15\] 0 " "Pin \"reg_11_\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[14\] 0 " "Pin \"reg_11_\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[13\] 0 " "Pin \"reg_11_\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[12\] 0 " "Pin \"reg_11_\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[11\] 0 " "Pin \"reg_11_\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[10\] 0 " "Pin \"reg_11_\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[9\] 0 " "Pin \"reg_11_\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[8\] 0 " "Pin \"reg_11_\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[7\] 0 " "Pin \"reg_11_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[6\] 0 " "Pin \"reg_11_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[5\] 0 " "Pin \"reg_11_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[4\] 0 " "Pin \"reg_11_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[3\] 0 " "Pin \"reg_11_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[2\] 0 " "Pin \"reg_11_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[1\] 0 " "Pin \"reg_11_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_11_\[0\] 0 " "Pin \"reg_11_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[31\] 0 " "Pin \"reg_12_\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[30\] 0 " "Pin \"reg_12_\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[29\] 0 " "Pin \"reg_12_\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[28\] 0 " "Pin \"reg_12_\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[27\] 0 " "Pin \"reg_12_\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[26\] 0 " "Pin \"reg_12_\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[25\] 0 " "Pin \"reg_12_\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[24\] 0 " "Pin \"reg_12_\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[23\] 0 " "Pin \"reg_12_\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[22\] 0 " "Pin \"reg_12_\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[21\] 0 " "Pin \"reg_12_\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[20\] 0 " "Pin \"reg_12_\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[19\] 0 " "Pin \"reg_12_\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[18\] 0 " "Pin \"reg_12_\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[17\] 0 " "Pin \"reg_12_\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[16\] 0 " "Pin \"reg_12_\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[15\] 0 " "Pin \"reg_12_\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[14\] 0 " "Pin \"reg_12_\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[13\] 0 " "Pin \"reg_12_\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[12\] 0 " "Pin \"reg_12_\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[11\] 0 " "Pin \"reg_12_\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[10\] 0 " "Pin \"reg_12_\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[9\] 0 " "Pin \"reg_12_\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[8\] 0 " "Pin \"reg_12_\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[7\] 0 " "Pin \"reg_12_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[6\] 0 " "Pin \"reg_12_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[5\] 0 " "Pin \"reg_12_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[4\] 0 " "Pin \"reg_12_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[3\] 0 " "Pin \"reg_12_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[2\] 0 " "Pin \"reg_12_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[1\] 0 " "Pin \"reg_12_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_12_\[0\] 0 " "Pin \"reg_12_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[31\] 0 " "Pin \"reg_1_\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[30\] 0 " "Pin \"reg_1_\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[29\] 0 " "Pin \"reg_1_\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[28\] 0 " "Pin \"reg_1_\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[27\] 0 " "Pin \"reg_1_\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[26\] 0 " "Pin \"reg_1_\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[25\] 0 " "Pin \"reg_1_\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[24\] 0 " "Pin \"reg_1_\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[23\] 0 " "Pin \"reg_1_\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[22\] 0 " "Pin \"reg_1_\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[21\] 0 " "Pin \"reg_1_\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[20\] 0 " "Pin \"reg_1_\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[19\] 0 " "Pin \"reg_1_\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[18\] 0 " "Pin \"reg_1_\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[17\] 0 " "Pin \"reg_1_\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[16\] 0 " "Pin \"reg_1_\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[15\] 0 " "Pin \"reg_1_\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[14\] 0 " "Pin \"reg_1_\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[13\] 0 " "Pin \"reg_1_\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[12\] 0 " "Pin \"reg_1_\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[11\] 0 " "Pin \"reg_1_\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[10\] 0 " "Pin \"reg_1_\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[9\] 0 " "Pin \"reg_1_\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[8\] 0 " "Pin \"reg_1_\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[7\] 0 " "Pin \"reg_1_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[6\] 0 " "Pin \"reg_1_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[5\] 0 " "Pin \"reg_1_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[4\] 0 " "Pin \"reg_1_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[3\] 0 " "Pin \"reg_1_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[2\] 0 " "Pin \"reg_1_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[1\] 0 " "Pin \"reg_1_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_1_\[0\] 0 " "Pin \"reg_1_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[31\] 0 " "Pin \"reg_8_\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[30\] 0 " "Pin \"reg_8_\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[29\] 0 " "Pin \"reg_8_\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[28\] 0 " "Pin \"reg_8_\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[27\] 0 " "Pin \"reg_8_\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[26\] 0 " "Pin \"reg_8_\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[25\] 0 " "Pin \"reg_8_\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[24\] 0 " "Pin \"reg_8_\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[23\] 0 " "Pin \"reg_8_\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[22\] 0 " "Pin \"reg_8_\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[21\] 0 " "Pin \"reg_8_\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[20\] 0 " "Pin \"reg_8_\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[19\] 0 " "Pin \"reg_8_\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[18\] 0 " "Pin \"reg_8_\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[17\] 0 " "Pin \"reg_8_\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[16\] 0 " "Pin \"reg_8_\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[15\] 0 " "Pin \"reg_8_\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[14\] 0 " "Pin \"reg_8_\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[13\] 0 " "Pin \"reg_8_\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[12\] 0 " "Pin \"reg_8_\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[11\] 0 " "Pin \"reg_8_\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[10\] 0 " "Pin \"reg_8_\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[9\] 0 " "Pin \"reg_8_\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[8\] 0 " "Pin \"reg_8_\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[7\] 0 " "Pin \"reg_8_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[6\] 0 " "Pin \"reg_8_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[5\] 0 " "Pin \"reg_8_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[4\] 0 " "Pin \"reg_8_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[3\] 0 " "Pin \"reg_8_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[2\] 0 " "Pin \"reg_8_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[1\] 0 " "Pin \"reg_8_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_8_\[0\] 0 " "Pin \"reg_8_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[31\] 0 " "Pin \"reg_9_\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[30\] 0 " "Pin \"reg_9_\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[29\] 0 " "Pin \"reg_9_\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[28\] 0 " "Pin \"reg_9_\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[27\] 0 " "Pin \"reg_9_\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[26\] 0 " "Pin \"reg_9_\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[25\] 0 " "Pin \"reg_9_\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[24\] 0 " "Pin \"reg_9_\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[23\] 0 " "Pin \"reg_9_\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[22\] 0 " "Pin \"reg_9_\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[21\] 0 " "Pin \"reg_9_\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[20\] 0 " "Pin \"reg_9_\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[19\] 0 " "Pin \"reg_9_\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[18\] 0 " "Pin \"reg_9_\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[17\] 0 " "Pin \"reg_9_\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[16\] 0 " "Pin \"reg_9_\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[15\] 0 " "Pin \"reg_9_\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[14\] 0 " "Pin \"reg_9_\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[13\] 0 " "Pin \"reg_9_\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[12\] 0 " "Pin \"reg_9_\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[11\] 0 " "Pin \"reg_9_\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[10\] 0 " "Pin \"reg_9_\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[9\] 0 " "Pin \"reg_9_\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[8\] 0 " "Pin \"reg_9_\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[7\] 0 " "Pin \"reg_9_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[6\] 0 " "Pin \"reg_9_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[5\] 0 " "Pin \"reg_9_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[4\] 0 " "Pin \"reg_9_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[3\] 0 " "Pin \"reg_9_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[2\] 0 " "Pin \"reg_9_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[1\] 0 " "Pin \"reg_9_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_9_\[0\] 0 " "Pin \"reg_9_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[31\] 0 " "Pin \"REGRS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[30\] 0 " "Pin \"REGRS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[29\] 0 " "Pin \"REGRS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[28\] 0 " "Pin \"REGRS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[27\] 0 " "Pin \"REGRS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[26\] 0 " "Pin \"REGRS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[25\] 0 " "Pin \"REGRS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[24\] 0 " "Pin \"REGRS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[23\] 0 " "Pin \"REGRS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[22\] 0 " "Pin \"REGRS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[21\] 0 " "Pin \"REGRS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[20\] 0 " "Pin \"REGRS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[19\] 0 " "Pin \"REGRS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[18\] 0 " "Pin \"REGRS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[17\] 0 " "Pin \"REGRS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[16\] 0 " "Pin \"REGRS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[15\] 0 " "Pin \"REGRS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[14\] 0 " "Pin \"REGRS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[13\] 0 " "Pin \"REGRS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[12\] 0 " "Pin \"REGRS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[11\] 0 " "Pin \"REGRS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[10\] 0 " "Pin \"REGRS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[9\] 0 " "Pin \"REGRS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[8\] 0 " "Pin \"REGRS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[7\] 0 " "Pin \"REGRS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[6\] 0 " "Pin \"REGRS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[5\] 0 " "Pin \"REGRS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[4\] 0 " "Pin \"REGRS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[3\] 0 " "Pin \"REGRS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[2\] 0 " "Pin \"REGRS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[1\] 0 " "Pin \"REGRS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRS\[0\] 0 " "Pin \"REGRS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[31\] 0 " "Pin \"REGRT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[30\] 0 " "Pin \"REGRT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[29\] 0 " "Pin \"REGRT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[28\] 0 " "Pin \"REGRT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[27\] 0 " "Pin \"REGRT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[26\] 0 " "Pin \"REGRT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[25\] 0 " "Pin \"REGRT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[24\] 0 " "Pin \"REGRT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[23\] 0 " "Pin \"REGRT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[22\] 0 " "Pin \"REGRT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[21\] 0 " "Pin \"REGRT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[20\] 0 " "Pin \"REGRT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[19\] 0 " "Pin \"REGRT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[18\] 0 " "Pin \"REGRT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[17\] 0 " "Pin \"REGRT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[16\] 0 " "Pin \"REGRT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[15\] 0 " "Pin \"REGRT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[14\] 0 " "Pin \"REGRT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[13\] 0 " "Pin \"REGRT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[12\] 0 " "Pin \"REGRT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[11\] 0 " "Pin \"REGRT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[10\] 0 " "Pin \"REGRT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[9\] 0 " "Pin \"REGRT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[8\] 0 " "Pin \"REGRT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[7\] 0 " "Pin \"REGRT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[6\] 0 " "Pin \"REGRT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[5\] 0 " "Pin \"REGRT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[4\] 0 " "Pin \"REGRT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[3\] 0 " "Pin \"REGRT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[2\] 0 " "Pin \"REGRT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[1\] 0 " "Pin \"REGRT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REGRT\[0\] 0 " "Pin \"REGRT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576161563636 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1576161563636 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576161568523 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576161569184 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576161574387 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576161576078 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576161576247 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1576161576576 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/boris/Documents/oac_final/natal/OAC-PIPELINE/output_files/pipeline.fit.smsg " "Generated suppressed messages file /home/boris/Documents/oac_final/natal/OAC-PIPELINE/output_files/pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576161577632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576161579734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 11:39:39 2019 " "Processing ended: Thu Dec 12 11:39:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576161579734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576161579734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576161579734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576161579734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576161582458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576161582459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 11:39:42 2019 " "Processing started: Thu Dec 12 11:39:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576161582459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576161582459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576161582460 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576161587115 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576161587319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576161588437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 11:39:48 2019 " "Processing ended: Thu Dec 12 11:39:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576161588437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576161588437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576161588437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576161588437 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576161588637 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ramdata.qip " "Tcl Script File ramdata.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ramdata.qip " "set_global_assignment -name QIP_FILE ramdata.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1576161590656 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1576161590656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576161590659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576161590659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 11:39:50 2019 " "Processing started: Thu Dec 12 11:39:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576161590659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576161590659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline -c pipeline " "Command: quartus_sta pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576161590660 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1576161590718 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576161591168 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1576161591990 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1576161592120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1576161592121 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dataClock dataClock " "create_clock -period 1.000 -name dataClock dataClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592165 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592165 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592165 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1576161592238 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1576161592272 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576161592403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -121.281 " "Worst-case setup slack is -121.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -121.281    -14319.309 clock  " " -121.281    -14319.309 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189     -1701.702 dataClock  " "   -2.189     -1701.702 dataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576161592405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.704 " "Worst-case hold slack is 0.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704         0.000 clock  " "    0.704         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903         0.000 dataClock  " "    0.903         0.000 dataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576161592436 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576161592438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576161592440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -5832.548 dataClock  " "   -1.627     -5832.548 dataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1610.380 clock  " "   -1.380     -1610.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161592443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576161592443 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1576161593544 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1576161593546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576161593919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -54.338 " "Worst-case setup slack is -54.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161593930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161593930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -54.338     -5906.715 clock  " "  -54.338     -5906.715 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161593930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460      -252.665 dataClock  " "   -1.460      -252.665 dataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161593930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576161593930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161593975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161593975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 clock  " "    0.357         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161593975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396         0.000 dataClock  " "    0.396         0.000 dataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161593975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576161593975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576161593986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576161593998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161594013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161594013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -5832.548 dataClock  " "   -1.627     -5832.548 dataClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161594013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1610.380 clock  " "   -1.380     -1610.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576161594013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576161594013 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1576161595085 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576161595444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576161595483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576161595915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 11:39:55 2019 " "Processing ended: Thu Dec 12 11:39:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576161595915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576161595915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576161595915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576161595915 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576161599108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576161599110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 11:39:58 2019 " "Processing started: Thu Dec 12 11:39:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576161599110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576161599110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576161599111 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline.vo /home/boris/Documents/oac_final/natal/OAC-PIPELINE/simulation/modelsim/ simulation " "Generated file pipeline.vo in folder \"/home/boris/Documents/oac_final/natal/OAC-PIPELINE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576161601910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576161602096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 11:40:02 2019 " "Processing ended: Thu Dec 12 11:40:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576161602096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576161602096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576161602096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576161602096 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1727 s " "Quartus II Full Compilation was successful. 0 errors, 1727 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576161602340 ""}
