INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/projects/uart_out_basys_3/uart_out_2.srcs/sources_1/new/uart_out_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_out
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/projects/uart_out_basys_3/uart_out_2.srcs/sim_1/new/uart_out_2_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_out_simulation
