// Seed: 2854185832
module module_0 (
    input  wire  id_0,
    output wand  id_1,
    output wire  id_2
    , id_6,
    input  uwire id_3,
    input  wire  id_4
);
  assign id_6 = 1'b0;
  wire id_7;
  assign id_2 = ~1'b0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    input tri id_3,
    input wand id_4,
    output supply1 id_5,
    input uwire id_6,
    input uwire id_7,
    input wor id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    output uwire id_12,
    input supply0 id_13,
    output tri id_14,
    input tri id_15
);
  assign id_12 = id_3 - id_2;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_3,
      id_13
  );
  assign id_12 = id_7 == id_4;
  assign id_1  = id_9 ** 1;
  wire id_17;
  always @(posedge id_9 & id_8 & id_2 or posedge 1 ^ 1)
    if (1) begin : LABEL_0
      id_1 = 1;
    end
  wire id_18;
endmodule
