// *** zigflea.c ******************************************************
// this file implements the zigflea wireless transport over qspi.

#include "main.h"

#define ACK_MS  40  // zb_class_receive, zb_class_print
#define FAST_ACK_MS  5  // zb_class_remote_set
#define WAIT_MS  50
#define DELAY_MS  5  // ack
#define THROTTLE_MS  30  // send/retry
#define RETRIES  10

typedef struct packet {
    uint16 magic;  // 0x4242
    uint16 txid;
    uint16 rxid;
    uint8 class;  // zb_class_receive, zb_class_print, zb_class_remote_set
    uint8 seq;  // 0 if length is 0 (explicit ack)
    uint8 ackseq;
    uint8 length;  // 0 -> explicit ack
    byte payload[ZB_PAYLOAD_SIZE];
} packet_t;

int32 zb_nodeid;
bool zb_present;

#if SODEBUG
volatile bool zb_in_isr;
volatile int32 zb_in_ticks;
volatile int32 zb_out_ticks;
volatile int32 zb_max_ticks;
#endif

#define NCLASS  4
#define NSEQ  2

static int32 recv_cbfns;
static zb_recv_cbfn recv_cbfn[NCLASS];

static int32 transmits;
static int32 receives;
static int32 drops;
static int32 failures;
static int32 retries;

static uint8 txseq[NSEQ];  // last seq transmitted
static uint8 txack[NSEQ];  // last transmit seq acked
static uint8 rxseq[NSEQ];  // last seq received
static int rxseqid[NSEQ];  // last nodeid received

static bool rxack_bool[NSEQ];  // we need to ack a received seq
static int32 rxack_msecs[NSEQ];  // we need to ack a received seq now

static bool rxdrop;  // we need to drop zb_class_receive received packets

static bool ready;
static int32 active; // ms

#define IDLE  0
#define RX  2
#define TX  3

static int seqid[NSEQ];

static
uint16
zb_seq(int nodeid)
{
    int i;
    static int n;
    
    for (i = 0; i < NSEQ; i++) {
        if (seqid[i] == nodeid) {
            return i;
        }
    }
    n = ++n%NSEQ;
    seqid[n] = nodeid;
    return n;
}

static void
zb_rxtxen(bool boo)
{
    pin_set(pin_assignments[pin_assignment_zigflea_rxtxen], pin_type_digital_output, 0, boo);
}

static void
zb_delay(int send)
{
    int32 ms;
    
    for (;;) {
        // if we've recently sent or received a packet...
        ms = msecs-active;
        if (ms >= 0 && ms < (send?THROTTLE_MS*(send/4+1):DELAY_MS)) {
            // delay the transition to tx
            delay((send?THROTTLE_MS*(send/4+1):DELAY_MS)-ms);
        } else {
            break;
        }
    }
}

// this function performs a read-modify-write on a tranceiver register
// via qspi. 
static void
zb_rmw(int n, int and, int or)
{
    uint16 v;
    byte buf[2+2];
    
    assert(gpl() >= SPL_IRQ4);

    memset(buf, 0xff, sizeof(buf));
    buf[1] = 0x80|n;
    qspi_transfer(true, buf+1, 1 + 2);
    buf[1] = 0x00|n;
    v = TF_BIG(*(uint16 *)(buf+2));
    v = (v & and) | or;
    *(uint16 *)(buf+2) = TF_BIG(v);
    qspi_transfer(true, buf+1, 1 + 2);
}

// this function reads a tranceiver register, via qspi.
static int
zb_read(int n)
{
    byte buf[2+2];
    
    assert(gpl() >= SPL_IRQ4);

    memset(buf, 0xff, sizeof(buf));
    buf[1] = 0x80|n;
    qspi_transfer(true, buf+1, 1 + 2);
    
    return TF_BIG(*(uint16 *)(buf+2));
}

// this function writes a tranceiver register, via qspi.
static void
zb_write(int n, int d)
{
    byte buf[2+2];
    
    assert(gpl() >= SPL_IRQ4);

    memset(buf, 0xff, sizeof(buf));
    buf[1] = 0x00|n;
    *(uint16 *)(buf+2) = TF_BIG((uint16)d);
    qspi_transfer(true, buf+1, 1 + 2);
}

// this function enables the receiver.
static void
zb_ready(void)
{
    assert(gpl() >= SPL_IRQ4);
    
    assert(! ready);
    ready = true;

    zb_rxtxen(false);
    (void)zb_read(0x24);
    
    // turn on the receiver
    zb_rmw(0x06, ~0x0003, RX);
    zb_rxtxen(true);
}

// this function disables the receiver.
static void
zb_unready(void)
{
    assert(gpl() >= SPL_IRQ4);

    zb_rxtxen(false);
    
    assert(ready);
    ready = false;
}

// this function transmits a packet from the current zb_nodeid.
static void
zb_packet_transmit(
    IN uint16 rxid,
    IN uint8 class,
    IN uint8 seq,
    IN uint8 ackseq,
    IN uint8 length_in,
    IN const byte *payload
    )
{
    int irq;
    int length;
    packet_t *packet;
    byte buf[2+sizeof(packet_t)];
    
    assert((uint16)rxid != (uint16)-1);
    assert(gpl() >= SPL_IRQ4);
    
    transmits++;
        
    zb_rxtxen(false);
    (void)zb_read(0x24);
    
    length = length_in;
    
    assert(length <= sizeof(packet->payload));
    assert(OFFSETOF(packet_t, payload) + length <= ZB_PAYLOAD_SIZE);
    
    if ((OFFSETOF(packet_t, payload) + length)&1) {
        length++;
    }
    
    // set payload length including 2 byte crc
    zb_rmw(0x03, ~0x807f, OFFSETOF(packet_t, payload) + length + 2);
    
    // set payload data
    buf[1] = 0x00|0x02;
    packet = (packet_t *)(buf+2);
    packet->magic = TF_BIG((uint16)0x4242);
    packet->txid = TF_BIG((uint16)zb_nodeid);
    packet->rxid = TF_BIG((uint16)rxid);
    packet->class = class;
    packet->seq = seq;
    packet->ackseq = ackseq;
    packet->length = length_in;
    memcpy(packet->payload, payload, length_in);
    qspi_transfer(true, buf+1, 1 + OFFSETOF(packet_t, payload) + length);

    // transmit packet
    zb_rmw(0x06, ~0x0003, TX);
    
    zb_rxtxen(true);

    // wait for transmit complete    
    do {
        irq = zb_read(0x24);
    } while (! (irq & 0x40));
    
    active = msecs;
    
    zb_rxtxen(false);
}

// this function receives a waiting packet for the current zb_nodeid.
static bool
zb_packet_receive(
    OUT uint16 *txid,
    OUT uint8 *class,
    OUT uint8 *seq,
    OUT uint8 *ackseq,
    OUT uint8 *length_out,
    OUT byte *payload
    )
{
    int length;
    packet_t *packet;
    byte buf[2+2+sizeof(packet_t)];
        
    assert(gpl() >= SPL_IRQ4);
    
    receives++;

    active = msecs;

    zb_rxtxen(false);
    
    length = (zb_read(0x2d) & 0x7f) - 2;  // exclude 2 byte crc
    if (length&1) {
        length++;
    }
    
    if (length < OFFSETOF(packet_t, payload)) {
        return false;
    }
    
    // get payload data
    memset(buf, 0xff, sizeof(buf));
    buf[1] = 0x80|0x01;
    
    // N.B. See 5.5.3.1.1. The first word (or 2 bytes) read during a
    // Packet RAM read should be discarded as the internal Packet
    // RAM address is not accessed for the first word read operation.
    
    packet = (packet_t *)(buf+2+2);
    qspi_transfer(true, buf+1, 1 + 2 + length);
    
    // byteswap in place
    packet->magic = TF_BIG(packet->magic);
    packet->txid = TF_BIG(packet->txid);
    packet->rxid = TF_BIG(packet->rxid);
    
    // if not for me...
    if (packet->magic != 0x4242 || packet->rxid != zb_nodeid) {
        return false;
    }
    
    assert(packet->length <= length);
    assert(packet->length <= sizeof(packet->payload));
    
    assert((uint16)packet->txid != (uint16)-1);
    
    *txid = packet->txid;
    *class = packet->class;
    *seq = packet->seq;
    *ackseq = packet->ackseq;
    *length_out = packet->length;
    memcpy(payload, packet->payload, packet->length);
    
    return true;
}

static
void
zb_packet_deliver(
    IN uint16 txid,
    IN uint8 class,
    IN uint8 seq,
    IN uint8 ackseq,
    IN uint8 length,
    IN byte *payload
    )
{
    int n;
    
    n = zb_seq(txid);
    
    // if this is an explicit ack...
    if (! length) {
        // just remember the ack status
        assert(! seq);
        txack[n] = ackseq;
        return;
    }
    
    // if we're dropping received packets...
    if (rxdrop && class == zb_class_receive) {
        // just remember the ack status
        txack[n] = ackseq;
        drops++;
        return;
    }
    
    // schedule a delayed ack
    rxack_msecs[n] = msecs+((class==zb_class_remote_set)?FAST_ACK_MS:ACK_MS);
    rxack_bool[n] = true;
    
    // if this is from a new node or a new boot...
    if (txid != rxseqid[n] || ! seq) {
        // resequence with the stream
        rxseqid[n] = txid;
        rxseq[n] = seq-1;
    }

    // if the packet is not a duplicate...
    if (seq != rxseq[n]) {
        // advance the stream
        rxseq[n] = seq;
        txack[n] = ackseq;
    
        // if someone is waiting for it...
        if (recv_cbfn[class]) {
            zb_ready();
        
            // deliver it
            assert(recv_cbfn != NULL);
            recv_cbfn[class](txid, length, payload);
            
            zb_unready();
        }
    }
}

int32 zb_isrs;
int32 zb_pre_isrs;

// N.B. this is shared by zb_isr() and zb_send()!
static byte payload[ZB_PAYLOAD_SIZE];

// this function is called when a packet is ready to be received.
INTERRUPT
void
#if PIC32 && ! _WIN32
__ISR(7, ipl6) // REVISIT -- ipl?
#endif
zb_isr(void)
{
    int irq;
    uint16 txid;
    uint8 class;
    uint8 seq;
    uint8 ackseq;
    uint8 length;

#if MCF51JM128
    // cancel zb_isr at level 4
    INTC_CFRC = 0x3B;
#elif MCF51CN128
    // cancel zb_isr at level 4
    INTC_CFRC = 0x3B;
#elif MCF51QE128
    // cancel zb_isr at level 4
    INTC_CFRC = 0x23;
#elif MC9S08QE128
    // iack
    IRQSC |= IRQSC_IRQACK_MASK;
#elif MC9S12DT256 || MC9S12DP512
    // nothing?
#endif

    assert(! zb_in_isr);
    assert((zb_in_isr = true) ? true : true);
    assert((zb_in_ticks = ticks) ? true : true);
    
#if PIC32
    mINT1ClearIntFlag();
#else
#if ! MC9S08QE128 && ! MC9S12DT256 && ! MC9S12DP512
    (void)splx(7);
#endif
#endif
    
    zb_unready();
    
    // if we received a packet...
    irq = zb_read(0x24);
    if (irq & 0x80) {
        // if the crc was good...
        if (irq & 0x01) {
            // if the packet was for us...
            if (zb_packet_receive(&txid, &class, &seq, &ackseq, &length, payload)) {
                // deliver it to upper layers
                zb_packet_deliver(txid, class, seq, ackseq, length, payload);
            }
        }
    }
    
    zb_ready();
    
    assert(zb_in_isr);
    assert((zb_in_isr = false) ? true : true);
    assert((zb_out_ticks = ticks) ? true : true);
    assert((zb_max_ticks = MAX(zb_max_ticks, zb_out_ticks-zb_in_ticks)) ? true : true);

    zb_isrs++;
}

#if MCF51JM128 || MCF51CN128 || MCF51QE128
interrupt
void
zb_pre_isr(void)
{
    // call zb_isr at level 4
#if MCF51JM128
    INTC_SFRC = 0x3B;
#elif MCF51CN128
    INTC_SFRC = 0x3B;
#elif MCF51QE128
    INTC_SFRC = 0x23;
#else
#error
#endif
    
    // iack
    IRQSC |= IRQSC_IRQACK_MASK;
    
    zb_pre_isrs++;
}
#endif

static
bool
zb_send_internal(
    IN int nodeid,
    IN uint8 class_in,
    IN int length_in,
    IN const byte *buffer
    )
{
    int n;
    int x;
    int irq;
    int retry;
    int32 start;
    bool boo;
    uint16 txid;
    uint8 class;
    uint8 seq;
    uint8 ackseq;
    uint8 length;
    
    assert(gpl() == 0);
    
    if (! zb_present) {
        return false;
    }
    
    n = zb_seq(nodeid);
    
    retry = 0;
    boo = false;
    for (;;) {
        // if we have exhausted our retries...
        if (retry++ > RETRIES) {
            // send has failed
            boo = false;
            failures++;
            break;
        }
        
        assert(retry);
        zb_delay(retry);
        
        // we hold off receive interrupts while doing a foreground receive
        x = splx(7);
        zb_rmw(0x06, ~0x0100, 0x0000);  // disable rx_rcvd_mask irq
        
        zb_unready();
        
        // we're sending an implicit ack
        rxack_bool[n] = false;

        // send the packet
        assert(length_in);
        zb_packet_transmit(nodeid, class_in, txseq[n], rxseq[n], length_in, buffer);
        
        // wait for an ack
        start = msecs;
        for (;;) {
            // enable receiver
            zb_ready();

            // wait for receive complete or timeout
            do {
                irq = zb_read(0x24);
                if (! (irq & 0x80)) {
                    splx(x);
                    zb_poll();
                    x = splx(7);
                }
            } while (! (irq & 0x80) && msecs-start <= WAIT_MS);
            
            zb_unready();

            // if we've timed out...
            if (msecs-start > WAIT_MS) {
                // N.B. we might have retries left
                break;
            }
            
            // we received a packet
            assert(irq & 0x80);
            
            // if it had good crc...
            if (irq & 0x01) {
                // if the packet was for us...
                if (zb_packet_receive(&txid, &class, &seq, &ackseq, &length, payload)) {
                    // deliver it to upper layers
                    zb_packet_deliver(txid, class, seq, ackseq, length, payload);
                    
                    // if we got an ack...
                    if (txack[n] == txseq[n]) {
                        // send is complete
                        boo = true;
                        break;
                    }
                }
            }
        }
        
        zb_ready();
        
        zb_rmw(0x06, ~0x0000, 0x0100);  // enable rx_rcvd_mask irq
        splx(x);
        
        if (boo) {
            break;
        }
        
        retries++;
    }
    
    // bump the transmit sequence number
    txseq[n]++;
    if (! txseq[n]) {
        // N.B. we reserve sequence number 0 to indicate a new boot
        txseq[n]++;
    }
    
    return boo;
}

bool
zb_send(
    IN int nodeid,
    IN uint8 class,
    IN int length_in,
    IN const byte *buffer
    )
{
    bool boo;
    int length;
    
    while (length_in) {
        length = MIN(ZB_PAYLOAD_SIZE, length_in);
        boo = zb_send_internal(nodeid, class, length, buffer);
        if (! boo) {
            return false;
        }
        length_in -= length;
        buffer += length;
    }
    return true;
}
    
void
zb_poll(void)
{
    int x;
    int n;
    
    assert(gpl() == 0);

    for (n = 0; n < NSEQ; n++) {
        if (rxack_bool[n] && msecs-rxack_msecs[n] > 0) {
            zb_delay(0);
        
            x = splx(7);
        
            zb_unready();
            
            // send the explicit ack
            rxack_bool[n] = false;
            zb_packet_transmit(rxseqid[n], zb_class_none, 0, rxseq[n], 0, NULL);
            
            zb_ready();
            
            splx(x);
        }
    }
}

void
zb_drop(bool drop)
{
    rxdrop = drop;
}

static
void
zb_reset(void)
{
    // assert rst*
    pin_set(pin_assignments[pin_assignment_zigflea_rst], pin_type_digital_output, 0, 0);

    delay(1);

    // deassert rst*
    pin_set(pin_assignments[pin_assignment_zigflea_rst], pin_type_digital_output, 0, 1);

    delay(50);
}

#if ZIGFLEA
void
zb_diag(bool reset, bool init)
{
    int i;
    int v;
    int x;

    if (reset) {
        zb_reset();
    }
    
    if (init) {
        x = splx(7);
        zb_unready();
        zb_initialize();
        splx(x);
    }

    if (! reset && ! init) {
        printf("receives = %lu; transmits = %lu\n", receives, transmits);
        printf("zb_isrs = %lu; zb_pre_isrs = %lu\n", zb_isrs, zb_pre_isrs);
        printf("drops = %lu; failures = %lu; retries = %lu\n", drops, failures, retries);
        printf("                                             ");
        for (i = 0x03; i < 0x32; i++) {
            x = splx(7);
            v = zb_read(i);
            splx(x);
            printf("0x%02x = 0x%04lx  ", i, (int32)(v&0xffff));
            if (i%4 == 3) {
                printf("\n");
            }
        }
        printf("\n");
    }
}
#endif

void
zb_register(uint8 class, zb_recv_cbfn cbfn)
{
    assert(class < NCLASS);
    
    if (! recv_cbfn[class] && cbfn) {
        recv_cbfns++;
    }
    if (recv_cbfn[class] && ! cbfn) {
        recv_cbfns--;
    }
    
    recv_cbfn[class] = cbfn;
}

void
zb_initialize(void)
{
    int x;
    int id;

    assert(sizeof(packet_t) <= 125);
    
    if (pin_assignments[pin_assignment_zigflea_rxtxen] == PIN_UNASSIGNED) {
        return;
    }

    qspi_initialize();

    // cs inactive
    pin_set(pin_assignments[pin_assignment_qspi_cs], pin_type_digital_output, 0, 1);

    // leave clone in reset while we use the qspi chip select for zigflea
    //pin_set(pin_assignments[pin_assignment_clone_rst], pin_type_digital_output, 0, 0);
    
    memset(rxseqid, -1, sizeof(rxseqid));

    // deassert rst*
    pin_set(pin_assignments[pin_assignment_zigflea_rst], pin_type_digital_output, 0, 1);

    // assert attn*
    pin_set(pin_assignments[pin_assignment_zigflea_attn], pin_type_digital_output, 0, 0);

    delay(50);

    // if zigflea is present...
    x = splx(7);
    id = zb_read(0x2c);
    if ((id & 0xfb00) != 0x6000 && (id & 0xfb00) != 0x6400) {
        // no zigflea present
        splx(x);
        qspi_uninitialize();
        return;
    }
    
    zb_present = true;
    qspi_baud_fast();

    zb_reset();
    
    zb_rxtxen(0);
    
    zb_write(0x1b, 0x80ff);  // disable timer 1
    zb_write(0x1c, 0xffff);
    zb_write(0x1d, 0x80ff);  // disable timer 2
    zb_write(0x1e, 0xffff);
    zb_write(0x1f, 0x00ff);  // enable timer 3 (13202 only)
    zb_write(0x20, 0xffff);
    zb_write(0x21, 0x80ff);  // disable timer 4 (13202 only)
    zb_write(0x22, 0x0000);
    
    // N.B. MC13201CE.pdf Bug No. 2:
    // Enable Timer Compare 3 always to generate an
    // interrupt. If the interrupt occurs and the RX state
    // was enabled. Take appropriate action, such as
    // restarting RX.
    
    zb_rmw(0x05, ~0x9f1f, 0x0204);  // enable pll_lock_mask irq, tmr3_mask
    zb_rmw(0x06, ~0x1f83, 0x0100);  // enable rx_rcvd_mask irq
    zb_rmw(0x07, ~0xfae3, 0x5000);  // enable ct_bias_en, RF_switch_mode
#if REV2PCB
    zb_rmw(0x09, ~0x00a0, 0x00a0);  // out of idle indicator on gpio1 (part a)
    zb_rmw(0x0b, ~0x0081, 0x0080);  // out of idle indicator on gpio1 (part b)
#endif
    zb_write(0x12, 0x00fc);  // almost full power

    ready = false;
    zb_ready();
    splx(x);
    
    zb_nodeid = main_nodeid();

#if MCF52221 || MCF52233
    // NQ is primary (irq4)
    MCF_GPIO_PNQPAR = (MCF_GPIO_PNQPAR &~ (3<<(4*2))) | (1<<(4*2));  // irq4 is primary

    // program irq4 (level 4) for level trigger
    MCF_EPORT_EPPAR = (MCF_EPORT_EPPAR &~ MCF_EPORT_EPPAR_EPPA4_BOTH) | MCF_EPORT_EPPAR_EPPA4_LEVEL;
    MCF_EPORT_EPIER |= MCF_EPORT_EPIER_EPIE4;

    // enable irq4 interrupt
    MCF_INTC0_ICR04 = MCF_INTC_ICR_IL(SPL_IRQ4)|MCF_INTC_ICR_IP(SPL_IRQ4);
    MCF_INTC0_IMRL &= ~MCF_INTC_IMRL_MASKALL;
    MCF_INTC0_IMRL &= ~MCF_INTC_IMRL_INT_MASK4;  // irq4
#elif MCF52259 || MCF5211
    // NQ is primary (irq1)
#if MCF52259
    MCF_GPIO_PNQPAR = (MCF_GPIO_PNQPAR &~ (3<<(1*2))) | (1<<(1*2));  // irq1 is primary
#else
    MCF_GPIO_PNQPAR = (MCF_GPIO_PNQPAR &~ (3<<(0*2))) | (1<<(0*2));  // irq1 is primary
#endif

    // program irq1 (level 1) for level trigger
    MCF_EPORT_EPPAR = (MCF_EPORT_EPPAR &~ MCF_EPORT_EPPAR_EPPA1_BOTH) | MCF_EPORT_EPPAR_EPPA1_LEVEL;
    MCF_EPORT_EPIER |= MCF_EPORT_EPIER_EPIE1;

    // enable irq1 interrupt
    MCF_INTC0_ICR01 = MCF_INTC_ICR_IL(SPL_IRQ1)|MCF_INTC_ICR_IP(SPL_IRQ1);
    MCF_INTC0_IMRL &= ~MCF_INTC_IMRL_MASKALL;
    MCF_INTC0_IMRL &= ~MCF_INTC_IMRL_INT_MASK1;  // irq1
#elif MCF51JM128 || MCF51CN128 || MCF51QE128 || MC9S08QE128
    // program irq (level 7) for falling edge trigger
    IRQSC = IRQSC_IRQPE_MASK|IRQSC_IRQIE_MASK;
#if MCF51CN128
    PTCPF1 |= 0x01;  // irq
#endif
#elif MC9S12DT256 || MC9S12DP512
#define setReg8(RegName, val)                                    (RegName = (byte)(val))
    /* INTCR: IRQE=0,IRQEN=1,??=0,??=0,??=0,??=0,??=0,??=0 */
    setReg8(INTCR, 64);
#elif PIC32
    // enable int1*
    IEC0bits.INT1IE = 1;
    IPC1bits.INT1IP = 6;
    IPC1bits.INT1IS = 0;
    //INTEnable(INT_INT1, 1);
    //INTSetPriority(INT_INT1, 6);
#endif
}

