
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.28

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency count[2]$_DFFE_PN0P_/CLK ^
  -0.26 target latency count[5]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net23 (net)
                  0.12    0.00    1.11 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.10    0.21    0.22    1.33 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.21    0.00    1.33 ^ count[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.33   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.03    0.09    0.14    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.26 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.26   clock reconvergence pessimism
                          0.25    0.52   library removal time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: load_en (input port clocked by core_clock)
Endpoint: count[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ load_en (in)
                                         load_en (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     7    0.12    0.25    0.20    0.40 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net3 (net)
                  0.25    0.00    0.40 ^ _123_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.09    0.08    0.49 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _055_ (net)
                  0.09    0.00    0.49 v _124_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.69 v _124_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _004_ (net)
                  0.07    0.00    0.69 v count[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.69   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.03    0.09    0.14    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.09    0.00    0.26 ^ count[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.26   clock reconvergence pessimism
                          0.05    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net23 (net)
                  0.12    0.00    1.11 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.10    0.21    0.22    1.33 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.21    0.00    1.33 ^ count[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.33   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.03    0.08    0.14   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.08    0.00   10.26 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.26   clock reconvergence pessimism
                          0.11   10.37   library recovery time
                                 10.37   data required time
-----------------------------------------------------------------------------
                                 10.37   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: overflow (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.24    0.76    0.96 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.24    0.00    0.96 v _095_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.17    0.26    1.22 v _095_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _031_ (net)
                  0.17    0.00    1.22 v _141_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.01    0.07    0.19    1.41 v _141_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _071_ (net)
                  0.07    0.00    1.41 v _165_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.20    1.61 v _165_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _027_ (net)
                  0.08    0.00    1.61 v _166_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.22    1.83 v _166_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         net21 (net)
                  0.09    0.00    1.83 v output20/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.69    2.52 v output20/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         overflow (net)
                  0.14    0.00    2.52 v overflow (out)
                                  2.52   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net23 (net)
                  0.12    0.00    1.11 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.10    0.21    0.22    1.33 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.21    0.00    1.33 ^ count[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.33   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.03    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.03    0.08    0.14   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.08    0.00   10.26 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.26   clock reconvergence pessimism
                          0.11   10.37   library recovery time
                                 10.37   data required time
-----------------------------------------------------------------------------
                                 10.37   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: overflow (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.24    0.76    0.96 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.24    0.00    0.96 v _095_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.17    0.26    1.22 v _095_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _031_ (net)
                  0.17    0.00    1.22 v _141_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.01    0.07    0.19    1.41 v _141_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _071_ (net)
                  0.07    0.00    1.41 v _165_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.20    1.61 v _165_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _027_ (net)
                  0.08    0.00    1.61 v _166_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.22    1.83 v _166_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         net21 (net)
                  0.09    0.00    1.83 v output20/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.69    2.52 v output20/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         overflow (net)
                  0.14    0.00    2.52 v overflow (out)
                                  2.52   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.3984315395355225

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8566

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2123720794916153

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9519

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.14    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.26 ^ count[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.54    0.80 ^ count[4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    1.17 v _173_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.20    1.37 ^ _126_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.16    1.53 v _150_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.34    1.87 v _159_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.23    2.10 v _160_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.15    2.25 v _163_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.00    2.25 v count[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.25   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.14   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00   10.26 ^ count[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.26   clock reconvergence pessimism
  -0.11   10.15   library setup time
          10.15   data required time
---------------------------------------------------------
          10.15   data required time
          -2.25   data arrival time
---------------------------------------------------------
           7.90   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.14    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.26 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.47    0.72 v count[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.12    0.85 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.06    0.90 v _112_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.90 v count[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.90   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.14    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.26 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.26   clock reconvergence pessimism
   0.05    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.90   data arrival time
---------------------------------------------------------
           0.59   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2586

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2641

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.5178

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.2822

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
289.228692

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.49e-03   5.80e-04   4.79e-09   2.07e-03  23.4%
Combinational          4.04e-03   2.05e-03   2.42e-08   6.09e-03  68.9%
Clock                  4.08e-04   2.76e-04   7.95e-09   6.84e-04   7.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.94e-03   2.91e-03   3.69e-08   8.85e-03 100.0%
                          67.1%      32.9%       0.0%
