(DELAYFILE
  (SDFVERSION  "OVI 3.0")
  (DESIGN      "fpga_top")
  (DATE        "Thu Nov 28 02:04:41 CET 2024")
  (VENDOR      "Cadence, Inc.")
  (PROGRAM     "Genus(TM) Synthesis Solution")
  (VERSION     "22.13-s093_1")
  (DIVIDER     .)
  (VOLTAGE     ::1.1)
  (PROCESS     "::1.0")
  (TEMPERATURE ::0.0)
  (TIMESCALE   1ns)
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.PADDB_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_64_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_65_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.014) (::0.023))
          (IOPATH B Y (::0.013) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.014) (::0.010))
          (IOPATH AN Y (::0.019) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.015))
          (IOPATH B Y (::0.018) (::0.017))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.121) (::0.061))
          (IOPATH AN Y (::0.125) (::0.066))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.120) (::0.061))
          (IOPATH AN Y (::0.124) (::0.065))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.015))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_64_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_65_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.014) (::0.023))
          (IOPATH B Y (::0.013) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.011) (::0.007))
          (IOPATH AN Y (::0.019) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.125) (::0.063))
          (IOPATH AN Y (::0.130) (::0.068))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.125) (::0.063))
          (IOPATH AN Y (::0.130) (::0.068))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.015))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_64_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_65_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.014) (::0.023))
          (IOPATH B Y (::0.013) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.011) (::0.007))
          (IOPATH AN Y (::0.019) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.124) (::0.063))
          (IOPATH AN Y (::0.129) (::0.068))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.127) (::0.064))
          (IOPATH AN Y (::0.132) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.015))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_64_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_65_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.014) (::0.023))
          (IOPATH B Y (::0.013) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.011) (::0.007))
          (IOPATH AN Y (::0.019) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.133) (::0.067))
          (IOPATH AN Y (::0.138) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.134) (::0.068))
          (IOPATH AN Y (::0.139) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.015))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_64_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_65_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.014) (::0.023))
          (IOPATH B Y (::0.013) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.011) (::0.007))
          (IOPATH AN Y (::0.019) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.129) (::0.065))
          (IOPATH AN Y (::0.133) (::0.070))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.130) (::0.065))
          (IOPATH AN Y (::0.134) (::0.070))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.015))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_64_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_65_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.014) (::0.023))
          (IOPATH B Y (::0.013) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.011) (::0.007))
          (IOPATH AN Y (::0.019) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.145) (::0.072))
          (IOPATH AN Y (::0.149) (::0.077))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.143) (::0.072))
          (IOPATH AN Y (::0.148) (::0.077))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.015))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_64_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_65_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.014) (::0.023))
          (IOPATH B Y (::0.013) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.011) (::0.007))
          (IOPATH AN Y (::0.019) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.129) (::0.065))
          (IOPATH AN Y (::0.133) (::0.070))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.132) (::0.066))
          (IOPATH AN Y (::0.136) (::0.071))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.015))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_64_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_65_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.014) (::0.023))
          (IOPATH B Y (::0.013) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.011) (::0.007))
          (IOPATH AN Y (::0.019) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.142) (::0.071))
          (IOPATH AN Y (::0.147) (::0.076))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.142) (::0.071))
          (IOPATH AN Y (::0.147) (::0.076))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.015))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_64_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_65_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.014) (::0.023))
          (IOPATH B Y (::0.013) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.014) (::0.010))
          (IOPATH AN Y (::0.019) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.015))
          (IOPATH B Y (::0.018) (::0.017))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.116) (::0.059))
          (IOPATH AN Y (::0.121) (::0.064))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.115) (::0.058))
          (IOPATH AN Y (::0.120) (::0.063))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.015))
          (IOPATH B Y (::0.016) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_64_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_65_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1LVT_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.006) (::0.006))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.028))
          (IOPATH B Y (::0.025) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.029))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.014) (::0.023))
          (IOPATH B Y (::0.013) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1LVT_mem.DFFRX1LVT_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.011) (::0.007))
          (IOPATH AN Y (::0.019) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "DFFSRHQX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRHQX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.053))
          (IOPATH SN Q (::0.035) (::0.046))
          (IOPATH CK Q (::0.035) (::0.041))
        )
     )
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.000))
        (RECOVERY (posedge RN) (posedge CK) (::0.016))
        (REMOVAL (posedge SN) (posedge CK) (::0.010))
        (RECOVERY (posedge SN) (posedge CK) (::0.000))
        (HOLD (posedge SN) (posedge RN) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.016))
        (SETUP (posedge D) (posedge CK) (::0.021))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.091) (::0.050))
          (IOPATH AN Y (::0.098) (::0.058))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.017))
          (IOPATH B Y (::0.022) (::0.018))
          (IOPATH S0 Y (::0.022) (::0.020))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.097) (::0.050))
          (IOPATH AN Y (::0.104) (::0.058))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.022) (::0.018))
          (IOPATH B Y (::0.022) (::0.018))
          (IOPATH S0 Y (::0.022) (::0.020))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_19_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_40_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_41_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_42_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_43_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_44_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_45_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_48_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_49_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.120) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_19_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_40_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_41_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_42_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_43_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_44_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_45_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_48_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_49_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.119) (::0.089))
          (IOPATH B Y (::0.119) (::0.088))
          (IOPATH S0 Y (::0.119) (::0.090))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_19_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_40_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_41_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_42_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_43_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_44_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_45_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_48_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_49_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.065) (::0.050))
          (IOPATH B Y (::0.065) (::0.050))
          (IOPATH S0 Y (::0.065) (::0.051))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_14_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_19_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_40_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_41_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_42_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_43_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_44_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_45_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_48_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_49_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.038) (::0.030))
          (IOPATH B Y (::0.038) (::0.030))
          (IOPATH S0 Y (::0.038) (::0.032))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_14_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_19_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_40_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_41_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.021))
          (IOPATH B Y (::0.025) (::0.020))
          (IOPATH S0 Y (::0.025) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_14_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_40_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_41_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.014) (::0.013))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.120) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.119) (::0.089))
          (IOPATH B Y (::0.119) (::0.088))
          (IOPATH S0 Y (::0.119) (::0.090))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.065) (::0.050))
          (IOPATH B Y (::0.065) (::0.050))
          (IOPATH S0 Y (::0.065) (::0.051))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.038) (::0.030))
          (IOPATH B Y (::0.038) (::0.030))
          (IOPATH S0 Y (::0.038) (::0.032))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.021))
          (IOPATH B Y (::0.025) (::0.020))
          (IOPATH S0 Y (::0.025) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.014) (::0.013))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_48_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_49_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.120) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_48_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_49_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.119) (::0.089))
          (IOPATH B Y (::0.119) (::0.088))
          (IOPATH S0 Y (::0.119) (::0.090))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_48_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_49_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.065) (::0.050))
          (IOPATH B Y (::0.065) (::0.050))
          (IOPATH S0 Y (::0.065) (::0.051))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_48_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_49_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.038) (::0.030))
          (IOPATH B Y (::0.038) (::0.030))
          (IOPATH S0 Y (::0.038) (::0.032))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.021))
          (IOPATH B Y (::0.025) (::0.020))
          (IOPATH S0 Y (::0.025) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_14_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_19_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_40_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_41_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.014) (::0.013))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.120) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.119) (::0.089))
          (IOPATH B Y (::0.119) (::0.088))
          (IOPATH S0 Y (::0.119) (::0.090))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.065) (::0.050))
          (IOPATH B Y (::0.065) (::0.050))
          (IOPATH S0 Y (::0.065) (::0.051))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.038) (::0.030))
          (IOPATH B Y (::0.038) (::0.030))
          (IOPATH S0 Y (::0.038) (::0.032))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.021))
          (IOPATH B Y (::0.025) (::0.020))
          (IOPATH S0 Y (::0.025) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_14_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_40_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_41_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.014) (::0.013))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.120) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.119) (::0.089))
          (IOPATH B Y (::0.119) (::0.088))
          (IOPATH S0 Y (::0.119) (::0.090))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.065) (::0.050))
          (IOPATH B Y (::0.065) (::0.050))
          (IOPATH S0 Y (::0.065) (::0.051))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.038) (::0.030))
          (IOPATH B Y (::0.038) (::0.030))
          (IOPATH S0 Y (::0.038) (::0.032))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.021))
          (IOPATH B Y (::0.025) (::0.020))
          (IOPATH S0 Y (::0.025) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.014) (::0.013))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.120) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.119) (::0.089))
          (IOPATH B Y (::0.119) (::0.088))
          (IOPATH S0 Y (::0.119) (::0.090))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.065) (::0.050))
          (IOPATH B Y (::0.065) (::0.050))
          (IOPATH S0 Y (::0.065) (::0.051))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.038) (::0.030))
          (IOPATH B Y (::0.038) (::0.030))
          (IOPATH S0 Y (::0.038) (::0.032))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.021))
          (IOPATH B Y (::0.025) (::0.020))
          (IOPATH S0 Y (::0.025) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.014) (::0.013))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.120) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.119) (::0.089))
          (IOPATH B Y (::0.119) (::0.088))
          (IOPATH S0 Y (::0.119) (::0.090))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.065) (::0.050))
          (IOPATH B Y (::0.065) (::0.050))
          (IOPATH S0 Y (::0.065) (::0.051))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.038) (::0.030))
          (IOPATH B Y (::0.038) (::0.030))
          (IOPATH S0 Y (::0.038) (::0.032))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.021))
          (IOPATH B Y (::0.025) (::0.020))
          (IOPATH S0 Y (::0.025) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_14_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_19_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_40_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_41_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.014) (::0.013))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.120) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.119) (::0.089))
          (IOPATH B Y (::0.119) (::0.088))
          (IOPATH S0 Y (::0.119) (::0.090))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.065) (::0.050))
          (IOPATH B Y (::0.065) (::0.050))
          (IOPATH S0 Y (::0.065) (::0.051))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.038) (::0.030))
          (IOPATH B Y (::0.038) (::0.030))
          (IOPATH S0 Y (::0.038) (::0.032))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.021))
          (IOPATH B Y (::0.025) (::0.020))
          (IOPATH S0 Y (::0.025) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_14_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_19_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_40_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_41_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.014) (::0.013))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_19_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_40_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_41_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_42_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_43_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_44_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_45_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_48_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_49_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.120) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_19_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_40_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_41_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_42_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_43_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_44_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_45_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_48_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_49_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.119) (::0.089))
          (IOPATH B Y (::0.119) (::0.088))
          (IOPATH S0 Y (::0.119) (::0.090))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_19_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_40_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_41_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_42_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_43_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_44_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_45_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_48_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_49_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.065) (::0.050))
          (IOPATH B Y (::0.065) (::0.050))
          (IOPATH S0 Y (::0.065) (::0.051))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_14_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_19_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_40_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_41_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_42_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_43_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_44_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_45_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_48_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_49_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.038) (::0.030))
          (IOPATH B Y (::0.038) (::0.030))
          (IOPATH S0 Y (::0.038) (::0.032))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_14_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_18_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_19_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_40_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_41_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1LVT_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.021))
          (IOPATH B Y (::0.025) (::0.020))
          (IOPATH S0 Y (::0.025) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.014) (::0.013))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.120) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.119) (::0.089))
          (IOPATH B Y (::0.119) (::0.088))
          (IOPATH S0 Y (::0.119) (::0.090))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.065) (::0.050))
          (IOPATH B Y (::0.065) (::0.050))
          (IOPATH S0 Y (::0.065) (::0.051))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.038) (::0.030))
          (IOPATH B Y (::0.038) (::0.030))
          (IOPATH S0 Y (::0.038) (::0.032))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.021))
          (IOPATH B Y (::0.025) (::0.020))
          (IOPATH S0 Y (::0.025) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_2_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_3_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_4_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_5_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_6_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_7_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_8_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_9_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_10_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_11_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_14_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_15_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_16_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_17_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_40_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_41_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_42_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_43_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_44_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_45_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_46_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_47_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_48_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_49_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_50_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_51_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_52_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_53_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_54_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_55_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_56_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_57_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_58_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1LVT_59_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.014) (::0.013))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_4.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_4.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_4.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_5.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_5.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_5.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_4.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_4.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_4.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_5.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_5.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_5.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_4.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_4.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_4.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_5.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_5.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_5.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_4.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_4.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_4.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_5.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_5.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_5.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_0.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_0.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_0.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_1.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_1.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_1.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_2.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_2.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_2.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_3.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_3.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_3.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_4.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_4.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_4.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_5.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_5.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_5.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_0.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_0.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_0.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_1.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_1.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_1.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_2.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_2.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_2.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_3.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_3.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_3.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_4.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_4.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_4.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_5.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_5.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_5.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_0.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_0.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_0.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_1.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_1.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_1.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_2.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_2.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_2.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_3.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_3.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_3.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_4.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_4.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_4.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_5.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_5.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_5.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_0.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_0.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_0.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_1.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_1.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_1.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_2.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_2.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_2.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_3.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_3.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_3.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_4.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_4.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_4.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_5.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_5.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_5.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_0.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_0.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_0.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_1.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_1.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_1.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_2.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_2.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_2.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_3.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_3.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_3.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_4.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_4.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_4.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_5.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_5.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_5.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_0.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_0.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_0.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_1.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_1.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_1.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_2.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_2.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_2.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_3.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_3.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_3.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_4.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_4.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_4.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_5.DFFRX1LVT_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_5.DFFRX1LVT_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_5.DFFRX1LVT_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker7)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker8)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker9)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker10)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker11)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker12)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker13)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker14)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker15)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker16)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker17)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker18)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker19)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker20)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker21)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker22)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker23)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker24)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker25)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker26)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker27)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker28)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker29)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker30)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker31)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker32)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker33)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker34)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker35)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker36)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker37)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker38)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker39)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker40)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker41)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker42)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker43)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker44)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker45)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker46)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker47)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker48)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker49)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker50)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker51)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker52)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker53)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker54)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker55)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker56)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker57)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker58)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker59)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker60)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker61)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker62)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker63)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker64)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker65)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker66)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker67)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker68)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker69)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker70)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker71)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker72)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker73)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker74)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker75)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker76)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker77)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker78)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker79)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker80)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker81)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker82)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker83)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker84)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker85)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker86)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker87)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker88)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker89)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker90)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker91)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker92)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker93)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker94)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker95)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker96)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker97)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker98)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker99)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker100)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker101)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker102)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker103)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker104)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker105)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker106)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker107)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker108)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker109)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker110)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker111)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker112)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker113)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker114)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker115)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker116)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker117)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker118)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker119)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker120)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker121)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker122)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker123)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker124)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker125)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker126)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker127)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker128)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker129)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker130)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker131)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker132)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker133)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker134)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker135)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker136)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker137)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker138)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker139)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker140)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker141)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker142)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker143)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker144)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker145)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker146)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker147)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker148)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker149)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker150)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker151)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker152)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker153)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker154)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker155)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker156)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker157)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker158)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker159)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker160)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker161)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker162)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker163)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker164)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker165)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker166)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker167)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker168)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker169)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker170)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker171)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker172)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker173)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker174)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker175)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker176)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker177)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker178)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker179)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker180)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker181)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker182)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker183)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker184)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker185)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker186)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker187)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker188)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker189)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker190)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker191)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker192)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker193)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker194)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker195)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker196)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker197)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker198)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker199)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker200)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker201)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker202)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker203)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker204)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker205)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker206)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker207)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker208)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker209)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker210)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker211)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker212)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker213)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker214)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker215)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker216)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker217)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker218)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker219)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker220)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker221)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker222)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker223)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker224)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker225)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker226)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker227)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker228)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker229)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker230)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker231)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker232)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker233)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker234)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker235)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker236)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker237)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker238)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker239)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker240)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker241)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker242)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker243)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker244)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker245)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker246)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker247)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker248)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker249)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker250)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker251)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker252)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker253)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker254)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker255)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker256)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker257)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker258)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker259)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker260)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker261)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker262)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker263)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker264)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker265)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker266)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker267)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker268)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker269)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker270)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker271)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker272)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker273)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker274)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker275)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker276)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker277)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker278)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker279)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker280)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker281)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker282)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker283)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker284)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker285)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker286)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker287)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker288)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker289)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker290)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker291)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker292)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker293)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker294)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker295)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker296)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker297)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker298)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker299)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker300)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker301)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker302)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker303)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker304)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker305)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker306)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker307)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker308)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker309)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker310)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker311)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker312)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker313)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker314)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker315)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker316)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker317)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker318)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker319)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker320)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker321)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker322)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker323)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker324)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker325)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker326)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker327)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker328)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker329)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker330)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker331)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker332)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker333)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker334)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker335)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker336)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker337)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker338)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker339)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker340)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker341)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker342)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker343)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker344)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker345)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker346)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker347)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker348)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker349)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker350)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker351)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker352)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker353)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker354)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker355)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker356)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker357)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker358)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker359)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker360)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker361)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker362)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker363)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker364)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker365)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker366)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker367)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker368)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker369)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker370)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker371)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker372)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker373)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker374)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker375)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker376)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker377)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker378)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker379)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker380)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker381)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker382)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker383)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker384)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker385)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker386)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker387)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker388)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker389)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker390)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker391)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker392)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker393)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker394)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker395)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker396)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker397)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker398)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker399)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker400)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker401)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker402)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker403)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker404)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker405)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker406)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker407)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker408)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker409)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker410)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker411)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker412)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker413)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker414)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker415)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker416)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker417)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker418)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker419)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker420)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker421)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker422)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker423)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker424)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker425)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker426)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker427)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker428)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker429)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker430)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker431)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker432)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker433)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker434)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker435)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker436)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker437)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker438)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker439)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker440)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker441)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker442)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker443)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker444)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker445)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker446)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker447)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker448)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker449)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker450)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker451)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker452)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker453)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker454)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker455)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker456)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker457)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker458)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker459)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker460)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker461)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker462)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker463)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker464)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker465)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker466)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker467)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker468)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker469)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker470)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker471)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker472)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker473)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker474)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker475)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker476)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker477)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker478)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker479)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker480)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker481)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker482)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker483)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker484)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker485)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker486)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker487)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker488)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker489)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker490)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker491)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker492)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker493)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker494)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker495)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker496)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker497)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker498)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker499)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker500)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker501)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker502)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker503)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker504)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker505)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker506)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker507)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker508)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker509)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker510)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker511)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker512)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker513)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker514)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker515)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker516)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker517)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker518)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker519)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker520)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker521)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker522)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker523)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker524)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker525)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker526)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker527)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker528)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker529)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker530)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker531)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker532)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker533)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker534)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker535)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker536)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker537)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker538)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker539)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker540)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker541)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker542)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker543)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker544)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker545)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker546)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker547)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker548)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker549)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker550)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker551)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker552)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker553)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker554)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker555)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker556)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker557)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker558)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker559)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker560)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker561)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker562)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker563)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker564)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker565)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker566)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker567)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker568)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker569)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker570)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker571)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker572)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker573)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker574)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker575)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker576)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker577)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker578)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker579)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker580)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker581)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker582)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker583)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker584)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker585)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker586)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker587)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker588)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker589)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker590)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker591)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker592)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker593)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker594)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker595)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker596)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker597)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker598)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker599)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker600)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker601)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker602)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker603)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker604)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker605)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker606)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker607)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker608)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker609)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker610)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker611)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker612)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker613)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker614)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker615)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker616)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker617)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker618)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker619)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker620)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker621)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker622)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker623)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker624)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker625)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker626)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker627)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker628)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker629)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker630)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker631)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker632)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker633)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker634)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker635)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker636)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker637)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker638)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker639)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker640)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker641)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker642)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker643)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker644)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker645)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker646)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker647)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker648)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker649)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker650)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker651)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker652)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker653)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker654)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker655)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker656)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker657)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker658)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker659)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker660)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker661)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker662)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker663)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker664)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker665)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker666)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker667)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker668)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker669)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker670)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker671)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker672)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker673)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker674)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker675)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker676)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker677)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker678)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker679)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker680)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker681)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker682)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker683)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker684)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker685)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker686)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker687)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker688)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker689)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker690)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker691)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker692)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker693)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker694)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker695)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker696)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker697)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker698)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker699)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker700)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker701)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker702)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker703)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker704)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker705)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker706)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker707)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker708)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker709)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker710)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker711)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker712)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker713)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker714)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker715)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker716)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker717)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker718)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker719)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker720)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker721)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker722)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker723)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker724)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker725)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker726)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker727)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker728)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker729)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker730)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker731)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker732)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker733)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker734)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker735)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker736)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker737)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker738)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker739)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker740)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker741)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker742)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker743)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker744)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker745)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker746)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker747)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker748)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker749)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker750)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker751)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker752)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker753)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker754)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker755)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker756)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker757)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker758)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker759)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker760)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker761)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker762)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker763)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker764)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker765)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker766)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker767)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker768)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker769)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker770)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker771)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker772)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker773)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker774)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker775)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker776)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker777)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker778)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker779)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker780)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker781)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker782)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker783)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker784)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker785)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker786)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker787)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker788)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker789)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker790)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker791)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker792)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker793)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker794)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker795)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker796)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker797)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker798)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker799)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker800)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker801)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker802)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker803)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker804)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker805)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker806)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker807)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker808)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker809)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker810)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker811)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker812)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker813)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker814)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker815)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker816)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker817)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker818)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker819)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker820)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker821)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker822)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker823)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker824)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker825)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker826)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker827)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker828)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker829)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker830)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker831)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker832)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker833)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker834)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker835)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker836)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker837)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker838)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker839)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker840)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker841)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker842)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker843)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker844)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker845)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker846)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker847)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker848)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker849)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker850)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker851)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker852)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker853)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker854)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker855)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker856)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker857)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker858)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker859)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker860)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker861)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker862)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker863)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker864)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker865)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker866)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker867)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker868)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker869)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker870)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker871)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker872)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker873)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker874)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker875)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker876)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker877)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker878)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker879)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker880)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker881)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker882)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker883)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker884)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker885)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker886)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker887)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker888)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker889)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker890)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker891)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker892)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker893)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker894)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker895)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker896)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker897)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker898)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker899)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker900)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker901)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker902)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker903)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker904)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker905)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker906)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker907)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker908)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker909)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker910)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker911)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker912)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker913)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker914)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker915)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker916)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker917)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker918)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker919)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker920)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker921)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker922)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker923)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker924)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker925)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker926)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker927)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker928)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker929)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker930)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker931)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker932)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker933)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker934)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker935)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker936)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker937)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker938)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker939)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker940)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker941)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker942)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker943)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker944)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker945)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker946)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker947)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker948)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker949)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker950)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker951)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker952)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker953)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker954)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker955)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker956)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker957)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker958)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker959)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker960)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker961)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker962)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker963)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker964)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker965)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker966)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker967)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker968)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker969)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker970)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker971)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker972)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker973)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker974)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker975)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker976)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker977)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker978)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker979)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker980)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker981)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker982)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker983)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker984)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker985)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker986)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker987)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker988)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker989)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker990)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker991)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker992)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker993)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker994)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker995)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker996)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker997)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker998)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker999)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1000)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1001)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1002)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1003)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1004)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1005)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1006)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1007)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1008)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1009)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1010)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1011)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1012)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1013)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1014)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1015)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1016)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1017)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1018)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1019)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1020)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1021)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1022)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1023)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1024)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1025)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1026)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1027)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1028)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1029)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1030)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1031)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1032)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1033)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1034)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1035)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1036)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1037)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1038)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1039)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1040)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1041)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1042)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1043)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1044)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1045)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1046)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1047)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1048)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1049)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1050)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1051)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1052)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1053)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1054)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1055)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1056)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1057)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1058)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1059)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1060)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1061)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1062)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1063)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1064)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1065)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1066)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1067)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1068)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1069)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1070)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1071)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1072)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1073)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1074)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1075)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1076)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1077)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1078)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1079)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1080)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1081)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1082)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1083)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1084)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1085)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1086)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1087)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1088)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1089)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1090)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1091)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1092)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1093)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1094)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1095)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1096)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1097)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1098)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1099)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1100)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1101)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1102)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1103)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1104)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1105)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1106)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1107)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1108)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1109)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1110)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1111)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1112)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1113)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1114)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1115)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1116)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1117)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1118)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1119)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1120)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1121)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1122)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1123)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1124)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1125)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1126)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1127)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1128)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1129)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1130)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1131)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1132)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1133)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1134)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1135)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1136)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1137)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1138)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1139)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1140)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1141)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1142)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1143)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1144)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1145)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1146)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1147)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1148)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1149)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1150)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1151)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1152)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1153)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1154)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1155)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1156)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1157)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1158)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1159)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1160)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1161)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1162)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1163)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1164)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1165)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1166)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1167)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1168)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1169)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1170)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1171)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1172)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1173)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1174)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1175)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1176)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1177)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1178)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1179)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1180)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1181)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1182)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1183)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1184)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1185)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1186)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1187)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1188)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1189)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1190)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1191)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1192)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1193)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1194)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1195)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1196)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1197)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1198)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1199)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1200)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1201)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1202)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1203)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1204)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1205)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1206)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1207)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1208)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1209)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1210)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1211)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1212)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1213)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1214)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1215)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1216)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1217)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1218)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1219)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1220)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1221)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1222)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1223)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1224)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1225)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1226)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1227)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1228)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1229)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1230)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1231)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1232)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1233)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1234)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1235)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1236)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1237)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1238)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1239)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1240)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1241)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1242)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1243)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1244)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1245)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1246)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1247)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1248)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1249)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1250)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1251)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1252)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1253)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1254)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1255)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1256)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1257)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1258)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1259)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1260)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1261)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1262)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1263)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1264)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1265)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1266)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1267)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1268)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1269)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1270)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1271)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1272)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1273)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1274)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1275)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1276)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1277)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1278)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1279)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1280)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1281)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1282)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1283)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1284)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1285)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1286)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1287)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1288)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1289)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1290)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1291)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1292)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1293)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1294)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1295)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1296)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1297)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1298)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1299)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1300)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1301)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1302)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1303)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1304)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1305)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1306)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1307)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1308)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1309)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1310)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1311)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1312)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1313)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1314)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1315)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1316)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1317)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1318)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1319)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1320)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1321)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1322)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1323)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1324)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1325)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1326)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1327)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1328)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1329)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1330)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1331)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1332)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1333)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1334)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1335)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1336)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1337)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1338)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1339)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1340)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1341)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1342)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1343)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1344)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1345)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1346)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1347)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1348)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1349)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1350)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1351)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1352)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1353)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1354)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1355)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1356)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1357)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1358)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1359)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1360)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1361)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1362)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1363)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1364)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1365)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1366)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1367)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1368)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1369)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1370)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1371)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1372)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1373)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1374)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1375)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1376)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1377)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1378)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1379)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1380)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1381)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1382)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1383)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1384)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1385)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1386)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1387)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1388)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1389)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1390)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1391)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1392)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1393)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1394)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1395)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1396)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1397)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1398)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1399)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1400)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1401)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1402)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1403)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1404)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1405)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1406)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1407)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1408)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1409)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1410)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1411)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1412)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1413)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1414)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1415)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1416)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1417)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1418)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1419)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1420)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1421)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1422)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1423)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1424)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1425)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1426)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1427)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1428)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1429)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1430)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1431)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1432)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1433)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1434)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1435)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1436)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1437)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1438)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1439)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1440)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1441)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1442)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1443)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1444)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1445)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1446)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1447)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1448)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1449)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1450)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1451)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1452)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1453)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1454)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1455)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1456)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1457)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1458)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1459)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1460)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1461)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1462)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1463)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1464)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1465)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1466)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1467)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1468)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1469)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1470)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1471)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1472)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1473)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1474)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1475)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1476)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1477)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1478)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1479)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1480)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1481)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1482)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1483)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1484)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1485)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1486)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1487)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1488)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1489)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1490)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1491)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1492)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1493)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1494)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1495)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1496)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1497)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1498)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1499)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1500)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1501)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1502)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1503)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1504)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1505)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1506)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1507)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1508)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1509)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1510)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1511)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1512)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1513)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1514)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1515)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1516)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1517)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1518)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1519)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1520)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1521)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1522)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1523)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1524)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1525)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1526)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1527)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1528)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1529)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1530)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1531)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1532)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1533)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1534)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1535)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1536)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1537)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1538)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1539)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1540)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1541)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1542)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1543)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1544)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1545)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1546)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1547)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1548)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1549)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1550)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1551)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1552)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1553)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1554)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1555)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1556)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1557)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1558)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1559)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1560)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1561)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1562)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1563)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1564)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1565)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1566)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1567)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1568)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1569)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1570)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1571)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1572)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1573)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1574)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1575)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1576)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1577)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1578)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1579)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1580)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1581)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1582)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1583)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1584)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1585)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1586)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1587)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1588)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1589)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1590)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1591)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1592)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1593)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1594)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1595)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1596)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1597)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1598)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1599)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1600)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1601)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1602)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1603)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1604)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1605)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1606)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1607)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1608)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1609)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1610)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1611)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1612)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1613)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1614)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1615)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1616)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1617)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1618)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1619)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1620)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1621)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1622)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1623)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1624)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1625)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1626)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1627)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1628)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1629)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1630)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1631)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1632)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1633)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1634)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1635)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1636)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1637)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1638)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1639)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1640)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1641)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1642)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1643)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1644)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1645)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1646)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1647)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1648)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1649)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1650)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1651)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1652)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1653)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1654)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1655)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1656)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1657)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1658)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1659)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1660)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1661)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1662)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1663)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1664)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1665)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1666)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1667)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1668)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1669)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1670)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1671)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1672)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1673)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1674)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1675)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1676)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1677)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1678)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1679)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1680)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1681)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1682)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1683)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1684)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1685)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1686)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1687)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1688)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1689)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1690)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1691)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1692)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1693)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1694)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1695)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1696)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1697)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1698)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1699)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1700)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1701)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1702)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1703)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1704)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1705)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1706)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1707)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1708)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1709)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1710)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1711)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1712)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1713)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1714)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1715)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1716)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1717)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1718)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1719)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1720)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1721)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1722)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1723)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1724)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1725)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1726)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1727)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1728)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1729)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1730)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1731)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1732)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1733)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1734)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1735)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1736)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1737)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1738)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1739)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1740)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1741)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1742)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1743)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1744)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1745)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1746)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1747)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1748)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1749)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1750)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1751)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1752)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1753)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1754)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1755)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1756)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1757)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1758)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1759)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1760)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1761)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1762)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1763)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1764)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1765)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1766)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1767)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1768)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1769)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1770)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1771)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1772)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1773)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1774)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1775)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1776)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1777)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1778)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1779)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1780)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1781)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1782)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1783)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1784)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1785)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1786)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1787)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1788)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1789)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1790)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1791)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1792)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1793)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1794)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1795)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1796)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1797)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1798)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1799)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1800)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1801)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1802)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1803)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1804)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1805)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1806)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1807)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1808)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1809)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1810)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1811)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1812)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1813)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1814)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1815)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1816)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1817)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1818)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1819)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1820)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1821)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1822)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1823)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1824)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1825)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1826)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1827)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1828)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1829)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1830)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1831)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1832)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1833)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1834)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1835)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1836)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1837)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1838)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1839)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1840)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1841)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1842)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1843)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1844)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1845)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1846)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1847)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1848)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1849)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1850)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1851)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1852)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1853)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1854)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1855)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1856)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1857)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1858)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1859)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1860)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1861)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1862)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1863)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1864)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1865)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1866)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1867)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1868)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1869)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1870)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1871)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1872)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1873)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1874)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1875)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1876)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1877)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1878)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1879)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1880)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1881)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1882)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1883)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1884)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1885)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1886)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1887)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1888)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1889)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1890)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1891)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1892)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1893)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1894)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1895)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1896)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1897)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1898)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1899)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1900)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1901)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1902)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1903)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1904)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1905)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1906)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1907)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1908)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1909)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1910)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1911)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1912)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1913)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1914)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1915)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1916)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1917)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1918)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1919)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1920)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1921)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1922)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1923)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1924)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1925)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1926)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1927)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1928)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1929)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1930)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1931)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1932)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1933)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1934)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1935)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1936)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1937)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1938)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1939)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1940)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1941)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1942)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1943)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1944)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1945)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1946)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1947)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1948)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1949)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1950)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1951)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1952)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1953)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1954)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1955)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1956)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1957)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1958)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1959)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1960)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1961)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1962)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1963)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1964)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1965)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1966)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1967)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1968)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1969)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1970)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1971)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1972)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1973)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1974)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1975)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1976)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1977)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1978)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1979)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1980)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1981)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1982)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1983)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1984)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1985)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1986)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1987)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1988)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1989)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1990)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1991)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1992)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1993)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1994)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1995)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1996)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1997)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1998)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker1999)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2000)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2001)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2002)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2003)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2004)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2005)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2006)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2007)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2008)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2009)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2010)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2011)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2012)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2013)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2014)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2015)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2016)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2017)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2018)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2019)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2020)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2021)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2022)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2023)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2024)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2025)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2026)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2027)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2028)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2029)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2030)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2031)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2032)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2033)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2034)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2035)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2036)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2037)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2038)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2039)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2040)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2041)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2042)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2043)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2044)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2045)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2046)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2047)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2048)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2049)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2050)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2051)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2052)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2053)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2054)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2055)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2056)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2057)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2058)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2059)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2060)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2061)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2062)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2063)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2064)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2065)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2066)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2067)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2068)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2069)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2070)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2071)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2072)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2073)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2074)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2075)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2076)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2077)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2078)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2079)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2080)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2081)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2082)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2083)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2084)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2085)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2086)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2087)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2088)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2089)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2090)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2091)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2092)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2093)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2094)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2095)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2096)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2097)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2098)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2099)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2100)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2101)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2102)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2103)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2104)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2105)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2106)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2107)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2108)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2109)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2110)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2111)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2112)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2113)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2114)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2115)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2116)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2117)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2118)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2119)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2120)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2121)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2122)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2123)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2124)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2125)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2126)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2127)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2128)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2129)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2130)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2131)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2132)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2133)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2134)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2135)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2136)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2137)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2138)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2139)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2140)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2141)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2142)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2143)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2144)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2145)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2146)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2147)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2148)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2149)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2150)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2151)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2152)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2153)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2154)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2155)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2156)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2157)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2158)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2159)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2160)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2161)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2162)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2163)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2164)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2165)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2166)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2167)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2168)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2169)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2170)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2171)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2172)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2173)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2174)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2175)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2176)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2177)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2178)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2179)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2180)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2181)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2182)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2183)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2184)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2185)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2186)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2187)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2188)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2189)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2190)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2191)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2192)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2193)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2194)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2195)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2196)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2197)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2198)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2199)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2200)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2201)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2202)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2203)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2204)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2205)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2206)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2207)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2208)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2209)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2210)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2211)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2212)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2213)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2214)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2215)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2216)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2217)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2218)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2219)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2220)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2221)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2222)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2223)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2224)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2225)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2226)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2227)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2228)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2229)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2230)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2231)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2232)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2233)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2234)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2235)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2236)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2237)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2238)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2239)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2240)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2241)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2242)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2243)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2244)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2245)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2246)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2247)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2248)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2249)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2250)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2251)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2252)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2253)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2254)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2255)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2256)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2257)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2258)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2259)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2260)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2261)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2262)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2263)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2264)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2265)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2266)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2267)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2268)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2269)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2270)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2271)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2272)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2273)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2274)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2275)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2276)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2277)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2278)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2279)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2280)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2281)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2282)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2283)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2284)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2285)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2286)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2287)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2288)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2289)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2290)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2291)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2292)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2293)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2294)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2295)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2296)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2297)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2298)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2299)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2300)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2301)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2302)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2303)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2304)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2305)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2306)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2307)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2308)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2309)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2310)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2311)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2312)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2313)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2314)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2315)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2316)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2317)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2318)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2319)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2320)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2321)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2322)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2323)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2324)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2325)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2326)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2327)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2328)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2329)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2330)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2331)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2332)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2333)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2334)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2335)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2336)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2337)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2338)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2339)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2340)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2341)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2342)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2343)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2344)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2345)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2346)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2347)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2348)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2349)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2350)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2351)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2352)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2353)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2354)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2355)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2356)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2357)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2358)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2359)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2360)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2361)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2362)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2363)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2364)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2365)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2366)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2367)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2368)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2369)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2370)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2371)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2372)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2373)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2374)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2375)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2376)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2377)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2378)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2379)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2380)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2381)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2382)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2383)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2384)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2385)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2386)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2387)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2388)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2389)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2390)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2391)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2392)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2393)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2394)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2395)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2396)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2397)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2398)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2399)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2400)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2401)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2402)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2403)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2404)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2405)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2406)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2407)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2408)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2409)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2410)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2411)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2412)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2413)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2414)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2415)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2416)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2417)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2418)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2419)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2420)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2421)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2422)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2423)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2424)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2425)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2426)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2427)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2428)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2429)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2430)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2431)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2432)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2433)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2434)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2435)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2436)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2437)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2438)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2439)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2440)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2441)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2442)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2443)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2444)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2445)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2446)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2447)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2448)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2449)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2450)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2451)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2452)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2453)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2454)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2455)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2456)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2457)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2458)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2459)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2460)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2461)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2462)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2463)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2464)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2465)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2466)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2467)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2468)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2469)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2470)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2471)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2472)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2473)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2474)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2475)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2476)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2477)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2478)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2479)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2480)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2481)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2482)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2483)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2484)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2485)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2486)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2487)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2488)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2489)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2490)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2491)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2492)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2493)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2494)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2495)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2496)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2497)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2498)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2499)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2500)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2501)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2502)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2503)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2504)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2505)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2506)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2507)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2508)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2509)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2510)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2511)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2512)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2513)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2514)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2515)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2516)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2517)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2518)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2519)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2520)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2521)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2522)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2523)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2524)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2525)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2526)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2527)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2528)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2529)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2530)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2531)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2532)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2533)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2534)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2535)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2536)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2537)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2538)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2539)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2540)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2541)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2542)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2543)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2544)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2545)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2546)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2547)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2548)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2549)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2550)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2551)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2552)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2553)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2554)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2555)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2556)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2557)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2558)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2559)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2560)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2561)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2562)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2563)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2564)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2565)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2566)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2567)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2568)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2569)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2570)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2571)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2572)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2573)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2574)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2575)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2576)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2577)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2578)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2579)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2580)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2581)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2582)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2583)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2584)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2585)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2586)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2587)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2588)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2589)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2590)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2591)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2592)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2593)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2594)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2595)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2596)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2597)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2598)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2599)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2600)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2601)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2602)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2603)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2604)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2605)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2606)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2607)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2608)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2609)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2610)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2611)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2612)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2613)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2614)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2615)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2616)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2617)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2618)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2619)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2620)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2621)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2622)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2623)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2624)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2625)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2626)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2627)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2628)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2629)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2630)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2631)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2632)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2633)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2634)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2635)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2636)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2637)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2638)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2639)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2640)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2641)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2642)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2643)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2644)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2645)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2646)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2647)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2648)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2649)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2650)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2651)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2652)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2653)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2654)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2655)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2656)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2657)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2658)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2659)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2660)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2661)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2662)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2663)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2664)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2665)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2666)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2667)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2668)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2669)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2670)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2671)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2672)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2673)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2674)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2675)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2676)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2677)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2678)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2679)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2680)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2681)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2682)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2683)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2684)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2685)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2686)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2687)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2688)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2689)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2690)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2691)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2692)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2693)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2694)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2695)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2696)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2697)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2698)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2699)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2700)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2701)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2702)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2703)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2704)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2705)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2706)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2707)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2708)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2709)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2710)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2711)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2712)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2713)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2714)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2715)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2716)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2717)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2718)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2719)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2720)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2721)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2722)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2723)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2724)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2725)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2726)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2727)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2728)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2729)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2730)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2731)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2732)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2733)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2734)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2735)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2736)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2737)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2738)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2739)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2740)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2741)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2742)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2743)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2744)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2745)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2746)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2747)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2748)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2749)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2750)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2751)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2752)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2753)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2754)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2755)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2756)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2757)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2758)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2759)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2760)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2761)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2762)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2763)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2764)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2765)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2766)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2767)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2768)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2769)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2770)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2771)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2772)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2773)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2774)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2775)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2776)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2777)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2778)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2779)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2780)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2781)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2782)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2783)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2784)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2785)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2786)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2787)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2788)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2789)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2790)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2791)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2792)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2793)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2794)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2795)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2796)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2797)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2798)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2799)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2800)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2801)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2802)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2803)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2804)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2805)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2806)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2807)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2808)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2809)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2810)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2811)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2812)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2813)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2814)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2815)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2816)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2817)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2818)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2819)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2820)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2821)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2822)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2823)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2824)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2825)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2826)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2827)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2828)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2829)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2830)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2831)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2832)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2833)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2834)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2835)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2836)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2837)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2838)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2839)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2840)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2841)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2842)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2843)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2844)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2845)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2846)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2847)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2848)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2849)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2850)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2851)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2852)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2853)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2854)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2855)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2856)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2857)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2858)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2859)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2860)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2861)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2862)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2863)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2864)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2865)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2866)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2867)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2868)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2869)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2870)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2871)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2872)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2873)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2874)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2875)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2876)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2877)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2878)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2879)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2880)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2881)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2882)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2883)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2884)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2885)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2886)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2887)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2888)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2889)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2890)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2891)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2892)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2893)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2894)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2895)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2896)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2897)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2898)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2899)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2900)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2901)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2902)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2903)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2904)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2905)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2906)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2907)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2908)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2909)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2910)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2911)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2912)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2913)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2914)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2915)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2916)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2917)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2918)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2919)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2920)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2921)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2922)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2923)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2924)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2925)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2926)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2927)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2928)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2929)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2930)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2931)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2932)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2933)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2934)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2935)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2936)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2937)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2938)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2939)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2940)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2941)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2942)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2943)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2944)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2945)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2946)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2947)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2948)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2949)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2950)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2951)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2952)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2953)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2954)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2955)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2956)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2957)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2958)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2959)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2960)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2961)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2962)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2963)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2964)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2965)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2966)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2967)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2968)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2969)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2970)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2971)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2972)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2973)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2974)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2975)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2976)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2977)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2978)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2979)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2980)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2981)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2982)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2983)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2984)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2985)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2986)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2987)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2988)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2989)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2990)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2991)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2992)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2993)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2994)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2995)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2996)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2997)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2998)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker2999)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3000)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3001)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3002)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3003)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3004)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3005)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3006)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3007)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3008)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3009)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3010)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3011)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3012)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3013)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3014)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3015)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3016)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3017)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3018)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3019)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3020)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3021)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3022)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3023)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3024)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3025)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3026)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3027)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3028)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3029)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3030)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3031)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3032)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3033)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3034)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3035)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3036)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3037)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3038)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3039)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3040)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3041)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3042)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3043)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3044)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3045)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3046)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3047)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3048)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3049)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3050)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3051)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3052)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3053)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3054)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3055)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3056)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3057)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3058)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3059)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3060)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3061)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3062)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3063)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3064)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3065)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3066)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3067)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3068)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3069)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3070)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3071)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3072)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3073)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3074)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3075)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3076)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3077)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3078)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3079)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3080)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3081)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3082)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3083)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3084)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3085)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3086)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3087)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3088)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3089)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3090)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3091)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3092)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3093)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3094)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3095)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3096)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3097)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3098)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3099)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3100)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3101)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3102)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3103)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3104)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3105)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3106)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3107)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3108)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3109)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3110)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3111)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3112)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3113)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3114)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3115)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3116)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3117)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3118)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3119)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3120)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3121)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3122)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3123)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3124)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3125)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3126)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3127)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3128)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3129)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3130)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3131)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3132)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3133)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3134)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3135)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3136)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3137)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3138)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3139)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3140)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3141)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3142)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3143)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3144)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3145)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3146)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3147)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3148)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3149)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3150)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3151)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3152)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3153)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3154)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3155)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3156)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3157)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3158)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3159)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3160)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3161)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3162)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3163)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3164)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3165)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3166)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3167)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3168)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3169)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3170)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3171)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3172)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3173)
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_0__0_.mux_top_track_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.022))
          (IOPATH B Y (::0.027) (::0.024))
          (IOPATH S0 Y (::0.025) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_0__0_.mux_top_track_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.025) (::0.023))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_0__0_.mux_top_track_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.025) (::0.023))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_0__0_.mux_right_track_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_right_track_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.022))
          (IOPATH B Y (::0.027) (::0.024))
          (IOPATH S0 Y (::0.025) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_right_track_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_0__0_.mux_right_track_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_right_track_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.025) (::0.023))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_right_track_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_0__0_.mux_right_track_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_right_track_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.025) (::0.023))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_right_track_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.009))
        (SETUP (posedge D) (posedge CK) (::0.013))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_top_track_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.014) (::0.010))
          (IOPATH AN Y (::0.019) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_6.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_top_track_8.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.014) (::0.010))
          (IOPATH AN Y (::0.019) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_8.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_top_track_10.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.020) (::0.013))
          (IOPATH AN Y (::0.025) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_10.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_top_track_12.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.022) (::0.014))
          (IOPATH AN Y (::0.026) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_12.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_top_track_14.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.022) (::0.014))
          (IOPATH AN Y (::0.026) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_14.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_top_track_16.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.020) (::0.013))
          (IOPATH AN Y (::0.025) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_16.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_top_track_18.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.018) (::0.012))
          (IOPATH AN Y (::0.023) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_top_track_18.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_right_track_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.014) (::0.010))
          (IOPATH AN Y (::0.019) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_right_track_6.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_right_track_8.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.014) (::0.010))
          (IOPATH AN Y (::0.019) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_right_track_8.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_right_track_10.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.019) (::0.013))
          (IOPATH AN Y (::0.024) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_right_track_10.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_right_track_12.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.020) (::0.013))
          (IOPATH AN Y (::0.025) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_right_track_12.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__0_.mux_right_track_14.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__0_.mux_right_track_14.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_0__0_.mux_right_track_14.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_right_track_14.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.016) (::0.010))
          (IOPATH AN Y (::0.024) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__0_.mux_right_track_16.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__0_.mux_right_track_16.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_0__0_.mux_right_track_16.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_right_track_16.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.016) (::0.009))
          (IOPATH AN Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__0_.mux_right_track_18.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.019) (::0.012))
          (IOPATH AN Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__0_.mux_right_track_18.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_6.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_6.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_8.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_8.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_10.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_10.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_12.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_12.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_14.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_14.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_16.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_16.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_18.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_top_track_18.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_6.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_6.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_8.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_8.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_10.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_10.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_12.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_12.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_14.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_14.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_16.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_16.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_18.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__0_.mem_right_track_18.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_0__1_.mux_right_track_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_right_track_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.025) (::0.023))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_right_track_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_2.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_2.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_0__1_.mux_right_track_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_right_track_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.022))
          (IOPATH B Y (::0.026) (::0.022))
          (IOPATH S0 Y (::0.026) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_0__1_.mux_right_track_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_4.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_4.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_0__1_.mux_right_track_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_right_track_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.022))
          (IOPATH B Y (::0.026) (::0.022))
          (IOPATH S0 Y (::0.026) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_0__1_.mux_right_track_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_bottom_track_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.025) (::0.023))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_bottom_track_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_bottom_track_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.025) (::0.023))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_bottom_track_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_5.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_5.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_bottom_track_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.023) (::0.020))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.018) (::0.012))
          (IOPATH AN Y (::0.023) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_right_track_6.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_8.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.018) (::0.012))
          (IOPATH AN Y (::0.023) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_right_track_8.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_10.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.020) (::0.013))
          (IOPATH AN Y (::0.025) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_right_track_10.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_12.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.020) (::0.013))
          (IOPATH AN Y (::0.025) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_right_track_12.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_14.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.020) (::0.013))
          (IOPATH AN Y (::0.025) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_right_track_14.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_16.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_16.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_0__1_.mux_right_track_16.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_16.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.012) (::0.008))
          (IOPATH AN Y (::0.019) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_right_track_18.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.016) (::0.011))
          (IOPATH AN Y (::0.020) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_right_track_18.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_7.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_7.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.012) (::0.008))
          (IOPATH AN Y (::0.019) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_9.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_9.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_9.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_9.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.012) (::0.008))
          (IOPATH AN Y (::0.019) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_11.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.024) (::0.014))
          (IOPATH AN Y (::0.029) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_bottom_track_11.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_13.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.025) (::0.015))
          (IOPATH AN Y (::0.030) (::0.020))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_bottom_track_13.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_15.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.025) (::0.015))
          (IOPATH AN Y (::0.030) (::0.020))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_bottom_track_15.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_17.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.021) (::0.013))
          (IOPATH AN Y (::0.025) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_bottom_track_17.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_0__1_.mux_bottom_track_19.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.020) (::0.013))
          (IOPATH AN Y (::0.025) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_0__1_.mux_bottom_track_19.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_6.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_6.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_8.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_8.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_10.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_10.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_12.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_12.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_14.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_14.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_16.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_16.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_18.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_right_track_18.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_7.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_7.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_9.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_9.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_11.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_11.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_13.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_13.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_15.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_15.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_17.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_17.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_19.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_0__1_.mem_bottom_track_19.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__0_.mux_top_track_0.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__0_.mux_top_track_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_top_track_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.022))
          (IOPATH B Y (::0.027) (::0.024))
          (IOPATH S0 Y (::0.025) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_top_track_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__0_.mux_top_track_2.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__0_.mux_top_track_2.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__0_.mux_top_track_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_top_track_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.023) (::0.020))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_1__0_.mux_top_track_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_1__0_.mux_top_track_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_top_track_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.022))
          (IOPATH B Y (::0.027) (::0.024))
          (IOPATH S0 Y (::0.025) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_top_track_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_1__0_.mux_left_track_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_left_track_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.025) (::0.023))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_left_track_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_1__0_.mux_left_track_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_left_track_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.022))
          (IOPATH B Y (::0.028) (::0.024))
          (IOPATH S0 Y (::0.026) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_left_track_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_1__0_.mux_left_track_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_left_track_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.026) (::0.022))
          (IOPATH B Y (::0.028) (::0.024))
          (IOPATH S0 Y (::0.026) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_left_track_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.009))
        (SETUP (posedge D) (posedge CK) (::0.013))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_top_track_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.018) (::0.012))
          (IOPATH AN Y (::0.023) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_top_track_6.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_top_track_8.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.017) (::0.012))
          (IOPATH AN Y (::0.022) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_top_track_8.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_top_track_10.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.019) (::0.013))
          (IOPATH AN Y (::0.024) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_top_track_10.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_top_track_12.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.020) (::0.013))
          (IOPATH AN Y (::0.025) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_top_track_12.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_top_track_14.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.020) (::0.013))
          (IOPATH AN Y (::0.025) (::0.018))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_top_track_14.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_top_track_16.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.014) (::0.010))
          (IOPATH AN Y (::0.019) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_top_track_16.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_top_track_18.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.017) (::0.012))
          (IOPATH AN Y (::0.021) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_top_track_18.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__0_.mux_left_track_7.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__0_.mux_left_track_7.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__0_.mux_left_track_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_left_track_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.013) (::0.008))
          (IOPATH AN Y (::0.021) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_left_track_9.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.014) (::0.010))
          (IOPATH AN Y (::0.019) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_left_track_9.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_left_track_11.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.024) (::0.014))
          (IOPATH AN Y (::0.029) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_left_track_11.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_left_track_13.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.024) (::0.014))
          (IOPATH AN Y (::0.028) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_left_track_13.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_left_track_15.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.023) (::0.014))
          (IOPATH AN Y (::0.028) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_left_track_15.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_left_track_17.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.020) (::0.012))
          (IOPATH AN Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_left_track_17.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__0_.mux_left_track_19.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.020) (::0.012))
          (IOPATH AN Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__0_.mux_left_track_19.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_6.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_6.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_8.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_8.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_10.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_10.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_12.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_12.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_14.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_14.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_16.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_16.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_18.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_top_track_18.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_7.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_7.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_9.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_9.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_11.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_11.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_13.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_13.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_15.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_15.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_17.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_17.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_19.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__0_.mem_left_track_19.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_1.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_1.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_bottom_track_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.023) (::0.020))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_3.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_3.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_bottom_track_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.023) (::0.020))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_5.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_5.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_5.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_bottom_track_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.023) (::0.020))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_1.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_1.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_1.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__1_.mux_left_track_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__1_.mux_left_track_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_left_track_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.023) (::0.020))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_3.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_3.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__1_.mux_left_track_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.023) (::0.027))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_left_track_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.023) (::0.020))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_1__1_.mux_left_track_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE sb_1__1_.mux_left_track_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_left_track_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.023) (::0.021))
          (IOPATH B Y (::0.025) (::0.023))
          (IOPATH S0 Y (::0.023) (::0.022))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_left_track_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.012))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_7.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_7.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.014) (::0.009))
          (IOPATH AN Y (::0.022) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_9.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.017) (::0.012))
          (IOPATH AN Y (::0.022) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_bottom_track_9.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_11.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.024) (::0.014))
          (IOPATH AN Y (::0.028) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_bottom_track_11.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_13.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.024) (::0.014))
          (IOPATH AN Y (::0.028) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_bottom_track_13.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_15.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.025) (::0.015))
          (IOPATH AN Y (::0.029) (::0.020))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_bottom_track_15.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_17.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_17.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_17.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_17.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.015) (::0.009))
          (IOPATH AN Y (::0.023) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_19.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_19.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_19.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_bottom_track_19.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.015) (::0.009))
          (IOPATH AN Y (::0.023) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_7.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_7.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__1_.mux_left_track_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.014) (::0.009))
          (IOPATH AN Y (::0.022) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_9.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_9.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE sb_1__1_.mux_left_track_9.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_9.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.016) (::0.009))
          (IOPATH AN Y (::0.023) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_11.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.025) (::0.015))
          (IOPATH AN Y (::0.029) (::0.020))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_left_track_11.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_13.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.025) (::0.015))
          (IOPATH AN Y (::0.030) (::0.020))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_left_track_13.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_15.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.024) (::0.014))
          (IOPATH AN Y (::0.028) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_left_track_15.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_17.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.018) (::0.012))
          (IOPATH AN Y (::0.023) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_left_track_17.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE sb_1__1_.mux_left_track_19.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.017) (::0.012))
          (IOPATH AN Y (::0.022) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE sb_1__1_.mux_left_track_19.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_7.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_7.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_9.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_9.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_11.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_11.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_13.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_13.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_15.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_15.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_17.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_17.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_19.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_bottom_track_19.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_7.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_7.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_9.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_9.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_11.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_11.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_13.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_13.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_15.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_15.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_17.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_17.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_19.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE sb_1__1_.mem_left_track_19.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.007) (::0.009))
          (IOPATH B Y (::0.006) (::0.008))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.116) (::0.104))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.014))
          (IOPATH B Y (::0.017) (::0.015))
          (IOPATH S0 Y (::0.017) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.INVX1LVT_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.114) (::0.100))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.007) (::0.009))
          (IOPATH B Y (::0.006) (::0.008))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.114) (::0.100))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.007) (::0.009))
          (IOPATH B Y (::0.006) (::0.008))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.121) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.007) (::0.009))
          (IOPATH B Y (::0.006) (::0.008))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.114) (::0.100))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_0.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_1.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_2.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_3.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_4.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_5.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_6.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_6.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_6.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_6.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_7.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_7.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_7.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__0_.mux_top_ipin_7.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.009))
        (SETUP (posedge D) (posedge CK) (::0.013))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_6.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_6.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_6.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_7.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_7.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_top_ipin_7.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_5.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_5.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_6.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_6.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_6.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.112) (::0.057))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_7.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_8.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.112) (::0.057))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_8.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_9.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.112) (::0.057))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_9.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.015) (::0.014))
          (IOPATH B Y (::0.015) (::0.014))
          (IOPATH S0 Y (::0.016) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_6.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_6.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_7.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_7.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_8.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_8.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_9.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_9.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__0_.cdn_loop_breaker)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__0_.cdn_loop_breaker1)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__0_.cdn_loop_breaker2)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__0_.cdn_loop_breaker3)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__0_.cdn_loop_breaker4)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__0_.cdn_loop_breaker5)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__0_.cdn_loop_breaker6)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__0_.cdn_loop_breaker7)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__0_.cdn_loop_breaker8)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__0_.cdn_loop_breaker9)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__0_.cdn_loop_breaker10)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_0.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_1.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_2.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_3.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_4.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_5.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_6.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_6.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_6.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_6.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_7.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_7.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_7.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_7.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.007) (::0.009))
          (IOPATH B Y (::0.006) (::0.008))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.116) (::0.104))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.014))
          (IOPATH B Y (::0.017) (::0.015))
          (IOPATH S0 Y (::0.017) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_1.INVX1LVT_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.120) (::0.107))
          (IOPATH B Y (::0.123) (::0.110))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.014))
          (IOPATH B Y (::0.017) (::0.015))
          (IOPATH S0 Y (::0.017) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.INVX1LVT_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.114) (::0.100))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.114) (::0.100))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.007) (::0.009))
          (IOPATH B Y (::0.006) (::0.008))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.INVX1LVT_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.114) (::0.100))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.009))
        (SETUP (posedge D) (posedge CK) (::0.013))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_6.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_6.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_6.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_7.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_7.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_7.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_5.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_5.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_6.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_6.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_6.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_7.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_7.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_8.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_8.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_8.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_8.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_9.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_9.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_9.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cbx_1__1_.mux_top_ipin_9.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_6.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_6.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_7.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_7.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_8.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_8.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_9.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cbx_1__1_.mem_top_ipin_9.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__1_.cdn_loop_breaker)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__1_.cdn_loop_breaker1)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__1_.cdn_loop_breaker2)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__1_.cdn_loop_breaker3)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__1_.cdn_loop_breaker4)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__1_.cdn_loop_breaker5)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__1_.cdn_loop_breaker6)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__1_.cdn_loop_breaker7)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__1_.cdn_loop_breaker8)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__1_.cdn_loop_breaker9)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cbx_1__1_.cdn_loop_breaker10)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_0.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.114) (::0.100))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_0__1_.mux_left_ipin_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.007) (::0.009))
          (IOPATH B Y (::0.006) (::0.008))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_1.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.007) (::0.009))
          (IOPATH B Y (::0.006) (::0.008))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.114) (::0.100))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_2.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_2.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_2.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.007) (::0.009))
          (IOPATH B Y (::0.006) (::0.008))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.121) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_3.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_3.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_3.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.007) (::0.009))
          (IOPATH B Y (::0.006) (::0.008))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.114) (::0.100))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_4.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_4.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_4.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_4.INVX1LVT_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.120) (::0.107))
          (IOPATH B Y (::0.121) (::0.106))
          (IOPATH S0 Y (::0.122) (::0.109))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_0.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_1.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_2.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_3.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_4.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_5.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_6.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_6.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_6.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_6.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_7.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_7.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_0__1_.mux_right_ipin_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_7.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_0__1_.mux_right_ipin_7.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
        (HOLD (negedge D) (posedge CK) (::0.000))
        (HOLD (posedge D) (posedge CK) (::0.000))
        (SETUP (negedge D) (posedge CK) (::0.009))
        (SETUP (posedge D) (posedge CK) (::0.013))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_6.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_6.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_6.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_7.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_7.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_right_ipin_7.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_5.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_5.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_6.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_6.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_6.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_7.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_7.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_8.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_8.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_8.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_8.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_9.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_9.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_9.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cby_0__1_.mux_left_ipin_9.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_6.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_6.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_7.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_7.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_8.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_8.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_9.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_0__1_.mem_left_ipin_9.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_0__1_.cdn_loop_breaker)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_0__1_.cdn_loop_breaker1)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_0__1_.cdn_loop_breaker2)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_0__1_.cdn_loop_breaker3)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_0__1_.cdn_loop_breaker4)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_0__1_.cdn_loop_breaker5)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_0__1_.cdn_loop_breaker6)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_0__1_.cdn_loop_breaker7)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_0__1_.cdn_loop_breaker8)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_0__1_.cdn_loop_breaker9)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_0__1_.cdn_loop_breaker10)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_0.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_1.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_2.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_3.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_4.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_5.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_6.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_6.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_6.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_6.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_7.INVX4LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.005) (::0.005))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_7.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.028))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_1__1_.mux_left_ipin_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.006) (::0.008))
          (IOPATH B Y (::0.005) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_7.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.013) (::0.012))
          (IOPATH B Y (::0.014) (::0.013))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_1__1_.mux_left_ipin_7.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.021) (::0.023))
          (IOPATH B Y (::0.021) (::0.024))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.007) (::0.009))
          (IOPATH B Y (::0.006) (::0.008))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.116) (::0.104))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_1__1_.mux_right_ipin_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.014))
          (IOPATH B Y (::0.017) (::0.015))
          (IOPATH S0 Y (::0.017) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_1__1_.mux_right_ipin_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_1.INVX1LVT_0_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_1.INVX1LVT_1_)
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_1.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.025) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.007) (::0.009))
          (IOPATH B Y (::0.006) (::0.008))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.114) (::0.100))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_2.INVX1LVT_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.116) (::0.104))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_1__1_.mux_right_ipin_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.016) (::0.014))
          (IOPATH B Y (::0.017) (::0.015))
          (IOPATH S0 Y (::0.017) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2XLLVT")
     (INSTANCE cby_1__1_.mux_right_ipin_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.023) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_3.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_3.INVX1LVT_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.114) (::0.100))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_1__1_.mux_right_ipin_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_4.INVX1LVT_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_4.INVX1LVT_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.025) (::0.027))
          (IOPATH B Y (::0.026) (::0.029))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.027) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.114) (::0.101))
          (IOPATH B Y (::0.114) (::0.100))
          (IOPATH S0 Y (::0.115) (::0.104))
        )
     )
  )
  (CELL
     (CELLTYPE "MXI2XLLVT")
     (INSTANCE cby_1__1_.mux_right_ipin_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH S0 Y (::0.014) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_5.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_6.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_6.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_6.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_7.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_7.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_left_ipin_7.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_0.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_0.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_0.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_1.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_1.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_1.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_2.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_2.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_2.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_3.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_3.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_3.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_4.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_4.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_4.DFFRX1LVT_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_5.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_5.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_6.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_6.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_6.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_7.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_7.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_8.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_8.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_8.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_8.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_9.INVX1LVT_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_9.INVX1LVT_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.004) (::0.004))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_9.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.024) (::0.027))
          (IOPATH B Y (::0.024) (::0.028))
          (IOPATH S0 Y (::0.026) (::0.028))
        )
     )
  )
  (CELL
     (CELLTYPE "NOR2BX1LVT")
     (INSTANCE cby_1__1_.mux_right_ipin_9.g2)
     (DELAY
        (ABSOLUTE
          (PORT AN (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.109) (::0.054))
          (IOPATH AN Y (::0.116) (::0.062))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_5.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_5.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_6.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_6.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_7.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_7.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_8.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_8.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_9.DFFRX1LVT_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1LVT")
     (INSTANCE cby_1__1_.mem_right_ipin_9.DFFRX1LVT_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (posedge CK) (::0.023))
        (RECOVERY (posedge RN) (posedge CK) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_1__1_.cdn_loop_breaker)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_1__1_.cdn_loop_breaker1)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_1__1_.cdn_loop_breaker2)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_1__1_.cdn_loop_breaker3)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_1__1_.cdn_loop_breaker4)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_1__1_.cdn_loop_breaker5)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_1__1_.cdn_loop_breaker6)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_1__1_.cdn_loop_breaker7)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_1__1_.cdn_loop_breaker8)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_1__1_.cdn_loop_breaker9)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cby_1__1_.cdn_loop_breaker10)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cdn_loop_breaker)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cdn_loop_breaker2)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cdn_loop_breaker3)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cdn_loop_breaker4)
  )
  (CELL
     (CELLTYPE "CLKBUFX2LVT")
     (INSTANCE cdn_loop_breaker5)
  )
)
