

================================================================
== Vitis HLS Report for 'B_IO_L3_in_x2'
================================================================
* Date:           Sun Sep 18 12:41:39 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.645 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  13.662 us|  13.662 us|  4099|  4099|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L3_in_x2_loop_1  |     4097|     4097|         4|          2|          2|  2048|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       47|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       85|     -|
|Register             |        -|      -|      536|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      536|      132|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_4_fu_83_p2                    |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_199                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_203                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13571_fu_89_p2             |      icmp|   0|  0|  12|          12|          13|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  47|          32|          23|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  26|          5|    1|          5|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_i_V_phi_fu_76_p4     |   9|          2|   12|         24|
    |fifo_B_B_IO_L2_in_0_x214_blk_n  |   9|          2|    1|          2|
    |fifo_B_B_IO_L2_in_0_x214_din    |  14|          3|  256|        768|
    |i_V_reg_72                      |   9|          2|   12|         24|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  85|         18|  284|        827|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |    4|   0|    4|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |i_V_4_reg_118                       |   12|   0|   12|          0|
    |i_V_reg_72                          |   12|   0|   12|          0|
    |icmp_ln13571_reg_123                |    1|   0|    1|          0|
    |icmp_ln13571_reg_123_pp0_iter1_reg  |    1|   0|    1|          0|
    |tmp_reg_137                         |  247|   0|  247|          0|
    |trunc_ln674_reg_132                 |  256|   0|  256|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  536|   0|  536|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|             B_IO_L3_in_x2|  return value|
|fifo_B_B_IO_L2_in_0_x214_din     |  out|  256|     ap_fifo|  fifo_B_B_IO_L2_in_0_x214|       pointer|
|fifo_B_B_IO_L2_in_0_x214_full_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_0_x214|       pointer|
|fifo_B_B_IO_L2_in_0_x214_write   |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_0_x214|       pointer|
|B_address1                       |  out|   12|   ap_memory|                         B|         array|
|B_ce1                            |  out|    1|   ap_memory|                         B|         array|
|B_q1                             |   in|  503|   ap_memory|                         B|         array|
+---------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i503 %B, void @p_str"   --->   Operation 7 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i503 %B, i32 1, void @p_str"   --->   Operation 8 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_B_IO_L2_in_0_x214, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln13571 = br void" [./dut.cpp:13571]   --->   Operation 10 'br' 'br_ln13571' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_V = phi i12 0, void, i12 %i_V_4, void %.split2"   --->   Operation 11 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.74ns)   --->   "%i_V_4 = add i12 %i_V, i12 1"   --->   Operation 12 'add' 'i_V_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.62ns)   --->   "%icmp_ln13571 = icmp_eq  i12 %i_V, i12 2048" [./dut.cpp:13571]   --->   Operation 13 'icmp' 'icmp_ln13571' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln13571 = br i1 %icmp_ln13571, void %.split2, void" [./dut.cpp:13571]   --->   Operation 15 'br' 'br_ln13571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i12 %i_V"   --->   Operation 16 'zext' 'zext_ln534' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i503 %B, i64 0, i64 %zext_ln534" [./dut.cpp:13574]   --->   Operation 17 'getelementptr' 'B_addr' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.64ns)   --->   "%mem_data_V = load i12 %B_addr" [./dut.cpp:13574]   --->   Operation 18 'load' 'mem_data_V' <Predicate = (!icmp_ln13571)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 19 [1/2] (1.64ns)   --->   "%mem_data_V = load i12 %B_addr" [./dut.cpp:13574]   --->   Operation 19 'load' 'mem_data_V' <Predicate = (!icmp_ln13571)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 503> <Depth = 4096> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i503 %mem_data_V"   --->   Operation 20 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i247 @_ssdm_op_PartSelect.i247.i503.i32.i32, i503 %mem_data_V, i32 256, i32 502"   --->   Operation 21 'partselect' 'tmp' <Predicate = (!icmp_ln13571)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 22 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_0_x214, i256 %trunc_ln674" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 22 'write' 'write_ln174' <Predicate = (!icmp_ln13571)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln13571 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:13571]   --->   Operation 23 'specpipeline' 'specpipeline_ln13571' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln13571 = specloopname void @_ssdm_op_SpecLoopName, void @empty_593" [./dut.cpp:13571]   --->   Operation 24 'specloopname' 'specloopname_ln13571' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i247 %tmp"   --->   Operation 25 'zext' 'zext_ln674' <Predicate = (!icmp_ln13571)> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_B_IO_L2_in_0_x214, i256 %zext_ln674" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 26 'write' 'write_ln174' <Predicate = (!icmp_ln13571)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln13571)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln13581 = ret" [./dut.cpp:13581]   --->   Operation 28 'ret' 'ret_ln13581' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_B_IO_L2_in_0_x214]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[31]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specshared_ln0        (specshared       ) [ 0000000]
specbindport_ln0      (specbindport     ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
br_ln13571            (br               ) [ 0111110]
i_V                   (phi              ) [ 0010000]
i_V_4                 (add              ) [ 0111110]
icmp_ln13571          (icmp             ) [ 0011110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
br_ln13571            (br               ) [ 0000000]
zext_ln534            (zext             ) [ 0000000]
B_addr                (getelementptr    ) [ 0001000]
mem_data_V            (load             ) [ 0000000]
trunc_ln674           (trunc            ) [ 0010100]
tmp                   (partselect       ) [ 0011110]
write_ln174           (write            ) [ 0000000]
specpipeline_ln13571  (specpipeline     ) [ 0000000]
specloopname_ln13571  (specloopname     ) [ 0000000]
zext_ln674            (zext             ) [ 0000000]
write_ln174           (write            ) [ 0000000]
br_ln0                (br               ) [ 0111110]
ret_ln13581           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_B_IO_L2_in_0_x214">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_0_x214"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>3 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBindPort"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_272"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_822"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i247.i503.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_593"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="grp_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="256" slack="0"/>
<pin id="51" dir="0" index="2" bw="256" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/5 "/>
</bind>
</comp>

<comp id="55" class="1004" name="B_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="503" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="12" slack="0"/>
<pin id="59" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="64" dir="0" index="1" bw="503" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="0"/>
<pin id="67" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="68" dir="0" index="5" bw="503" slack="2147483647"/>
<pin id="69" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="503" slack="2147483647"/>
<pin id="70" dir="1" index="7" bw="503" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_data_V/2 "/>
</bind>
</comp>

<comp id="72" class="1005" name="i_V_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="1"/>
<pin id="74" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_V_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="12" slack="0"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_V_4_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="12" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_4/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln13571_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="0"/>
<pin id="91" dir="0" index="1" bw="12" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13571/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln534_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="trunc_ln674_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="503" slack="0"/>
<pin id="102" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="247" slack="0"/>
<pin id="106" dir="0" index="1" bw="503" slack="0"/>
<pin id="107" dir="0" index="2" bw="10" slack="0"/>
<pin id="108" dir="0" index="3" bw="10" slack="0"/>
<pin id="109" dir="1" index="4" bw="247" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln674_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="247" slack="2"/>
<pin id="116" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/5 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_V_4_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V_4 "/>
</bind>
</comp>

<comp id="123" class="1005" name="icmp_ln13571_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13571 "/>
</bind>
</comp>

<comp id="127" class="1005" name="B_addr_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="1"/>
<pin id="129" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="132" class="1005" name="trunc_ln674_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="256" slack="1"/>
<pin id="134" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="137" class="1005" name="tmp_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="247" slack="2"/>
<pin id="139" dir="1" index="1" bw="247" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="30" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="71"><net_src comp="55" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="76" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="76" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="76" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="103"><net_src comp="62" pin="7"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="62" pin="7"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="117"><net_src comp="114" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="121"><net_src comp="83" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="126"><net_src comp="89" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="55" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="135"><net_src comp="100" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="140"><net_src comp="104" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="114" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_B_IO_L2_in_0_x214 | {4 5 }
	Port: B | {}
 - Input state : 
	Port: B_IO_L3_in_x2 : B | {2 3 }
  - Chain level:
	State 1
	State 2
		i_V_4 : 1
		icmp_ln13571 : 1
		br_ln13571 : 2
		zext_ln534 : 1
		B_addr : 2
		mem_data_V : 3
	State 3
		trunc_ln674 : 1
		tmp : 1
	State 4
	State 5
		write_ln174 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |     i_V_4_fu_83    |    0    |    19   |
|----------|--------------------|---------|---------|
|   icmp   | icmp_ln13571_fu_89 |    0    |    12   |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_48  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln534_fu_95  |    0    |    0    |
|          |  zext_ln674_fu_114 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln674_fu_100 |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|     tmp_fu_104     |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    31   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   B_addr_reg_127   |   12   |
|    i_V_4_reg_118   |   12   |
|     i_V_reg_72     |   12   |
|icmp_ln13571_reg_123|    1   |
|     tmp_reg_137    |   247  |
| trunc_ln674_reg_132|   256  |
+--------------------+--------+
|        Total       |   540  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_48 |  p2  |   2  |  256 |   512  ||    9    |
| grp_access_fu_62 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   512  ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   31   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   540  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   540  |   49   |
+-----------+--------+--------+--------+
