--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml MIPS_uC.twx MIPS_uC.ncd -o MIPS_uC.twr MIPS_uC.pcf

Design file:              MIPS_uC.ncd
Physical constraint file: MIPS_uC.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
port_io<0>  |    5.386(R)|      SLOW  |   -3.399(R)|      FAST  |sys_clk           |   0.000|
port_io<1>  |    5.282(R)|      SLOW  |   -3.399(R)|      FAST  |sys_clk           |   0.000|
port_io<2>  |    5.441(R)|      SLOW  |   -3.413(R)|      FAST  |sys_clk           |   0.000|
port_io<3>  |    3.729(R)|      SLOW  |   -2.343(R)|      FAST  |sys_clk           |   0.000|
port_io<4>  |    5.001(R)|      SLOW  |   -3.164(R)|      FAST  |sys_clk           |   0.000|
port_io<5>  |    4.378(R)|      SLOW  |   -2.843(R)|      FAST  |sys_clk           |   0.000|
port_io<6>  |    4.335(R)|      SLOW  |   -2.787(R)|      FAST  |sys_clk           |   0.000|
port_io<7>  |    3.889(R)|      SLOW  |   -2.428(R)|      FAST  |sys_clk           |   0.000|
port_io<8>  |    3.764(R)|      SLOW  |   -2.354(R)|      FAST  |sys_clk           |   0.000|
port_io<9>  |    3.449(R)|      SLOW  |   -2.136(R)|      FAST  |sys_clk           |   0.000|
port_io<10> |    4.257(R)|      SLOW  |   -2.676(R)|      FAST  |sys_clk           |   0.000|
port_io<11> |    3.843(R)|      SLOW  |   -2.449(R)|      FAST  |sys_clk           |   0.000|
port_io<12> |    3.584(R)|      SLOW  |   -2.304(R)|      FAST  |sys_clk           |   0.000|
port_io<13> |    4.114(R)|      SLOW  |   -2.560(R)|      FAST  |sys_clk           |   0.000|
port_io<14> |    3.090(R)|      SLOW  |   -1.994(R)|      FAST  |sys_clk           |   0.000|
port_io<15> |    4.007(R)|      SLOW  |   -2.497(R)|      FAST  |sys_clk           |   0.000|
port_io<16> |    3.733(R)|      SLOW  |   -2.355(R)|      FAST  |sys_clk           |   0.000|
port_io<17> |    4.382(R)|      SLOW  |   -2.751(R)|      FAST  |sys_clk           |   0.000|
port_io<18> |    4.070(R)|      SLOW  |   -2.563(R)|      FAST  |sys_clk           |   0.000|
port_io<19> |    3.855(R)|      SLOW  |   -2.476(R)|      FAST  |sys_clk           |   0.000|
port_io<20> |    3.646(R)|      SLOW  |   -2.247(R)|      FAST  |sys_clk           |   0.000|
port_io<21> |    3.938(R)|      SLOW  |   -2.493(R)|      FAST  |sys_clk           |   0.000|
port_io<22> |    4.099(R)|      SLOW  |   -2.601(R)|      FAST  |sys_clk           |   0.000|
port_io<23> |    2.178(R)|      SLOW  |   -1.282(R)|      FAST  |sys_clk           |   0.000|
port_io<24> |    1.959(R)|      SLOW  |   -1.077(R)|      FAST  |sys_clk           |   0.000|
port_io<25> |    2.610(R)|      SLOW  |   -1.491(R)|      FAST  |sys_clk           |   0.000|
port_io<26> |    2.784(R)|      SLOW  |   -1.586(R)|      FAST  |sys_clk           |   0.000|
port_io<27> |    2.481(R)|      SLOW  |   -1.465(R)|      FAST  |sys_clk           |   0.000|
port_io<28> |    2.073(R)|      SLOW  |   -1.206(R)|      FAST  |sys_clk           |   0.000|
port_io<29> |    2.058(R)|      SLOW  |   -1.196(R)|      FAST  |sys_clk           |   0.000|
port_io<30> |    2.494(R)|      SLOW  |   -1.482(R)|      FAST  |sys_clk           |   0.000|
port_io<31> |    1.926(R)|      SLOW  |   -1.132(R)|      FAST  |sys_clk           |   0.000|
rst         |    2.011(R)|      SLOW  |   -1.165(R)|      FAST  |sys_clk           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
port_io<0>  |         9.909(R)|      SLOW  |         5.013(R)|      FAST  |sys_clk           |   0.000|
port_io<1>  |        10.997(R)|      SLOW  |         5.152(R)|      FAST  |sys_clk           |   0.000|
port_io<2>  |         9.811(R)|      SLOW  |         5.003(R)|      FAST  |sys_clk           |   0.000|
port_io<3>  |         8.954(R)|      SLOW  |         4.441(R)|      FAST  |sys_clk           |   0.000|
port_io<4>  |         8.296(R)|      SLOW  |         4.843(R)|      FAST  |sys_clk           |   0.000|
port_io<5>  |         7.878(R)|      SLOW  |         4.362(R)|      FAST  |sys_clk           |   0.000|
port_io<6>  |         8.076(R)|      SLOW  |         4.319(R)|      FAST  |sys_clk           |   0.000|
port_io<7>  |         7.547(R)|      SLOW  |         4.354(R)|      FAST  |sys_clk           |   0.000|
port_io<8>  |         7.637(R)|      SLOW  |         4.141(R)|      FAST  |sys_clk           |   0.000|
port_io<9>  |         7.499(R)|      SLOW  |         4.481(R)|      FAST  |sys_clk           |   0.000|
port_io<10> |         8.012(R)|      SLOW  |         4.744(R)|      FAST  |sys_clk           |   0.000|
port_io<11> |         7.203(R)|      SLOW  |         4.231(R)|      FAST  |sys_clk           |   0.000|
port_io<12> |         7.928(R)|      SLOW  |         4.278(R)|      FAST  |sys_clk           |   0.000|
port_io<13> |         8.605(R)|      SLOW  |         4.515(R)|      FAST  |sys_clk           |   0.000|
port_io<14> |         7.368(R)|      SLOW  |         4.323(R)|      FAST  |sys_clk           |   0.000|
port_io<15> |         8.220(R)|      SLOW  |         4.966(R)|      FAST  |sys_clk           |   0.000|
port_io<16> |         7.985(R)|      SLOW  |         4.439(R)|      FAST  |sys_clk           |   0.000|
port_io<17> |         7.817(R)|      SLOW  |         4.671(R)|      FAST  |sys_clk           |   0.000|
port_io<18> |         8.131(R)|      SLOW  |         4.462(R)|      FAST  |sys_clk           |   0.000|
port_io<19> |         7.550(R)|      SLOW  |         4.132(R)|      FAST  |sys_clk           |   0.000|
port_io<20> |         9.340(R)|      SLOW  |         4.554(R)|      FAST  |sys_clk           |   0.000|
port_io<21> |         8.621(R)|      SLOW  |         4.644(R)|      FAST  |sys_clk           |   0.000|
port_io<22> |         8.004(R)|      SLOW  |         4.477(R)|      FAST  |sys_clk           |   0.000|
port_io<23> |         6.959(R)|      SLOW  |         3.284(R)|      FAST  |sys_clk           |   0.000|
port_io<24> |         7.302(R)|      SLOW  |         3.294(R)|      FAST  |sys_clk           |   0.000|
port_io<25> |         7.123(R)|      SLOW  |         3.580(R)|      FAST  |sys_clk           |   0.000|
port_io<26> |         7.530(R)|      SLOW  |         3.696(R)|      FAST  |sys_clk           |   0.000|
port_io<27> |         6.918(R)|      SLOW  |         3.455(R)|      FAST  |sys_clk           |   0.000|
port_io<28> |         6.728(R)|      SLOW  |         3.440(R)|      FAST  |sys_clk           |   0.000|
port_io<29> |         7.297(R)|      SLOW  |         3.164(R)|      FAST  |sys_clk           |   0.000|
port_io<30> |         7.443(R)|      SLOW  |         3.841(R)|      FAST  |sys_clk           |   0.000|
port_io<31> |         6.708(R)|      SLOW  |         3.355(R)|      FAST  |sys_clk           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   30.773|   14.382|   24.258|   12.317|
---------------+---------+---------+---------+---------+


Analysis completed Tue May 20 10:45:01 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 429 MB



