INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/project_16/project_16.srcs/sources_1/imports/submission_22CS30056_22CS30015/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/project_16/project_16.srcs/sources_1/imports/submission_22CS30056_22CS30015/reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/project_16/project_16.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
