#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb5b55237a0 .scope module, "Flag_CrossDomain" "Flag_CrossDomain" 2 27;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkA";
    .port_info 1 /INPUT 1 "FlagIn_clkA";
    .port_info 2 /INPUT 1 "clkB";
    .port_info 3 /OUTPUT 1 "FlagOut_clkB";
L_0x7fb5b55478e0 .functor XOR 1, L_0x7fb5b5547700, L_0x7fb5b55477e0, C4<0>, C4<0>;
o0x7fb5b8040008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5b55095c0_0 .net "FlagIn_clkA", 0 0, o0x7fb5b8040008;  0 drivers
v0x7fb5b5543700_0 .net "FlagOut_clkB", 0 0, L_0x7fb5b55478e0;  1 drivers
v0x7fb5b55437a0_0 .var "FlagToggle_clkA", 0 0;
v0x7fb5b5543830_0 .var "SyncA_clkB", 2 0;
v0x7fb5b55438e0_0 .net *"_ivl_1", 0 0, L_0x7fb5b5547700;  1 drivers
v0x7fb5b55439d0_0 .net *"_ivl_3", 0 0, L_0x7fb5b55477e0;  1 drivers
o0x7fb5b8040128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5b5543a80_0 .net "clkA", 0 0, o0x7fb5b8040128;  0 drivers
o0x7fb5b8040158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5b5543b20_0 .net "clkB", 0 0, o0x7fb5b8040158;  0 drivers
E_0x7fb5b552ea00 .event posedge, v0x7fb5b5543b20_0;
E_0x7fb5b552ea70 .event posedge, v0x7fb5b5543a80_0;
L_0x7fb5b5547700 .part v0x7fb5b5543830_0, 2, 1;
L_0x7fb5b55477e0 .part v0x7fb5b5543830_0, 1, 1;
S_0x7fb5b552cf20 .scope module, "glitcher_test" "glitcher_test" 3 3;
 .timescale -8 -9;
P_0x7fb5b5525c90 .param/l "COUNT" 0 3 9, C4<00000000000000000000000000010000>;
P_0x7fb5b5525cd0 .param/l "DURATION" 0 3 10, C4<00000000000000000000000000000111>;
P_0x7fb5b5525d10 .param/l "MAIN_CLK_DELAY" 0 3 6, +C4<0000000000000000000000000000000000000000000000000000000000000110>;
P_0x7fb5b5525d50 .param/l "PLL_CLK_DELAY" 0 3 5, +C4<00000000000000000000000000000001>;
P_0x7fb5b5525d90 .param/l "TARGET_CLK_DELAY" 0 3 7, +C4<0000000000000000000000000000000000000000000000000000000000001111>;
v0x7fb5b5546c40_0 .var "clk", 0 0;
v0x7fb5b5546ce0_0 .var "clk_pll", 0 0;
v0x7fb5b5546d80_0 .var "glitch_ctrl", 7 0;
v0x7fb5b5546e10_0 .var "glitch_ctrl_dv", 0 0;
v0x7fb5b5546ea0_0 .net "glitch_dbg1", 0 0, L_0x7fb5b55479f0;  1 drivers
v0x7fb5b5546f70_0 .net "glitch_dbg2", 0 0, L_0x7fb5b5547aa0;  1 drivers
v0x7fb5b5547000_0 .var "glitch_delay", 31 0;
v0x7fb5b5547090_0 .var "glitch_delay_dv", 0 0;
v0x7fb5b5547140_0 .var "glitch_duration", 31 0;
v0x7fb5b5547270_0 .var "glitch_duration_dv", 0 0;
v0x7fb5b5547300_0 .net "glitch_status", 31 0, v0x7fb5b5546010_0;  1 drivers
o0x7fb5b8040a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5b5547390_0 .net "glitch_status_DV", 0 0, o0x7fb5b8040a28;  0 drivers
v0x7fb5b5547440_0 .var "resetn", 0 0;
v0x7fb5b55474f0_0 .var "target_clk_in", 0 0;
v0x7fb5b55475a0_0 .net "target_powerdip_out", 0 0, v0x7fb5b5546160_0;  1 drivers
v0x7fb5b5547650_0 .var "target_trigger_in", 0 0;
S_0x7fb5b5543c00 .scope module, "glt1" "glitcher" 3 107, 4 6 0, S_0x7fb5b552cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_Rst_L";
    .port_info 1 /INPUT 1 "i_Clk";
    .port_info 2 /INPUT 1 "i_PLL_Clk";
    .port_info 3 /INPUT 1 "i_target_Clk";
    .port_info 4 /INPUT 1 "i_target_trigger_in";
    .port_info 5 /OUTPUT 1 "o_target_powerdip_out";
    .port_info 6 /INPUT 1 "i_glitch_ctrl_DV";
    .port_info 7 /INPUT 8 "i_glitch_ctrl";
    .port_info 8 /INPUT 1 "o_glitch_status_DV";
    .port_info 9 /OUTPUT 32 "o_glitch_status";
    .port_info 10 /INPUT 1 "i_glitch_delay_DV";
    .port_info 11 /INPUT 32 "i_glitch_delay";
    .port_info 12 /INPUT 1 "i_glitch_duration_DV";
    .port_info 13 /INPUT 32 "i_glitch_duration";
    .port_info 14 /OUTPUT 1 "o_glitch_debug1";
    .port_info 15 /OUTPUT 1 "o_glitch_debug2";
L_0x7fb5b55479f0 .functor BUFZ 1, L_0x7fb5b5547f50, C4<0>, C4<0>, C4<0>;
L_0x7fb5b5547aa0 .functor BUFZ 1, L_0x7fb5b5548590, C4<0>, C4<0>, C4<0>;
L_0x7fb5b5547b50 .functor AND 1, v0x7fb5b5546710_0, L_0x7fb5b5548120, C4<1>, C4<1>;
L_0x7fb5b5547d20 .functor AND 1, L_0x7fb5b5547c20, L_0x7fb5b5548360, C4<1>, C4<1>;
L_0x7fb5b5547df0 .functor OR 1, L_0x7fb5b5547b50, L_0x7fb5b5547d20, C4<0>, C4<0>;
L_0x7fb5b5547f50 .functor AND 1, L_0x7fb5b5548810, L_0x7fb5b5547df0, C4<1>, C4<1>;
v0x7fb5b5544cb0_0 .var "PULSEFIRED", 2 0;
v0x7fb5b5544d70_0 .var "TRIG", 2 0;
v0x7fb5b5544e10_0 .net *"_ivl_10", 0 0, L_0x7fb5b5547df0;  1 drivers
v0x7fb5b5544ec0_0 .net *"_ivl_15", 1 0, L_0x7fb5b5548080;  1 drivers
L_0x7fb5b8078008 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fb5b5544f70_0 .net/2u *"_ivl_16", 1 0, L_0x7fb5b8078008;  1 drivers
v0x7fb5b5545060_0 .net *"_ivl_21", 1 0, L_0x7fb5b5548280;  1 drivers
L_0x7fb5b8078050 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fb5b5545110_0 .net/2u *"_ivl_22", 1 0, L_0x7fb5b8078050;  1 drivers
v0x7fb5b55451c0_0 .net *"_ivl_27", 1 0, L_0x7fb5b55484f0;  1 drivers
L_0x7fb5b8078098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fb5b5545270_0 .net/2u *"_ivl_28", 1 0, L_0x7fb5b8078098;  1 drivers
v0x7fb5b5545380_0 .net *"_ivl_4", 0 0, L_0x7fb5b5547b50;  1 drivers
v0x7fb5b5545430_0 .net *"_ivl_7", 0 0, L_0x7fb5b5547c20;  1 drivers
v0x7fb5b55454d0_0 .net *"_ivl_8", 0 0, L_0x7fb5b5547d20;  1 drivers
v0x7fb5b5545580_0 .var "glitch_delay", 31 0;
v0x7fb5b5545630_0 .var "glitch_duration", 31 0;
v0x7fb5b55456e0_0 .net "i_Clk", 0 0, v0x7fb5b5546c40_0;  1 drivers
v0x7fb5b5545770_0 .net "i_PLL_Clk", 0 0, v0x7fb5b5546ce0_0;  1 drivers
v0x7fb5b5545840_0 .net "i_Rst_L", 0 0, v0x7fb5b5547440_0;  1 drivers
v0x7fb5b55459d0_0 .net "i_glitch_ctrl", 7 0, v0x7fb5b5546d80_0;  1 drivers
v0x7fb5b5545a60_0 .net "i_glitch_ctrl_DV", 0 0, v0x7fb5b5546e10_0;  1 drivers
v0x7fb5b5545af0_0 .net "i_glitch_delay", 31 0, v0x7fb5b5547000_0;  1 drivers
v0x7fb5b5545ba0_0 .net "i_glitch_delay_DV", 0 0, v0x7fb5b5547090_0;  1 drivers
v0x7fb5b5545c40_0 .net "i_glitch_duration", 31 0, v0x7fb5b5547140_0;  1 drivers
v0x7fb5b5545cf0_0 .net "i_glitch_duration_DV", 0 0, v0x7fb5b5547270_0;  1 drivers
v0x7fb5b5545d90_0 .net "i_target_Clk", 0 0, v0x7fb5b55474f0_0;  1 drivers
v0x7fb5b5545e30_0 .net "i_target_trigger_in", 0 0, v0x7fb5b5547650_0;  1 drivers
v0x7fb5b5545ed0_0 .net "o_glitch_debug1", 0 0, L_0x7fb5b55479f0;  alias, 1 drivers
v0x7fb5b5545f70_0 .net "o_glitch_debug2", 0 0, L_0x7fb5b5547aa0;  alias, 1 drivers
v0x7fb5b5546010_0 .var "o_glitch_status", 31 0;
v0x7fb5b55460c0_0 .net "o_glitch_status_DV", 0 0, o0x7fb5b8040a28;  alias, 0 drivers
v0x7fb5b5546160_0 .var "o_target_powerdip_out", 0 0;
v0x7fb5b5546200_0 .var "r_PLL_delay", 31 0;
v0x7fb5b55462b0_0 .var "r_PLL_duration", 31 0;
v0x7fb5b5546360_0 .var "r_PLL_pulse_fired", 0 0;
v0x7fb5b55458f0_0 .var "r_PLL_run_delay", 0 0;
v0x7fb5b55465f0_0 .var "r_PLL_run_duration", 0 0;
v0x7fb5b5546680_0 .var "r_glitch_ctrl_arm", 0 0;
v0x7fb5b5546710_0 .var "r_glitch_ctrl_pos_trigger", 0 0;
v0x7fb5b55467a0_0 .net "w_PLL_glitch_ctrl_arm", 0 0, L_0x7fb5b5548810;  1 drivers
v0x7fb5b5546830_0 .net "w_PLL_target_trigger_in_fall", 0 0, L_0x7fb5b5548360;  1 drivers
v0x7fb5b55468c0_0 .net "w_PLL_target_trigger_in_rise", 0 0, L_0x7fb5b5548120;  1 drivers
v0x7fb5b5546950_0 .net "w_pulse_fired", 0 0, L_0x7fb5b5548730;  1 drivers
v0x7fb5b55469e0_0 .net "w_pulse_fired_rise", 0 0, L_0x7fb5b5548590;  1 drivers
v0x7fb5b5546a70_0 .net "w_start_counter", 0 0, L_0x7fb5b5547f50;  1 drivers
E_0x7fb5b5543fd0/0 .event negedge, v0x7fb5b5545840_0;
E_0x7fb5b5543fd0/1 .event posedge, v0x7fb5b55444b0_0;
E_0x7fb5b5543fd0 .event/or E_0x7fb5b5543fd0/0, E_0x7fb5b5543fd0/1;
L_0x7fb5b5547c20 .reduce/nor v0x7fb5b5546710_0;
L_0x7fb5b5548080 .part v0x7fb5b5544d70_0, 1, 2;
L_0x7fb5b5548120 .cmp/eq 2, L_0x7fb5b5548080, L_0x7fb5b8078008;
L_0x7fb5b5548280 .part v0x7fb5b5544d70_0, 1, 2;
L_0x7fb5b5548360 .cmp/eq 2, L_0x7fb5b5548280, L_0x7fb5b8078050;
L_0x7fb5b55484f0 .part v0x7fb5b5544cb0_0, 1, 2;
L_0x7fb5b5548590 .cmp/eq 2, L_0x7fb5b55484f0, L_0x7fb5b8078098;
S_0x7fb5b5544020 .scope module, "X_arm" "Signal_CrossDomain" 4 75, 2 6 0, S_0x7fb5b5543c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkA";
    .port_info 1 /INPUT 1 "SignalIn_clkA";
    .port_info 2 /INPUT 1 "clkB";
    .port_info 3 /OUTPUT 1 "SignalOut_clkB";
v0x7fb5b55442a0_0 .net "SignalIn_clkA", 0 0, v0x7fb5b5546680_0;  1 drivers
v0x7fb5b5544350_0 .net "SignalOut_clkB", 0 0, L_0x7fb5b5548810;  alias, 1 drivers
v0x7fb5b55443f0_0 .var "SyncA_clkB", 1 0;
v0x7fb5b55444b0_0 .net "clkA", 0 0, v0x7fb5b5546c40_0;  alias, 1 drivers
v0x7fb5b5544550_0 .net "clkB", 0 0, v0x7fb5b5546ce0_0;  alias, 1 drivers
E_0x7fb5b5544250 .event posedge, v0x7fb5b5544550_0;
L_0x7fb5b5548810 .part v0x7fb5b55443f0_0, 1, 1;
S_0x7fb5b5544670 .scope module, "X_pulse_fired" "Signal_CrossDomain" 4 68, 2 6 0, S_0x7fb5b5543c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkA";
    .port_info 1 /INPUT 1 "SignalIn_clkA";
    .port_info 2 /INPUT 1 "clkB";
    .port_info 3 /OUTPUT 1 "SignalOut_clkB";
v0x7fb5b55448e0_0 .net "SignalIn_clkA", 0 0, v0x7fb5b5546360_0;  1 drivers
v0x7fb5b5544990_0 .net "SignalOut_clkB", 0 0, L_0x7fb5b5548730;  alias, 1 drivers
v0x7fb5b5544a30_0 .var "SyncA_clkB", 1 0;
v0x7fb5b5544af0_0 .net "clkA", 0 0, v0x7fb5b5546ce0_0;  alias, 1 drivers
v0x7fb5b5544ba0_0 .net "clkB", 0 0, v0x7fb5b5546c40_0;  alias, 1 drivers
E_0x7fb5b55448a0 .event posedge, v0x7fb5b55444b0_0;
L_0x7fb5b5548730 .part v0x7fb5b5544a30_0, 1, 1;
    .scope S_0x7fb5b55237a0;
T_0 ;
    %wait E_0x7fb5b552ea70;
    %load/vec4 v0x7fb5b55437a0_0;
    %load/vec4 v0x7fb5b55095c0_0;
    %xor;
    %assign/vec4 v0x7fb5b55437a0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb5b55237a0;
T_1 ;
    %wait E_0x7fb5b552ea00;
    %load/vec4 v0x7fb5b5543830_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x7fb5b55437a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb5b5543830_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb5b5544670;
T_2 ;
    %wait E_0x7fb5b55448a0;
    %load/vec4 v0x7fb5b55448e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5b5544a30_0, 4, 5;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb5b5544670;
T_3 ;
    %wait E_0x7fb5b55448a0;
    %load/vec4 v0x7fb5b5544a30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5b5544a30_0, 4, 5;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb5b5544020;
T_4 ;
    %wait E_0x7fb5b5544250;
    %load/vec4 v0x7fb5b55442a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5b55443f0_0, 4, 5;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb5b5544020;
T_5 ;
    %wait E_0x7fb5b5544250;
    %load/vec4 v0x7fb5b55443f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5b55443f0_0, 4, 5;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb5b5543c00;
T_6 ;
    %wait E_0x7fb5b5544250;
    %load/vec4 v0x7fb5b5544d70_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x7fb5b5545e30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb5b5544d70_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb5b5543c00;
T_7 ;
    %wait E_0x7fb5b55448a0;
    %load/vec4 v0x7fb5b5544cb0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x7fb5b5546950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb5b5544cb0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb5b5543c00;
T_8 ;
    %wait E_0x7fb5b5544250;
    %load/vec4 v0x7fb5b5545840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5b5546200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5b55462b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5b5546360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5b55458f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5b55465f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5b5546160_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb5b5546a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5b55458f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5b5546360_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fb5b55458f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fb5b5546200_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fb5b5546200_0, 0;
T_8.4 ;
    %load/vec4 v0x7fb5b55465f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x7fb5b55462b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fb5b55462b0_0, 0;
T_8.6 ;
    %load/vec4 v0x7fb5b55458f0_0;
    %load/vec4 v0x7fb5b5546200_0;
    %load/vec4 v0x7fb5b5545580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5b55458f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5b55465f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5b5546160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5b5546200_0, 0;
T_8.8 ;
    %load/vec4 v0x7fb5b55465f0_0;
    %load/vec4 v0x7fb5b55462b0_0;
    %load/vec4 v0x7fb5b5545630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5b55465f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5b5546160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5b5546360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5b55462b0_0, 0;
T_8.10 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb5b5543c00;
T_9 ;
    %wait E_0x7fb5b5543fd0;
    %load/vec4 v0x7fb5b5545840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5b5545630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5b5545580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5b5546680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5b5546710_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fb5b55469e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5b5546680_0, 0;
T_9.2 ;
    %load/vec4 v0x7fb5b5545a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fb5b55459d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fb5b5546680_0, 0;
    %load/vec4 v0x7fb5b55459d0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fb5b5546710_0, 0;
T_9.4 ;
    %load/vec4 v0x7fb5b5545ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x7fb5b5545af0_0;
    %assign/vec4 v0x7fb5b5545580_0, 0;
T_9.6 ;
    %load/vec4 v0x7fb5b5545cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x7fb5b5545c40_0;
    %assign/vec4 v0x7fb5b5545630_0, 0;
T_9.8 ;
    %load/vec4 v0x7fb5b55460c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x7fb5b5546680_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5b5546010_0, 4, 5;
    %load/vec4 v0x7fb5b5546710_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5b5546010_0, 4, 5;
    %load/vec4 v0x7fb5b5546950_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5b5546010_0, 4, 5;
T_9.10 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb5b552cf20;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5b5547440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5546c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5546ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b55474f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5547650_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fb5b5546d80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5546e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5b5547000_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5547090_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5b5547140_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5547270_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7fb5b552cf20;
T_11 ;
    %vpi_call 3 13 "$dumpfile", "glitcher.vcd" {0 0 0};
    %vpi_call 3 14 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fb5b5546c40_0 {0 0 0};
    %vpi_call 3 15 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fb5b5546ce0_0 {0 0 0};
    %vpi_call 3 16 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fb5b55474f0_0 {0 0 0};
    %vpi_call 3 17 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fb5b55475a0_0 {0 0 0};
    %vpi_call 3 18 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fb5b5547440_0 {0 0 0};
    %vpi_call 3 19 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fb5b5547650_0 {0 0 0};
    %vpi_call 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fb5b5547300_0 {0 0 0};
    %vpi_call 3 21 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fb5b5546ea0_0 {0 0 0};
    %vpi_call 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fb5b5546f70_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fb5b552cf20;
T_12 ;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5b5547440_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5547440_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5b5547440_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7fb5b5547000_0, 0, 32;
    %delay 120, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5b5547090_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5547090_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb5b5547140_0, 0, 32;
    %delay 120, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5b5547270_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5547270_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fb5b5546d80_0, 0, 8;
    %delay 120, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5b5546e10_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5546e10_0, 0, 1;
    %delay 300, 0;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5547650_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5b5547650_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5547650_0, 0, 1;
    %delay 480, 0;
    %delay 120, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7fb5b5547000_0, 0, 32;
    %delay 120, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5b5547090_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5547090_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb5b5547140_0, 0, 32;
    %delay 120, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5b5547270_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5547270_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fb5b5546d80_0, 0, 8;
    %delay 120, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5b5546e10_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5546e10_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5547650_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5b5547650_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5b5547650_0, 0, 1;
    %delay 6000, 0;
    %vpi_call 3 96 "$stop" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fb5b552cf20;
T_13 ;
    %delay 60, 0;
    %load/vec4 v0x7fb5b5546c40_0;
    %nor/r;
    %store/vec4 v0x7fb5b5546c40_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fb5b552cf20;
T_14 ;
    %delay 150, 0;
    %load/vec4 v0x7fb5b55474f0_0;
    %nor/r;
    %store/vec4 v0x7fb5b55474f0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb5b552cf20;
T_15 ;
    %delay 10, 0;
    %load/vec4 v0x7fb5b5546ce0_0;
    %nor/r;
    %store/vec4 v0x7fb5b5546ce0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cdc.v";
    "glitcher_tb.v";
    "glitcher.v";
