<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the First Symposium on High-Performance Computer Architecture</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/hpca.png" alt="Proceedings of the First Symposium on High-Performance Computer Architecture" title="Proceedings of the First Symposium on High-Performance Computer Architecture" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\1995\HPCA-1995.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the First Symposium on High-Performance Computer Architecture</em><br/>HPCA, 1995.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/hpca/1995">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+First+Symposium+on+High-Performance+Computer+Architecture%22">Scholar</a><hr/><a href="http://www.computer.org/csdl/proceedings/hpca/1995/6445/00/index.html">CSDL</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the First Symposium on High-Performance Computer Architecture':'HPCA');$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{HPCA-1995,
	address       = "Raleigh, North Carolina, USA",
<span class="uri">	ee            = "<a href="http://www.computer.org/csdl/proceedings/hpca/1995/6445/00/index.html">http://www.computer.org/csdl/proceedings/hpca/1995/6445/00/index.html</a>",
</span><span id="isbn">	isbn          = "0-8186-6445-2",
</span>	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{<span id="title">Proceedings of the First Symposium on High-Performance Computer Architecture</span>}",
	year          = 1995,
}</pre>
</div>
<hr/>
<h3>Contents (36 items)</h3><dl class="toc"><div class="rbox"><span class="tag">9 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">8 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">6 ×<a href="tag/parallel.html">#parallel</a></span><br/><span class="tag">5 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">4 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">4 ×<a href="tag/thread.html">#thread</a></span><br/><span class="tag">3 ×<a href="tag/communication.html">#communication</a></span><br/><span class="tag">3 ×<a href="tag/implementation.html">#implementation</a></span><br/><span class="tag">3 ×<a href="tag/memory management.html">#memory management</a></span><br/><span class="tag">3 ×<a href="tag/network.html">#network</a></span><br/></div><dt><a href="HPCA-1995-NuthD.html">HPCA-1995-NuthD</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>The Named-State Register File: Implementation and Performance (<abbr title="Peter R. Nuth">PRN</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 4–13.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-Weiss.html">HPCA-1995-Weiss</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/queue.html" title="queue">#queue</a></span></dt><dd>Implementing Register Interlocks in Parallel-Pipeline Multiple Instruction Queue, Superscalar Processors (<abbr title="Shlomo Weiss">SW</abbr>), pp. 14–21.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="HPCA-1995-LlosaVA.html">HPCA-1995-LlosaVA</a></dt><dd>Non-Consistent Dual Register Files to Reduce Register Pressure (<abbr title="Josep Llosa">JL</abbr>, <abbr title="Mateo Valero">MV</abbr>, <abbr title="Eduard Ayguadé">EA</abbr>), pp. 22–31.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-QiaoM.html">HPCA-1995-QiaoM</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Reducing Communication Latency with Path Multiplexing in Optically Interconnected Multiprocessor Systems (<abbr title="Chunming Qiao">CQ</abbr>, <abbr title="Rami G. Melhem">RGM</abbr>), pp. 34–43.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-CappelloG.html">HPCA-1995-CappelloG</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Toward High Communication Performance through Compiled Communications on a Circuit Switched Interconnection Network (<abbr title="Franck Cappello">FC</abbr>, <abbr title="Cécile Germain">CG</abbr>), pp. 44–53.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-SivasubramaniamSRV.html">HPCA-1995-SivasubramaniamSRV</a> <span class="tag"><a href="tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Abstracting Network Characteristics and Locality Properties of Parallel Systems (<abbr title="Anand Sivasubramaniam">AS</abbr>, <abbr title="Aman Singla">AS</abbr>, <abbr title="Umakishore Ramachandran">UR</abbr>, <abbr title="H. Venkateswaran">HV</abbr>), pp. 54–63.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-DahlgrenS.html">HPCA-1995-DahlgrenS</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Effectiveness of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors (<abbr title="Fredrik Dahlgren">FD</abbr>, <abbr title="Per Stenström">PS</abbr>), pp. 68–77.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-FarkasJC.html">HPCA-1995-FarkasJC</a> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>How Useful Are Non-Blocking Loads, Stream Buffers and Speculative Execution in Multiple Issue Processors? (<abbr title="Keith I. Farkas">KIF</abbr>, <abbr title="Norman P. Jouppi">NPJ</abbr>, <abbr title="Paul Chow">PC</abbr>), pp. 78–89.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-1995-CitronR.html">HPCA-1995-CitronR</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Creating a Wider Bus Using Caching Techniques (<abbr title="Daniel Citron">DC</abbr>, <abbr title="Larry Rudolph">LR</abbr>), pp. 90–99.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-Libeskind-HadasB.html">HPCA-1995-Libeskind-HadasB</a> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>Origin-Based Fault-Tolerant routing in the Mesh (<abbr title="Ran Libeskind-Hadas">RLH</abbr>, <abbr title="Eli Brandt">EB</abbr>), pp. 102–111.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-UpadhyayVM.html">HPCA-1995-UpadhyayVM</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient and Balanced Adaptive Routing in Two-Dimensional Meshes (<abbr title="Jatin Upadhyay">JU</abbr>, <abbr title="Vara Varavithya">VV</abbr>, <abbr title="Prasant Mohapatra">PM</abbr>), pp. 112–121.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-CunninghamA.html">HPCA-1995-CunninghamA</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>Fault-Tolerant Adaptive Routing for Two-Dimensional Meshes (<abbr title="Chris M. Cunningham">CMC</abbr>, <abbr title="Dimiter R. Avresky">DRA</abbr>), pp. 122–131.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-Seznec.html">HPCA-1995-Seznec</a></dt><dd>DASC Cache (<abbr title="André Seznec">AS</abbr>), pp. 134–143.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-TheobaldHG.html">HPCA-1995-TheobaldHG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>A Design Frame for Hybrid Access Caches (<abbr title="Kevin B. Theobald">KBT</abbr>, <abbr title="Herbert H. J. Hum">HHJH</abbr>, <abbr title="Guang R. Gao">GRG</abbr>), pp. 144–153.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-TemamD.html">HPCA-1995-TemamD</a></dt><dd>Software Assistance for Data Caches (<abbr title="Olivier Temam">OT</abbr>, <abbr title="Nathalie Drach">ND</abbr>), pp. 154–163.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-BouraD.html">HPCA-1995-BouraD</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling Virtual Channel Flow Control in Hypercubes (<abbr title="Younes M. Boura">YMB</abbr>, <abbr title="Chita R. Das">CRD</abbr>), pp. 166–175.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-SterlingSMG.html">HPCA-1995-SterlingSMG</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>An Initial Evaluation of the Convex SPP-1000 for Earth and Space Science Application (<abbr title="Thomas L. Sterling">TLS</abbr>, <abbr title="Daniel Savarese">DS</abbr>, <abbr title="Phillip Merkey">PM</abbr>, <abbr title="Jeffrey P. Gardner">JPG</abbr>), pp. 176–185.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-TreiberM.html">HPCA-1995-TreiberM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation Study of Cached RAID5 Designs (<abbr title="Kent Treiber">KT</abbr>, <abbr title="Jai Menon">JM</abbr>), pp. 186–197.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-1995-Panda.html">HPCA-1995-Panda</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Barrier Synchronization in Wormhole k-ary n-cube Networks with Multidestination Worms (<abbr title="Dhabaleswar K. Panda">DKP</abbr>), pp. 200–209.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-FiskeD.html">HPCA-1995-FiskeD</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Thread Prioritization: A Thread Scheduling Mechanism for Multiple-Context Parallel Processors (<abbr title="Stuart Fiske">SF</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 210–221.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-1995-MichaelS.html">HPCA-1995-MichaelS</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Implementation of Atomic Primitives on Distributed Shared Memory Multiprocessors (<abbr title="Maged M. Michael">MMM</abbr>, <abbr title="Michael L. Scott">MLS</abbr>), pp. 222–231.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-WesterholzHPH.html">HPCA-1995-WesterholzHPH</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Improving Performance by Cache Driven Memory Management (<abbr title="Karl Westerholz">KW</abbr>, <abbr title="Stephen Honal">SH</abbr>, <abbr title="Josef Plankl">JP</abbr>, <abbr title="Christian Hafer">CH</abbr>), pp. 234–242.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="HPCA-1995-KimMJAJK.html">HPCA-1995-KimMJAJK</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>U-Cache: A Cost-Effective Solution to the Synonym Problem (<abbr title="Jesung Kim">JK</abbr>, <abbr title="Sang Lyul Min">SLM</abbr>, <abbr title="Sanghoon Jeon">SJ</abbr>, <abbr title="ByoungChul Ahn">BA</abbr>, <abbr title="Deog-Kyoon Jeong">DKJ</abbr>, <abbr title="Chong-Sang Kim">CSK</abbr>), pp. 243–252.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-McKeeW.html">HPCA-1995-McKeeW</a></dt><dd>Access Ordering and Memory-Conscious Cache Utilization (<abbr title="Sally A. McKee">SAM</abbr>, <abbr title="William A. Wulf">WAW</abbr>), pp. 253–262.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-AndersonB.html">HPCA-1995-AndersonB</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Two Techniques for Improving Performance on Bus-Based Multiprocessors (<abbr title="Craig Anderson">CA</abbr>, <abbr title="Jean-Loup Baer">JLB</abbr>), pp. 264–275.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-1995-SaulsburyWCL.html">HPCA-1995-SaulsburyWCL</a></dt><dd>An Argument for Simple COMA (<abbr title="Ashley Saulsbury">AS</abbr>, <abbr title="Tim Wilkinson">TW</abbr>, <abbr title="John B. Carter">JBC</abbr>, <abbr title="Anders Landin">AL</abbr>), pp. 276–285.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-KontothanassisS.html">HPCA-1995-KontothanassisS</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Software Cache Coherence for Large Scale Multiprocessors (<abbr title="Leonidas I. Kontothanassis">LIK</abbr>, <abbr title="Michael L. Scott">MLS</abbr>), pp. 286–295.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-GovindarajanNL.html">HPCA-1995-GovindarajanNL</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Design and Performance Evaluation of a Multithreaded Architecture (<abbr title="Ramaswamy Govindarajan">RG</abbr>, <abbr title="Shashank S. Nemawarkar">SSN</abbr>, <abbr title="Phillip LeNir">PL</abbr>), pp. 298–307.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-KawanoKTA.html">HPCA-1995-KawanoKTA</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Fine-Grain Multi-Thread Processor Architecture for Massively Parallel Processing (<abbr title="Tetsuo Kawano">TK</abbr>, <abbr title="Shigeru Kusakabe">SK</abbr>, <abbr title="Rin-ichiro Taniguchi">RiT</abbr>, <abbr title="Makoto Amamiya">MA</abbr>), pp. 308–317.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-LiC.html">HPCA-1995-LiC</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>The Effects of STEF in Finely Parallel Multithreaded Processors (<abbr title="Yamin Li">YL</abbr>, <abbr title="Wanming Chu">WC</abbr>), pp. 318–325.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="HPCA-1995-SastryR.html">HPCA-1995-SastryR</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/distance.html" title="distance">#distance</a></span></dt><dd>A VLSI Architecture for Computer the Tree-to-Tree Distance (<abbr title="Raghu Sastry">RS</abbr>, <abbr title="N. Ranganathan">NR</abbr>), pp. 330–339.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-HurSFOK.html">HPCA-1995-HurSFOK</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Massively Parallel Array Processor for Logic, Fault, and Design Error Simulation (<abbr title="Youngmin Hur">YH</abbr>, <abbr title="Stephen A. Szygenda">SAS</abbr>, <abbr title="E. Scott Fehr">ESF</abbr>, <abbr title="Granville E. Ott">GEO</abbr>, <abbr title="Sungho Kang">SK</abbr>), pp. 340–347.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="HPCA-1995-GargS.html">HPCA-1995-GargS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span></dt><dd>Architectural Support for Inter-Stream Communication in a MSIMD System (<abbr title="Vivek Garg">VG</abbr>, <abbr title="David E. Schimmel">DES</abbr>), pp. 348–357.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-TorrellasXD.html">HPCA-1995-TorrellasXD</a> <span class="tag"><a href="tag/operating%20system.html" title="operating system">#operating system</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Optimizing Instruction Cache Performance for Operating System Intensive Workloads (<abbr title="Josep Torrellas">JT</abbr>, <abbr title="Chun Xia">CX</abbr>, <abbr title="Russell L. Daigle">RLD</abbr>), pp. 360–369.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-JohnRHC.html">HPCA-1995-JohnRHC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Program Balance and Its Impact on High Performance RISC Architectures (<abbr title="Lizy Kurian John">LKJ</abbr>, <abbr title="Vinod Reddy">VR</abbr>, <abbr title="Paul T. Hulina">PTH</abbr>, <abbr title="Lee D. Coraor">LDC</abbr>), pp. 370–379.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-1995-Lee.html">HPCA-1995-Lee</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span></dt><dd>Memory Access Reordering in Vector Processors (<abbr title="De-Lei Lee">DLL</abbr>), pp. 380–389.</dd> <div class="pagevis" style="width:9px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>