
---------- Begin Simulation Statistics ----------
final_tick                               13761325168065                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134649                       # Simulator instruction rate (inst/s)
host_mem_usage                               17208452                       # Number of bytes of host memory used
host_op_rate                                   230517                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3168.48                       # Real time elapsed on the host
host_tick_rate                               13341593                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   426632976                       # Number of instructions simulated
sim_ops                                     730390830                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042273                       # Number of seconds simulated
sim_ticks                                 42272630055                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      3015710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      6031997                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          241                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu0.num_int_insts                           2                       # number of integer instructions
system.cpu0.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu0.num_load_insts                          1                       # Number of load instructions
system.cpu0.num_mem_refs                            1                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         12                       # Number of instructions committed
system.cpu1.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops           48                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1789069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3565831                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          272                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 11                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 69                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                37                       # number of times the integer registers were written
system.cpu1.num_load_insts                          1                       # Number of load instructions
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    1      3.70%      3.70% # Class of executed instruction
system.cpu1.op_class::IntAlu                       16     59.26%     62.96% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu1.op_class::IntDiv                        7     25.93%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu1.op_class::MemRead                       1      3.70%     92.59% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      7.41%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        27                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         11                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       601555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          807                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1203072                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          807                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu2.num_int_insts                          17                       # number of integer instructions
system.cpu2.num_int_register_reads                 26                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      6     24.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      8.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        40459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        81746                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu3.num_int_insts                          29                       # number of integer instructions
system.cpu3.num_int_register_reads                 53                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     72.41%     72.41% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     72.41% # Class of executed instruction
system.cpu3.op_class::MemRead                       7     24.14%     96.55% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      3.45%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        29                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      3024428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        6071234                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2460599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5000845                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          3066334                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1451153                       # number of cc regfile writes
system.switch_cpus0.committedInsts           85351870                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             93831180                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.487311                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.487311                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        156787032                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        70736898                       # number of floating regfile writes
system.switch_cpus0.idleCycles                   8838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         1848                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          541269                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.882954                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            55068384                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          10498768                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26656668                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     26376540                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     10514931                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     93917380                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     44569616                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          853                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    112086465                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        241261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     21255971                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          2199                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     21534305                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          718                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1830                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect           18                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        129262763                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             93873918                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.534294                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         69064303                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.739486                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              93874452                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       122123036                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       12097611                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.672354                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.672354                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     13640971     12.17%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu           14      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     26694606     23.82%     35.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       526812      0.47%     36.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     16155723     14.41%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     50.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15061282     13.44%     64.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite            8      0.00%     64.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     29509122     26.33%     90.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     10498780      9.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     112087318                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      101335276                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    192799017                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     81235416                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     81327323                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           12703335                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.113334                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         171831      1.35%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2055423     16.18%     17.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     17.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     17.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     17.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     17.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     17.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      1711715     13.47%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     31.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2831544     22.29%     53.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite            0      0.00%     53.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      5207295     40.99%     94.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       725527      5.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      23455377                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    171015583                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12638502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     12676923                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          93917380                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        112087318                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        86148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          664                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       145664                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    126935965                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.883023                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.996345                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    101578984     80.02%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2708070      2.13%     82.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2755860      2.17%     84.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2269263      1.79%     86.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6061360      4.78%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3852791      3.04%     93.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2946751      2.32%     96.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      2233250      1.76%     98.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2529636      1.99%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    126935965                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.882961                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       898465                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       248539                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     26376540                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10514931                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       57907308                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               126944803                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         81315866                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        33065916                       # number of cc regfile writes
system.switch_cpus1.committedInsts           53806028                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             92702268                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.359304                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.359304                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  13190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1258909                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21493088                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.163789                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            36719944                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7655382                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       68970656                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     33349010                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        44915                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8621663                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    168446346                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     29064562                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3790236                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    147736947                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        171093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6145212                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1217458                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6463581                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         3097                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       688689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       570220                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        154304575                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            145961574                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655343                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        101122444                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.149803                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             146959043                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       211667197                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      118662755                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.423854                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.423854                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        62558      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112616010     74.32%     74.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       153714      0.10%     74.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       388495      0.26%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     30343752     20.03%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7962654      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151527183                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2934875                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019369                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2574317     87.71%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        333615     11.37%     99.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        26943      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     154399500                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    433479552                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145961574                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    244193258                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         168446346                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        151527183                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     75743978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       558698                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     80653326                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    126931613                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.193770                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.360419                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     94510620     74.46%     74.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      4976686      3.92%     78.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3320907      2.62%     80.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2255568      1.78%     82.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3361996      2.65%     85.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4355306      3.43%     88.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5265198      4.15%     93.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4756379      3.75%     96.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4128953      3.25%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    126931613                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.193646                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3155172                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1063168                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     33349010                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8621663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       79594838                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               126944803                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         10234747                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         9473988                       # number of cc regfile writes
system.switch_cpus2.committedInsts           37475021                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             65566598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.387451                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.387451                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         67829462                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        51221346                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 302649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        27112                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1783544                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.539319                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            19005824                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           3049772                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        9544807                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     15878760                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        26143                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      3271588                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     68895389                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     15956052                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        86107                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     68463791                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         22339                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      8293363                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         52553                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      8331961                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          594                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         1001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        26111                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         68028694                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             68025286                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.658914                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         44825081                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.535865                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              68252603                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        50581857                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       11952720                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.295207                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.295207                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       236327      0.34%      0.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     17272648     25.20%     25.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         1027      0.00%     25.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     25.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     13933377     20.33%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        18633      0.03%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          413      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     45.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd      8067076     11.77%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       841084      1.23%     58.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult      9143361     13.34%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1929964      2.82%     75.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       275799      0.40%     75.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     14055174     20.50%     95.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      2775015      4.05%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      68549898                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       54705098                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    108990202                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     53967204                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     56456354                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt             537847                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007846                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          16595      3.09%      3.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         8258      1.54%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          2374      0.44%      5.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        42314      7.87%     12.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv          248      0.05%     12.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       143970     26.77%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         44857      8.34%     48.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        42960      7.99%     56.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       207569     38.59%     94.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        28702      5.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      14146320                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    155305980                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14058082                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     15768259                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          68876594                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         68549898                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        18795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      3328672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        16385                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        17229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      1982385                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    126642154                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.541288                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.711489                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    111744670     88.24%     88.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2351221      1.86%     90.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1787808      1.41%     91.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1446352      1.14%     92.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1604357      1.27%     93.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1696080      1.34%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1667094      1.32%     96.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1372963      1.08%     97.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2971609      2.35%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    126642154                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.539998                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1366317                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1430151                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     15878760                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3271588                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       22566257                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               126944803                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        259356926                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       245128605                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            478290682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.507779                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.507779                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads            58187                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           58239                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 710243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2281421                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        48989752                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.331369                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           144443801                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          39860130                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       13082786                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    112098293                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        26668                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     45137334                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    589986332                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    104583671                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6034471                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    549844751                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            34                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents         7328                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1900265                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles         7372                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        46265                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1115904                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1165517                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        633727227                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            547007301                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.652254                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        413350878                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.309017                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             548964838                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       796821454                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      461884353                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.969360                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.969360                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1087874      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    403185165     72.53%     72.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      4091060      0.74%     73.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       223890      0.04%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    106632125     19.18%     92.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     40542320      7.29%     99.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead        58504      0.01%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite        58292      0.01%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     555879230                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         169157                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       285984                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       116243                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       120818                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           19469989                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035026                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       14324404     73.57%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     73.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       4196698     21.55%     95.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       896526      4.60%     99.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        22794      0.12%     99.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        29567      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     574092188                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1258824011                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    546891058                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    701606014                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         589986332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        555879230                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    111695572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1646994                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    144139116                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    126234560                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.403542                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.767685                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     24295396     19.25%     19.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4018472      3.18%     22.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5450664      4.32%     26.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8826978      6.99%     33.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     12308257      9.75%     43.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14221697     11.27%     54.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21672545     17.17%     71.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     19422695     15.39%     87.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     16017856     12.69%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    126234560                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.378905                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     19251630                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     12002592                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    112098293                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45137334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      254190976                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               126944803                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     24113736                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24113736                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     25061645                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25061645                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2577315                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2577316                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8523412                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8523413                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 142578745682                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 142578745682                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 142578745682                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 142578745682                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     26691051                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     26691052                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     33585057                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33585058                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.096561                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096561                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.253786                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.253786                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 55320.651795                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55320.630331                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 16727.895552                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16727.893589                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     49048653                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1499518                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    32.709613                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3015710                       # number of writebacks
system.cpu0.dcache.writebacks::total          3015710                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      2469351                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2469351                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      2469351                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2469351                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       107964                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       107964                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      3016235                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3016235                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9812000511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9812000511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 501138928431                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 501138928431                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.004045                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004045                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.089809                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089809                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 90882.150634                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90882.150634                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 166147.176341                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166147.176341                       # average overall mshr miss latency
system.cpu0.dcache.replacements               3015710                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     13941304                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13941304                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2252577                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2252578                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 128814584805                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 128814584805                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     16193881                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     16193882                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.139101                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.139101                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 57185.430201                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57185.404814                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      2243506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2243506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         9071                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9071                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   1614915801                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1614915801                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000560                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000560                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 178030.625179                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178030.625179                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     10172432                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10172432                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       324738                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       324738                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  13764160877                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13764160877                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     10497170                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10497170                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.030936                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030936                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 42385.433417                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42385.433417                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       225845                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       225845                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        98893                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        98893                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   8197084710                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8197084710                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.009421                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009421                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 82888.421931                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82888.421931                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       947909                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       947909                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      5946097                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      5946097                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6894006                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6894006                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.862502                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.862502                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      2908271                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      2908271                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 491326927920                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 491326927920                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421855                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421855                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 168941.246507                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 168941.246507                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.923677                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28077867                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3016222                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.308952                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052548000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.008940                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.914737                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000017                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999833                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999851                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        271696686                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       271696686                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      7444324                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7444351                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      7444324                       # number of overall hits
system.cpu0.icache.overall_hits::total        7444351                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      5436225                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5436225                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      5436225                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5436225                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      7444376                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7444405                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      7444376                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7444405                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 104542.788462                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 100670.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 104542.788462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 100670.833333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5109885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5109885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5109885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5109885                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 104283.367347                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104283.367347                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 104283.367347                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104283.367347                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      7444324                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7444351                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      5436225                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5436225                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      7444376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7444405                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 104542.788462                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 100670.833333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5109885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5109885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 104283.367347                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104283.367347                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           50.996120                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7444402                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         145968.666667                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    48.996120                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.095696                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.099602                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         59555291                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        59555291                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2917380                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      3927131                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       913366                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         98893                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        98893                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2917394                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      9048168                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            9048270                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    386043648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           386046912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1824787                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              116786368                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4841074                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000050                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.007055                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4840833    100.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 241      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4841074                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      4017116862                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           9.5                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     3013204779                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          7.1                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1187570                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1187570                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1187570                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1187570                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1828665                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1828717                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1828665                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1828717                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      5077251                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 493151803884                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 493156881135                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      5077251                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 493151803884                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 493156881135                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      3016235                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      3016287                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      3016235                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      3016287                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.606274                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.606281                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.606274                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.606281                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 103617.367347                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 269678.592790                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 269673.700816                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 103617.367347                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 269678.592790                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 269673.700816                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1824787                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1824787                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1828665                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1828714                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1828665                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1828714                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      5060934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 492542863101                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 492547924035                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      5060934                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 492542863101                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 492547924035                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606274                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.606280                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606274                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.606280                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 103284.367347                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 269345.595339                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 269341.145764                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 103284.367347                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 269345.595339                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 269341.145764                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1824787                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2558720                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2558720                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2558720                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2558720                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       456990                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       456990                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       456990                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       456990                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        44980                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        44980                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        53913                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        53913                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7903390365                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7903390365                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        98893                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        98893                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.545165                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.545165                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 146595.262089                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 146595.262089                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        53913                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        53913                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7885437336                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7885437336                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.545165                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.545165                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 146262.262089                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 146262.262089                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1142590                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1142590                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1774752                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1774804                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      5077251                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 485248413519                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 485253490770                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2917342                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2917394                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.608346                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.608353                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 103617.367347                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 273417.589341                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 273412.439216                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1774752                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1774801                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      5060934                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 484657425765                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 484662486699                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.608346                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608351                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 103284.367347                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 273084.591968                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 273079.904000                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4093.437249                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           6031983                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1828883                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.298179                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     1.023125                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.002317                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.001120                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     0.051194                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4092.359493                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000250                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000012                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.999111                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.999374                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          500                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         3332                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        98340835                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       98340835                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  42272619399                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30864.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30864.numOps                      0                       # Number of Ops committed
system.cpu0.thread30864.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     26862017                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26862018                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     26862017                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26862018                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2494221                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2494223                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2494225                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2494227                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 192388819932                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 192388819932                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 192388819932                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 192388819932                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     29356238                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29356241                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     29356242                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29356245                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.666667                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.084964                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.084964                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.666667                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.084964                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.084964                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 77133.830535                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77133.768685                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 77133.706836                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77133.644986                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2277                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   126.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1776131                       # number of writebacks
system.cpu1.dcache.writebacks::total          1776131                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       704645                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       704645                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       704645                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       704645                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1789576                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1789576                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1789579                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1789579                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 102660910659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 102660910659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 102661479090                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 102661479090                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.060961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.060961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060961                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 57366.052439                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57366.052439                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 57366.273906                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57366.273906                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1776131                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     21946357                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21946358                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2264460                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2264460                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 189664350795                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 189664350795                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     24210817                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24210818                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.093531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 83756.988772                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83756.988772                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       704595                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       704595                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1559865                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1559865                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 100013220000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 100013220000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064428                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064428                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 64116.587012                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64116.587012                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4915660                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4915660                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            2                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       229761                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       229763                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2724469137                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2724469137                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5145421                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5145423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044654                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11857.839829                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11857.736611                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           50                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       229711                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       229711                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2647690659                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2647690659                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044644                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044644                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11526.181415                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11526.181415                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       568431                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       568431                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.750000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       189477                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       189477                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.782669                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28661106                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1776643                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.132169                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052543671                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001427                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.781242                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000003                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999573                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999576                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        236626603                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       236626603                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           13                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     22958619                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22958632                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           13                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     22958619                       # number of overall hits
system.cpu1.icache.overall_hits::total       22958632                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          115                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           117                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          115                       # number of overall misses
system.cpu1.icache.overall_misses::total          117                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     11813508                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11813508                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     11813508                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11813508                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           15                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     22958734                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22958749                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           15                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     22958734                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22958749                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.133333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.133333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 102726.156522                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 100970.153846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 102726.156522                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 100970.153846                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           35                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           35                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      8797194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8797194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      8797194                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8797194                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 109964.925000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 109964.925000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 109964.925000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 109964.925000                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           13                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     22958619                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22958632                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     11813508                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11813508                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     22958734                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22958749                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 102726.156522                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 100970.153846                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           35                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      8797194                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8797194                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 109964.925000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 109964.925000                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           80.299275                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22958714                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               82                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         279984.317073                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    78.299275                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.152928                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.156835                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        183670074                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       183670074                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         15                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1559944                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1159200                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1413255                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        12969                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        12969                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        216781                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       216781                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1559950                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          164                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5355361                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5355525                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    227377536                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           227382784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       796324                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               50964736                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2586024                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000171                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.014436                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2585629     99.98%     99.98% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 347      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                  48      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2586024                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2370323637                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.6                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          79920                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1779183036                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       976406                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         976406                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       976406                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        976406                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       800241                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       800325                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       800241                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       800325                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      8741250                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  97575614379                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  97584355629                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      8741250                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  97575614379                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  97584355629                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1776647                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1776731                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1776647                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1776731                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.450422                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.450448                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.450422                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.450448                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 109265.625000                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 121932.785722                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 121930.910104                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 109265.625000                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 121932.785722                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 121930.910104                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       796324                       # number of writebacks
system.cpu1.l2cache.writebacks::total          796324                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       800241                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       800321                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       800241                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       800321                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      8714610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  97309136124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  97317850734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      8714610                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  97309136124                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  97317850734                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.450422                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.450446                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.450422                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.450446                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 108932.625000                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 121599.788219                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 121598.522011                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 108932.625000                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 121599.788219                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 121598.522011                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               796324                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       980067                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       980067                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       980067                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       980067                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       796021                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       796021                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       796021                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       796021                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        12969                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        12969                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        12969                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        12969                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       111197                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       111197                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       105582                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       105584                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2004454872                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2004454872                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       216779                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       216781                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.487049                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.487054                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 18984.816276                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 18984.456660                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       105582                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       105582                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1969296066                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1969296066                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.487049                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.487045                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18651.816276                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18651.816276                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       865209                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       865209                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       694659                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       694741                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8741250                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  95571159507                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  95579900757                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1559868                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1559950                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.445332                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.445361                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 109265.625000                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 137579.962985                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 137576.306504                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       694659                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       694739                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8714610                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  95339840058                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  95348554668                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.445332                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.445360                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 108932.625000                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 137246.965861                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 137243.705432                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4079.616483                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3565782                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          800420                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.454889                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.406826                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.020310                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.022875                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.438777                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4078.727696                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000099                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000006                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995783                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.996000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1960                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1925                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        57853028                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       57853028                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  42272619399                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30864.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30864.numOps                      0                       # Number of Ops committed
system.cpu1.thread30864.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     16711870                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16711870                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     16822875                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16822875                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1810214                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1810218                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1858170                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1858174                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 281800527369                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 281800527369                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 281800527369                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 281800527369                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     18522084                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18522088                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     18681045                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18681049                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.097733                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.097733                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.099468                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.099468                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 155672.493622                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 155672.149636                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 151654.868698                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 151654.542238                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1406359                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       235290                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18475                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            414                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    76.122273                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   568.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       600325                       # number of writebacks
system.cpu2.dcache.writebacks::total           600325                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1241972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1241972                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1241972                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1241972                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       568242                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       568242                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       601898                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       601898                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  81963502431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  81963502431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  90707921259                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  90707921259                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.030679                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.030679                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.032220                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032220                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 144240.486326                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144240.486326                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 150703.144485                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 150703.144485                       # average overall mshr miss latency
system.cpu2.dcache.replacements                600325                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     14286697                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14286697                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1741871                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1741875                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 277328881512                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 277328881512                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     16028568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     16028572                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.108673                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.108673                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 159213.214705                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 159212.849092                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1241969                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1241969                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       499902                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       499902                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  77514820920                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  77514820920                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.031188                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031188                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 155060.033607                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 155060.033607                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      2425173                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2425173                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        68343                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        68343                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   4471645857                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4471645857                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      2493516                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2493516                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.027408                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.027408                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 65429.463983                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65429.463983                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        68340                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        68340                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   4448681511                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4448681511                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.027407                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.027407                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 65096.305399                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65096.305399                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       111005                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       111005                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        47956                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        47956                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       158961                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       158961                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.301684                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.301684                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        33656                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        33656                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   8744418828                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   8744418828                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.211725                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.211725                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 259817.531139                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 259817.531139                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.756993                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           17424775                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           600837                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.000836                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052540341                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.003853                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.753140                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999518                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999525                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        150049229                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       150049229                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           14                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      4503064                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4503078                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           14                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      4503064                       # number of overall hits
system.cpu2.icache.overall_hits::total        4503078                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          881                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           884                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          881                       # number of overall misses
system.cpu2.icache.overall_misses::total          884                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    209056734                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    209056734                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    209056734                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    209056734                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           17                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      4503945                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4503962                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           17                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      4503945                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4503962                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.176471                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000196                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000196                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.176471                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000196                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000196                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 237294.817253                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 236489.518100                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 237294.817253                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 236489.518100                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu2.icache.writebacks::total              166                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          207                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          207                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          674                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          674                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          674                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          674                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    167638194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    167638194                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    167638194                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    167638194                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000150                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000150                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 248721.356083                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 248721.356083                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 248721.356083                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 248721.356083                       # average overall mshr miss latency
system.cpu2.icache.replacements                   166                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           14                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      4503064                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4503078                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          881                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          884                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    209056734                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    209056734                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      4503945                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4503962                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.176471                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000196                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000196                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 237294.817253                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 236489.518100                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          207                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          674                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          674                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    167638194                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    167638194                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 248721.356083                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 248721.356083                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          336.515083                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4503755                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              677                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6652.518464                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.743542                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   333.771541                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005358                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.651898                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.657256                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         36032373                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        36032373                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         534237                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       262128                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       684061                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         1063                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         1063                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         67277                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        67277                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       534239                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1520                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1804127                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            1805647                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        53952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     76874368                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            76928320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       345698                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               22124672                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        948278                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000854                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.029214                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              947468     99.91%     99.91% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 810      0.09%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          948278                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       800548313                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         673658                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      600586146                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       252010                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         252010                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       252010                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        252010                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          674                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       348825                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       349506                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          674                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       348825                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       349506                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    167163003                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  89249278381                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  89416441384                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    167163003                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  89249278381                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  89416441384                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          674                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       600835                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       601516                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          674                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       600835                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       601516                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.580567                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.581042                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.580567                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.581042                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 248016.324926                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 255856.886350                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 255836.641958                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 248016.324926                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 255856.886350                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 255836.641958                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       345698                       # number of writebacks
system.cpu2.l2cache.writebacks::total          345698                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          674                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       348825                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       349499                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          674                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       348825                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       349499                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    166938561                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  89133120322                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  89300058883                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    166938561                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  89133120322                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  89300058883                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.580567                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.581030                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.580567                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.581030                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 247683.324926                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 255523.888259                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 255508.767931                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 247683.324926                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 255523.888259                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 255508.767931                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               345698                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       189670                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       189670                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       189670                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       189670                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       410818                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       410818                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       410818                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       410818                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         1063                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1063                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         1063                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1063                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        49416                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        49416                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        17861                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        17861                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   4214242206                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   4214242206                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        67277                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        67277                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.265484                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.265484                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 235946.599071                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 235946.599071                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        17861                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        17861                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4208294493                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   4208294493                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.265484                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.265484                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 235613.599071                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 235613.599071                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       202594                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       202594                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          674                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       330964                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       331645                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    167163003                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  85035036175                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  85202199178                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          674                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       533558                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       534239                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.620296                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.620780                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 248016.324926                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 256931.376751                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 256907.835722                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          674                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       330964                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       331638                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    166938561                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  84924825829                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  85091764390                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.620296                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620767                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 247683.324926                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 256598.378763                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 256580.260374                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4083.309304                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1203065                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          349794                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.439353                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     4.461763                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.017646                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.737619                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     5.274054                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4072.818222                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001089                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000180                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001288                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.994340                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.996902                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          630                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3064                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        19598866                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       19598866                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  42272619399                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    117385468                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       117385472                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    130098311                       # number of overall hits
system.cpu3.dcache.overall_hits::total      130098315                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          488                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           491                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          564                       # number of overall misses
system.cpu3.dcache.overall_misses::total          568                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data     88824087                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     88824087                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data     88824087                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     88824087                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    117385956                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    117385963                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    130098875                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    130098883                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.428571                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 182016.571721                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 180904.454175                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 157489.515957                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 156380.434859                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          999                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          999                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          235                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          235                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          235                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          235                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          253                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          312                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          312                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     50134149                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     50134149                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     61390548                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     61390548                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 198158.691700                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 198158.691700                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 196764.576923                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 196764.576923                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     80314018                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       80314021                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          388                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          391                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     66615318                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     66615318                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     80314406                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     80314412                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 171688.963918                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 170371.657289                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          234                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          234                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          154                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          154                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     27962343                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     27962343                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 181573.655844                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 181573.655844                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     37071450                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      37071451                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data          100                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     22208769                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     22208769                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     37071550                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     37071551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 222087.690000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 222087.690000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data           99                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     22171806                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     22171806                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 223957.636364                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 223957.636364                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     12712843                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     12712843                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           76                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           77                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     12712919                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     12712920                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000006                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000006                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           59                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           59                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     11256399                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     11256399                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 190786.423729                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 190786.423729                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          304.589720                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          130098631                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              316                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         411704.528481                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052540008                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   300.589721                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.007812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.587089                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.594902                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1040791380                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1040791380                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           16                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45321139                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45321155                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           16                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45321139                       # number of overall hits
system.cpu3.icache.overall_hits::total       45321155                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        44283                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         44285                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        44283                       # number of overall misses
system.cpu3.icache.overall_misses::total        44285                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    674012646                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    674012646                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    674012646                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    674012646                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45365422                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45365440                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45365422                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45365440                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000976                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000976                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 15220.573267                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15219.885876                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 15220.573267                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15219.885876                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        40459                       # number of writebacks
system.cpu3.icache.writebacks::total            40459                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3314                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3314                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3314                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3314                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        40969                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        40969                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        40969                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        40969                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    509677479                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    509677479                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    509677479                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    509677479                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12440.564305                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12440.564305                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12440.564305                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12440.564305                       # average overall mshr miss latency
system.cpu3.icache.replacements                 40459                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           16                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45321139                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45321155                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        44283                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        44285                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    674012646                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    674012646                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45365422                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45365440                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000976                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 15220.573267                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15219.885876                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3314                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3314                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        40969                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        40969                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    509677479                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    509677479                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12440.564305                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12440.564305                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          499.345101                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45362126                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            40971                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1107.176442                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.080335                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   499.264766                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000157                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.975126                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.975283                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        362964491                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       362964491                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          41188                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        40459                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            99                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           99                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        41188                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       122401                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          632                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             123033                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5211520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        20224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             5231744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         41287                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000073                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.008524                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               41284     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                   3      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           41287                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        54165114                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       40928031                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         311688                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        39552                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          39554                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        39552                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         39554                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          310                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1733                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1417                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          310                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1733                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    333525807                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     61166772                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    394692579                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    333525807                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     61166772                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    394692579                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        40969                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          312                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        41287                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        40969                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          312                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        41287                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.034587                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993590                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.041974                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.034587                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993590                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.041974                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 235374.599153                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 197312.167742                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 227751.055395                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 235374.599153                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 197312.167742                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 227751.055395                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          310                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1727                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1417                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          310                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1727                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    333053946                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     61063542                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    394117488                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    333053946                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     61063542                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    394117488                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.034587                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993590                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.041829                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.034587                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993590                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.041829                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 235041.599153                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 196979.167742                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 228209.315576                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 235041.599153                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 196979.167742                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 228209.315576                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks        40456                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        40456                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        40456                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        40456                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data           99                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total           99                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     22105872                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     22105872                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           99                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           99                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 223291.636364                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 223291.636364                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data           99                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total           99                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     22072905                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     22072905                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 222958.636364                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 222958.636364                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        39552                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        39554                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          211                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1634                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    333525807                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     39060900                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    372586707                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        40969                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          213                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        41188                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.034587                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.990610                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.039672                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 235374.599153                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 185122.748815                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 228021.240514                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          211                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1628                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    333053946                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     38990637                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    372044583                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.034587                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.990610                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.039526                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 235041.599153                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 184789.748815                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 228528.613636                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1650.046327                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             81743                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1733                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           47.168494                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst  1345.414196                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   298.632131                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000977                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.328470                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.072908                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.402843                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1733                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1732                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.423096                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1309621                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1309621                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052548666                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  42272619399                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2802802                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       3023974                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1345533                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           1056553                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             177457                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            177457                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2802824                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      5481966                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2396742                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      1043901                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3466                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 8926075                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    233807936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    102170688                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     44441280                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       110912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                380530816                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           2460525                       # Total snoops (count)
system.l3bus.snoopTraffic                    89854208                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5507376                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5507376    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5507376                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           3047068090                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1221178756                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.9                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           533016430                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           233381194                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.6                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1151842                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.data       437335                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2655                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              439990                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.data       437335                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2655                       # number of overall hits
system.l3cache.overall_hits::total             439990                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1828665                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       362906                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          674                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       346170                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          310                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           2540291                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1828665                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       362906                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          674                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       346170                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1417                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          310                       # number of overall misses
system.l3cache.overall_misses::total          2540291                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      4865130                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 484962404460                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8393265                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  87876077985                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    164157323                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  87639740720                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    327307023                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     59814125                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 661042760031                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      4865130                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 484962404460                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8393265                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  87876077985                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    164157323                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  87639740720                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    327307023                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     59814125                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 661042760031                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1828665                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       800241                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          674                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       348825                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1417                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          310                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         2980281                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1828665                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       800241                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          674                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       348825                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1417                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          310                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        2980281                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.453496                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.992389                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.852366                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.453496                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.992389                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.852366                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 99288.367347                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 265200.244145                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 104915.812500                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 242145.563824                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 243556.859050                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 253169.658607                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 230985.901905                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 192948.790323                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 260223.242153                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 99288.367347                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 265200.244145                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 104915.812500                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 242145.563824                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 243556.859050                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 253169.658607                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 230985.901905                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 192948.790323                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 260223.242153                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1403972                       # number of writebacks
system.l3cache.writebacks::total              1403972                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1828665                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       362906                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          674                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       346170                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1417                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          310                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      2540271                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1828665                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       362906                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          674                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       346170                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1417                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          310                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      2540271                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      4538790                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 472783588800                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7860465                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  85459163985                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    159668483                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  85334261840                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    317869803                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     57749525                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 644124701691                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      4538790                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 472783588800                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7860465                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  85459163985                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    159668483                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  85334261840                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    317869803                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     57749525                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 644124701691                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.453496                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.992389                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.852360                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.453496                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.992389                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.852360                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 92628.367347                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 258540.295133                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 98255.812500                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 235485.673935                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 236896.859050                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 246509.697085                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 224325.901905                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 186288.790323                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 253565.348615                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 92628.367347                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 258540.295133                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 98255.812500                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 235485.673935                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 236896.859050                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 246509.697085                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 224325.901905                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 186288.790323                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 253565.348615                       # average overall mshr miss latency
system.l3cache.replacements                   2460525                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1620002                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1620002                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1620002                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1620002                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1345533                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1345533                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1345533                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1345533                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data       105372                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          295                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           105667                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        53913                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          210                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        17566                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           99                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          71790                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7668335733                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     47144475                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   4130274872                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     21673638                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  11867428718                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        53913                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       105582                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        17861                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data           99                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       177457                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001989                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.983484                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.404549                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 142235.374270                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 224497.500000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 235128.934988                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 218925.636364                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 165307.545870                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        53913                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          210                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        17566                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           99                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        71788                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7309275153                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     45745875                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4013285312                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     21014298                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  11389320638                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001989                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.983484                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.404537                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 135575.374270                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 217837.500000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 228468.934988                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 212265.636364                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 158652.151307                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       331963                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         2360                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       334323                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      1774752                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       362696                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          674                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       328604                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          211                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      2468501                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      4865130                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 477294068727                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8393265                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  87828933510                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    164157323                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  83509465848                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    327307023                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     38140487                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 649175331313                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1774752                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       694659                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          674                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       330964                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1417                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          211                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2802824                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.522121                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.992869                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.880719                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 99288.367347                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 268935.642122                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 104915.812500                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 242155.782005                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 243556.859050                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 254134.051466                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 230985.901905                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 180760.601896                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 262983.620956                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1774752                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       362696                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          674                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       328604                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1417                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          211                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      2468483                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      4538790                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 465474313647                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7860465                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  85413418110                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    159668483                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  81320976528                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    317869803                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     36735227                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 632735381053                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.522121                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.992869                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.880713                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 92628.367347                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 262275.694659                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 98255.812500                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 235495.892180                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 236896.859050                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 247474.092001                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 224325.901905                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 174100.601896                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 256325.597970                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64301.078508                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3405525                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              2965535                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.148368                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719098276226                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64301.078508                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.981157                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.981157                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65020                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          805                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6552                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        53146                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         4517                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.992126                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             98098591                       # Number of tag accesses
system.l3cache.tags.data_accesses            98098591                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1403972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1828665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    362905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    346165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000073315732                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        87736                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        87736                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3068546                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1350441                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2540271                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1403972                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2540271                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1403972                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      14.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      79.19                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        29                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2540271                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1403972                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   79234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   91089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  103013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  123715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  133857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  142633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  153993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  164698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 174489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 177439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 172402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 162588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 147115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 128828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 110871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  85320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  67169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  50353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  32723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  20152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  11915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   6596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   3885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   2978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   2646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   2723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   2484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   2278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   1834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   1614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                   1268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                    981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                    578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                    300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  15103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  19845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  25328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  31906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  39259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  47307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  55089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  63181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  70028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  71816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  42733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  37423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  33054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  29232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  26196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  23627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  21476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  19504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  17758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  16583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  15571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  14808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  13944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  13341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  12953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  12589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  12354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  12091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  11886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  11636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  11626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  11575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  11680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  11728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  11934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  12195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  12789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  13284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  13884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  14637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  15773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  17419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  19059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  20841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  23015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 25107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 26976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 28438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 29414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 29869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 29980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 29856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 29987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 29700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 21388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 13323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  8689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  5573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  3499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    56                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        87736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.953257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.342437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    200.424312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        87735    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58368-59391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         87736                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        87736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.054634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87680     99.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               18      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         87736                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               162577344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             89854208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3845.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2125.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   42272467551                       # Total gap between requests
system.mem_ctrls.avgGap                      10717.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    117033728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     23225536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        43136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     22154432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        90688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        19840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     89848320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 74185.116845576398                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 2768546169.181571006775                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 121118.558115226784                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 549422545.268221020699                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1020423.852120785625                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 524084542.910515606403                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 2145312.460615954362                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 469334.412696503743                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2125449017.085057020187                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1828665                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           80                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       362906                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       346170                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1417                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          310                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1403972                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      2702184                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 403997912677                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4862618                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  71815136896                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    134335206                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  72316662815                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    264650106                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     46119081                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3317873441364                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     55146.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    220925.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     60782.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    197889.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    199310.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    208905.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    186767.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    148771.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2363204.85                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          1967400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              10758                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  24646                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            9                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            7                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            7                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            5                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    117033664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     23225600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        43136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     22154752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        90688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        19840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     162577216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        90688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       142656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     89854208                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     89854208                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1828651                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       362900                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          674                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       346168                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1417                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          310                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2540269                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1403972                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1403972                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        74185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   2768544655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       121119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    549424059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1020424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    524092113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      2145312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       469334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3845921481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        74185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       121119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1020424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      2145312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3374666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2125588303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2125588303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2125588303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        74185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   2768544655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       121119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    549424059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1020424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    524092113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      2145312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       469334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5971509785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2540244                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1403880                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        76858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        79445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        85057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        80580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        75782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        74587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        82311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        81815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        82356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        75539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        76167                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        84287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        80003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        78765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        75516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        81936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        82142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        81069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        75806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        74688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        85329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        79833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        80094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        76335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        77312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        83014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        80545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        76585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        76030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        82466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        77665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        80327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        42853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        44243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        48014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        44164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        39445                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        44253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        44828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        45160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        43389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        41527                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        44132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        46918                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        43733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        41416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        44669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        44443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        46898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        42998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        41540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        44569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        46791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        43814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        41459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        43207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        43272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        47136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        42565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        39815                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        44505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        45385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        45006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        41733                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            504148433535                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            8464093008                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       548582381583                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               198464.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          215956.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1686483                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             290159                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           20.67                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1967457                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   128.297936                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.712153                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   164.713149                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1353960     68.82%     68.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       413260     21.00%     89.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        80752      4.10%     93.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        35185      1.79%     95.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        20402      1.04%     96.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        14013      0.71%     97.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        10401      0.53%     97.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7867      0.40%     98.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        31617      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1967457                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             162575616                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           89848320                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3845.883632                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2125.449017                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   31.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               20.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              11.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    6136085303.711994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    8157738938.663986                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   10685066806.982412                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  5276458571.999879                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15070137828.678240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 35651721416.875351                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 202104885.696012                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  81179313752.611115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1920.375279                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3807300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38465246472                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2468479                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1403972                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1056553                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71790                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71790                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2468501                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      7541085                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      7541085                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7541085                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    252431424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    252431424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               252431424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2540291                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2540291    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2540291                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          3535409322                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4649066226                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         542892                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       542878                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1849                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       189864                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         189860                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.997893                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        86707                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         1848                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    126923704                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.739272                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.090929                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    106315473     83.76%     83.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      5891388      4.64%     88.40% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      2502141      1.97%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1624534      1.28%     91.66% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1001414      0.79%     92.45% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       493903      0.39%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       447377      0.35%     93.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       277317      0.22%     93.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      8370157      6.59%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    126923704                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     85351870                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      93831180                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           36820310                       # Number of memory references committed
system.switch_cpus0.commit.loads             26323140                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            541181                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          81226764                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           42378995                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     13636500     14.53%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     26691907     28.45%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       526812      0.56%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16155651     17.22%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      7045731      7.51%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     19277409     20.54%     88.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     10497170     11.19%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     93831180                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      8370157                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1584509                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    113433273                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles          8492707                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      3423203                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          2199                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       188250                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      93930509                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           26375072                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           10498768                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                27996                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  594                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles         6998                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              85534891                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             542892                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       189867                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            126926767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           4400                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          7444376                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes            9                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    126935965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.740759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.122789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       111217018     87.62%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          894246      0.70%     88.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          643202      0.51%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3          939944      0.74%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1706326      1.34%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2133725      1.68%     92.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1275481      1.00%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         1126521      0.89%     94.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         6999502      5.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    126935965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.004277                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.673796                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            7444376                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3287175                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          53367                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          718                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         17750                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       1496883                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  42272630055                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          2199                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         3067780                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       48777110                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         10373618                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     64715184                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      93921550                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       6063723                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      49734800                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      12132881                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     84316420                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          285404091                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        85774928                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        156830415                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     84240769                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           75607                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         18105299                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               212471434                       # The number of ROB reads
system.switch_cpus0.rob.writes              187848089                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         85351870                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           93831180                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       30714639                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20392953                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1214859                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10726068                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10710679                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.856527                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4256000                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      3999342                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      3957426                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        41916                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         8669                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     75748139                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1214824                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    116240971                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.797501                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.063637                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     93879269     80.76%     80.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      6287904      5.41%     86.17% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2711859      2.33%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2871944      2.47%     90.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1830106      1.57%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       820175      0.71%     93.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       452924      0.39%     93.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       858349      0.74%     94.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6528441      5.62%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    116240971                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     53806028                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      92702268                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           23591601                       # Number of memory references committed
system.switch_cpus1.commit.loads             18446180                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          13853464                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           92592419                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1784823                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        56460      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     68561627     73.96%     74.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       118765      0.13%     74.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       373815      0.40%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     18446180     19.90%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5145421      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     92702268                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6528441                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3828479                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     93518776                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         24933123                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3433769                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1217458                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      9969444                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     186683090                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          181                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           29064522                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7655382                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               329878                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                60396                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1007859                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             115805921                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           30714639                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     18924105                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            124706261                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2434986                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         22958734                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           69                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    126931613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.580550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.794549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        89907401     70.83%     70.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2975949      2.34%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2631353      2.07%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4653144      3.67%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4571804      3.60%     82.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2594035      2.04%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2487637      1.96%     86.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4641814      3.66%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12468476      9.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    126931613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.241953                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.912254                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           22958734                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4853269                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       14902797                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        87319                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         3097                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3476230                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          401                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  42272630055                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1217458                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5361686                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       79626803                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         26433147                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14292506                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     180247888                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       678856                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       6157005                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      11262220                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        111031                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    188118014                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          481846200                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       269170602                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     97709158                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        90408734                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9788586                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               278162937                       # The number of ROB reads
system.switch_cpus1.rob.writes              347654821                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         53806028                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           92702268                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1864329                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1833052                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        26811                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      1751219                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1749416                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.897043                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          26082                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         2278                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         1791                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          487                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           51                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      2798249                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        27008                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    126266830                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.519270                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.864637                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    114755208     90.88%     90.88% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      2041848      1.62%     92.50% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       934652      0.74%     93.24% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3       673063      0.53%     93.77% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       348608      0.28%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       365617      0.29%     94.34% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       288281      0.23%     94.57% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       192370      0.15%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      6667183      5.28%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    126266830                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     37475021                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      65566598                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           17548994                       # Number of memory references committed
system.switch_cpus2.commit.loads             15057103                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1706316                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          52691257                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           28578830                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls         1709                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        26707      0.04%      0.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     16456452     25.10%     25.14% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult         1020      0.00%     25.14% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     25.14% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     13612975     20.76%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        18534      0.03%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          413      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd      8037207     12.26%     58.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       839932      1.28%     59.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult      9024364     13.76%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      1722806      2.63%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite        86219      0.13%     75.99% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     13334297     20.34%     96.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      2405672      3.67%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     65566598                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      6667183                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles          934161                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    115906918                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          8016895                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      1731618                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         52553                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      1727173                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          198                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      69623520                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          916                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           16217366                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            3051400                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                25382                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  379                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        84940                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              40429645                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1864329                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1777289                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            126501634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         105502                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          395                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2434                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines          4503945                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    126642154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.563399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.926850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       115149545     90.93%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          620809      0.49%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          807462      0.64%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3          978824      0.77%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4          821965      0.65%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          495136      0.39%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          507525      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          717892      0.57%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         6542996      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    126642154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.014686                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.318482                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            4504345                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  431                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads              29762                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         821624                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          594                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        779691                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache         18706                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  42272630055                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         52553                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         1568217                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       25951594                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          9055459                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     90014322                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      69181199                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      3949283                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       7706619                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      78879799                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       9989717                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     73388356                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          153175786                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        51145670                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         68869649                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     70277572                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         3110665                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8865860                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               187638766                       # The number of ROB reads
system.switch_cpus2.rob.writes              137105148                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         37475021                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           65566598                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       61406302                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     51880922                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1969403                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     35763527                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35655816                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.698824                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         212177                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       175514                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       164571                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        10943                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          121                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    111695595                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1862567                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    111257424                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.298955                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.231402                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18742774     16.85%     16.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     17232499     15.49%     32.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5626552      5.06%     37.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     11948477     10.74%     48.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3985029      3.58%     51.71% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      5930248      5.33%     57.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4711293      4.23%     61.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4543882      4.08%     65.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     38536670     34.64%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    111257424                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     478290682                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          124129191                       # Number of memory references committed
system.switch_cpus3.commit.loads             87057745                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          45560199                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            114136                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          475927659                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       139734                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       975197      0.20%      0.20% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    348981739     72.96%     73.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3980940      0.83%     74.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       223615      0.05%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     87000761     18.19%     92.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     37014294      7.74%     99.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead        56984      0.01%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite        57152      0.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    478290682                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     38536670                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         9668088                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     22176653                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         84031243                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      8458305                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1900265                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     34294585                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       109352                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     622485545                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       444402                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          104584367                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           39860238                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   93                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2205927                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             338870362                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           61406302                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     36032564                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            122021532                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4014202                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         45365422                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        15134                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    126234560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.143304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.086872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        17915847     14.19%     14.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         8697488      6.89%     21.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4749492      3.76%     24.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        10900944      8.64%     33.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6913882      5.48%     38.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         7767611      6.15%     45.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6876782      5.45%     50.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8690927      6.88%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        53721587     42.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    126234560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.483724                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.669431                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45365422                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   33                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761325168065                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           11556927                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       25040529                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         3184                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        46265                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       8065888                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  42272630055                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1900265                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13636897                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       13118269                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         88252061                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      9327062                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     610824048                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        41365                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2453273                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       5045439                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         62578                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    788669530                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1499442223                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       905487415                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups            59272                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    616822803                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       171846586                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         29218931                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               662707031                       # The number of ROB reads
system.switch_cpus3.rob.writes             1194982546                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          478290682                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
