// Seed: 1936388131
module module_0 (
    output tri id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    output wire id_4,
    input wand id_5,
    input tri0 id_6
);
  uwire id_8;
  wire id_9;
  uwire id_10;
  supply1 id_11 = id_8;
  assign id_8  = 1 == id_1 >= id_3;
  assign id_10 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri1  id_1,
    output wor   id_2,
    input  wor   id_3,
    output tri   id_4,
    input  wire  id_5,
    input  wor   id_6,
    output wand  id_7,
    input  uwire id_8
);
  id_10(
      .id_0(id_8), .id_1(1)
  ); module_0(
      id_7, id_5, id_4, id_8, id_4, id_5, id_6
  );
endmodule
