gXMLBuffer ="<?xml version=\"1.0\" encoding=\"utf-8\" ?><data  src=\"toc23.js\"  name=\"Maestro Demonstration Design\" url=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Maestro_Demo_Design.htm#927532\"><item name=\"8.1  Introduction\" url=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Introduction.htm#1079416\" /><item name=\"8.2  Phase 1 - SoC (Chip) Specification\" url=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_1_-_SoC_(Chip)_Specification.htm#1168895\" /><item name=\"8.3  Phase 2 - System Assembly\" url=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_2_-_System_Assembly.htm#1170343\" /><item name=\"8.4  Phase 3 - Structural Design (Architecture)\" url=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_3_-_Structural_Design_(Architecture).htm#1171947\" /><item name=\"8.5  Phase 4 - Refinement\" url=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_4_-_Refinement.htm#1173247\" /><item name=\"8.6  Phase 5 - Export\" url=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Phase_5_-_Export.htm#1172401\" /><item name=\"8.7  Topology Editing Exercise\" url=\"Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Topology_Editing_Exercise.htm#1176310\" /></data>";