# Basic AND logic gate
#
# in_1  -1-+---\
#          | &  |-3- out
# in_2  -2-+---/

            #

.chipsets:
input in_1
input in_2        # zfzfez
output out
            # zefze
and gate

.links:
in_1:1 gate:1   # efz
in_2:1 gate:2
            # zef
out:1 gate:3
