#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 17 10:33:10 2022
# Process ID: 1424
# Current directory: E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22360 E:\University\Electerical\FPGA\Dr Geraylou\Fall 01-02\HW\HW01\FPGA_HW01\FPGA_HW01.xpr
# Log file: E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/vivado.log
# Journal file: E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 682.727 ; gain = 57.715
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.sim/sim_1/behav/xsim'
"xelab -wto 4975e2810c274a51872f442619031715 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4975e2810c274a51872f442619031715 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main
Built simulation snapshot tb_main_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/University/Electerical/FPGA/Dr -notrace
couldn't read file "E:/University/Electerical/FPGA/Dr": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 17 10:44:29 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 745.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_main_behav -key {Behavioral:sim_1:Functional:tb_main} -tclbatch {tb_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: DIV, MOD, or REM by zero
Time: 25 ns  Iteration: 1  Process: /tb_main/uut/line__18  File: E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.srcs/sources_1/new/main.vhd
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 25 ns  Iteration: 1  Process: /tb_main/uut/line__18
  File: E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.srcs/sources_1/new/main.vhd

HDL Line: E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.srcs/sources_1/new/main.vhd:21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 788.156 ; gain = 42.234
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.sim/sim_1/behav/xsim'
"xelab -wto 4975e2810c274a51872f442619031715 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4975e2810c274a51872f442619031715 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3290] entity port 'i_a' does not match with type std_logic_vector of component port [E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.srcs/sim_1/new/tb_main.vhd:13]
ERROR: [VRFC 10-3290] entity port 'i_b' does not match with type std_logic_vector of component port [E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.srcs/sim_1/new/tb_main.vhd:14]
ERROR: [VRFC 10-3290] entity port 'o_div' does not match with type std_logic_vector of component port [E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.srcs/sim_1/new/tb_main.vhd:16]
ERROR: [VRFC 10-3290] entity port 'o_rshift' does not match with type std_logic_vector of component port [E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.srcs/sim_1/new/tb_main.vhd:17]
ERROR: [VRFC 10-3290] entity port 'o_mod' does not match with type std_logic_vector of component port [E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.srcs/sim_1/new/tb_main.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_main in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/University/Electerical/FPGA/Dr Geraylou/Fall 01-02/HW/HW01/FPGA_HW01/FPGA_HW01.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
create_project project_1 C:/Users/r3z4/project_1 -part xc7v585tffg1157-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
set_property target_language VHDL [current_project]
file mkdir C:/Users/r3z4/project_1/project_1.srcs/sources_1/new
close [ open C:/Users/r3z4/project_1/project_1.srcs/sources_1/new/main.vhd w ]
add_files C:/Users/r3z4/project_1/project_1.srcs/sources_1/new/main.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu Nov 17 11:07:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/r3z4/project_1/project_1.runs/synth_1/runme.log
close_project
create_project project_2 C:/Users/r3z4/Desktop/project_2 -part xc7s6cpga196-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
set_property target_language VHDL [current_project]
file mkdir C:/Users/r3z4/Desktop/project_2/project_2.srcs/sources_1/new
close [ open C:/Users/r3z4/Desktop/project_2/project_2.srcs/sources_1/new/main.vhd w ]
add_files C:/Users/r3z4/Desktop/project_2/project_2.srcs/sources_1/new/main.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu Nov 17 11:09:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/r3z4/Desktop/project_2/project_2.runs/synth_1/runme.log
file mkdir C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd w ]
add_files -fileset sim_1 C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/r3z4/Desktop/project_2/project_2.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 1f2067bdfe5c4e599497324be26f9ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_behav xil_defaultlib.main -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1f2067bdfe5c4e599497324be26f9ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_behav xil_defaultlib.main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot main_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/main_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/main_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 17 11:15:12 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 109.402 ; gain = 17.918
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 17 11:15:12 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 823.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_behav -key {Behavioral:sim_1:Functional:main} -tclbatch {main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 823.988 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 823.988 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 1f2067bdfe5c4e599497324be26f9ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1f2067bdfe5c4e599497324be26f9ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3290] entity port 'a' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:13]
ERROR: [VRFC 10-3290] entity port 'b' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:14]
ERROR: [VRFC 10-3290] entity port 'sum' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:16]
ERROR: [VRFC 10-3290] entity port 's' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:17]
ERROR: [VRFC 10-3290] entity port 'prod' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_main in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 1f2067bdfe5c4e599497324be26f9ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1f2067bdfe5c4e599497324be26f9ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3290] entity port 'a' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:13]
ERROR: [VRFC 10-3290] entity port 'b' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:14]
ERROR: [VRFC 10-3290] entity port 'sum' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:16]
ERROR: [VRFC 10-3290] entity port 's' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:17]
ERROR: [VRFC 10-3290] entity port 'prod' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_main in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 1f2067bdfe5c4e599497324be26f9ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1f2067bdfe5c4e599497324be26f9ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3290] entity port 'a' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:13]
ERROR: [VRFC 10-3290] entity port 'b' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:14]
ERROR: [VRFC 10-3290] entity port 'sum' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:16]
ERROR: [VRFC 10-3290] entity port 's' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:17]
ERROR: [VRFC 10-3290] entity port 'prod' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_main in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 1f2067bdfe5c4e599497324be26f9ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1f2067bdfe5c4e599497324be26f9ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3290] entity port 'a' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:13]
ERROR: [VRFC 10-3290] entity port 'b' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:14]
ERROR: [VRFC 10-3290] entity port 'sum' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:16]
ERROR: [VRFC 10-3290] entity port 's' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:17]
ERROR: [VRFC 10-3290] entity port 'prod' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_main in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Nov 17 11:18:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/r3z4/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto 1f2067bdfe5c4e599497324be26f9ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1f2067bdfe5c4e599497324be26f9ed6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3290] entity port 'a' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:13]
ERROR: [VRFC 10-3290] entity port 'b' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:14]
ERROR: [VRFC 10-3290] entity port 'sum' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:16]
ERROR: [VRFC 10-3290] entity port 's' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:17]
ERROR: [VRFC 10-3290] entity port 'prod' does not match with type std_logic_vector of component port [C:/Users/r3z4/Desktop/project_2/project_2.srcs/sim_1/new/tb_main.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_main in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/r3z4/Desktop/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 17 11:46:32 2022...
