#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Apr 30 07:27:04 2024
# Process ID: 9548
# Current directory: X:/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent568 X:\project_1\project_1.xpr
# Log file: X:/project_1/vivado.log
# Journal file: X:/project_1\vivado.jou
# Running On: VLS000057137L, OS: Windows, CPU Frequency: 3592 MHz, CPU Physical cores: 4, Host memory: 16963 MB
#-----------------------------------------------------------
start_gui
open_project X:/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'X:/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2500.273 ; gain = 417.758
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'archer_rv321_single_cycle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'archer_rv321_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj archer_rv321_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/new/alu_muldiv_mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muldiv_mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module archer_rv32i_single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/branch_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/lmb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lmb
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/new/mul_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sim_1/imports/verilog/archer_rv32i_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module archer_rv321_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv321_single_cycle_tb_behav xil_defaultlib.archer_rv321_single_cycle_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv321_single_cycle_tb_behav xil_defaultlib.archer_rv321_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "X:/project_1/project_1.srcs/sources_1/imports/verilog/add4.v" Line 18. Module add4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/project_1/project_1.srcs/sources_1/imports/verilog/alu.v" Line 18. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/project_1/project_1.srcs/sources_1/imports/verilog/add4.v" Line 18. Module add4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/project_1/project_1.srcs/sources_1/imports/verilog/alu.v" Line 18. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.lmb
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.branch_cmp
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mul_div
Compiling module xil_defaultlib.alu_muldiv_mux2to1
Compiling module xil_defaultlib.archer_rv32i_single_cycle
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.archer_rv321_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot archer_rv321_single_cycle_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2523.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "archer_rv321_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:archer_rv321_single_cycle_tb} -tclbatch {archer_rv321_single_cycle_tb.tcl} -view {X:/project_1/archer_rv321_single_cycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config X:/project_1/archer_rv321_single_cycle_tb_behav.wcfg
source archer_rv321_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'archer_rv321_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2541.852 ; gain = 18.223
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'archer_rv321_single_cycle_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'archer_rv321_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj archer_rv321_single_cycle_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/new/alu_muldiv_mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muldiv_mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/archer_rv32i_single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module archer_rv32i_single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/branch_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/lmb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lmb
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/new/mul_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sources_1/imports/verilog/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/project_1/project_1.srcs/sim_1/imports/verilog/archer_rv32i_single_cycle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module archer_rv321_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv321_single_cycle_tb_behav xil_defaultlib.archer_rv321_single_cycle_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot archer_rv321_single_cycle_tb_behav xil_defaultlib.archer_rv321_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "X:/project_1/project_1.srcs/sources_1/imports/verilog/add4.v" Line 18. Module add4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/project_1/project_1.srcs/sources_1/imports/verilog/alu.v" Line 18. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/project_1/project_1.srcs/sources_1/imports/verilog/add4.v" Line 18. Module add4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "X:/project_1/project_1.srcs/sources_1/imports/verilog/alu.v" Line 18. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.lmb
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.branch_cmp
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mul_div
Compiling module xil_defaultlib.alu_muldiv_mux2to1
Compiling module xil_defaultlib.archer_rv32i_single_cycle
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.archer_rv321_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot archer_rv321_single_cycle_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3607.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "archer_rv321_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:archer_rv321_single_cycle_tb} -tclbatch {archer_rv321_single_cycle_tb.tcl} -view {X:/project_1/archer_rv321_single_cycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config X:/project_1/archer_rv321_single_cycle_tb_behav.wcfg
source archer_rv321_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3607.676 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'archer_rv321_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3607.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 09:23:35 2024...
