

================================================================
== Vitis HLS Report for 'Transposed_Folded_FIR_HLS'
================================================================
* Date:           Sun Nov 16 16:13:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Transposed_Folded_FIR_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.928 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |p_0_FIR_filter_fu_827  |FIR_filter  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    94|   12464|   17128|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      32|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    94|   12466|   17164|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     7|       5|      14|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+----+-------+-------+-----+
    |        Instance       |   Module   | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------+------------+---------+----+-------+-------+-----+
    |p_0_FIR_filter_fu_827  |FIR_filter  |        0|  94|  12464|  17128|    0|
    +-----------------------+------------+---------+----+-------+-------+-----+
    |Total                  |            |        0|  94|  12464|  17128|    0|
    +-----------------------+------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  14|          3|    1|          3|
    |input_r_TDATA_blk_n   |   9|          2|    1|          2|
    |output_r_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  32|          7|    3|          7|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+---------------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |       Source Object       |    C Type    |
+-----------------+-----+-----+--------------+---------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|  Transposed_Folded_FIR_HLS|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|  Transposed_Folded_FIR_HLS|  return value|
|input_r_TDATA    |   in|   16|          axis|                    input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|                    input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|                    input_r|       pointer|
|output_r_TDATA   |  out|   16|          axis|                   output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|                   output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|                   output_r|       pointer|
+-----------------+-----+-----+--------------+---------------------------+--------------+

