// Generated by CIRCT unknown git version
module ecc_decoding_mux(	// file.cleaned.mlir:2:3
  input  [2:0]  cfg_sram_mode_i,	// file.cleaned.mlir:2:34
  input  [1:0]  cfg_ecc_enable_i,	// file.cleaned.mlir:2:60
  input  [19:0] a0_data_i,	// file.cleaned.mlir:2:87
                a1_data_i,	// file.cleaned.mlir:2:108
                b0_data_i,	// file.cleaned.mlir:2:129
                b1_data_i,	// file.cleaned.mlir:2:150
                a0_data_ecc_i,	// file.cleaned.mlir:2:171
                a1_data_ecc_i,	// file.cleaned.mlir:2:196
                b0_data_ecc_i,	// file.cleaned.mlir:2:221
                b1_data_ecc_i,	// file.cleaned.mlir:2:246
  output [19:0] a0_data_o,	// file.cleaned.mlir:2:272
                a1_data_o,	// file.cleaned.mlir:2:293
                b0_data_o,	// file.cleaned.mlir:2:314
                b1_data_o	// file.cleaned.mlir:2:335
);

  wire _GEN =
    cfg_ecc_enable_i[0] & cfg_sram_mode_i == 3'h0 | cfg_ecc_enable_i[0]
    & cfg_sram_mode_i == 3'h2 | cfg_ecc_enable_i[1] & cfg_sram_mode_i == 3'h3;	// file.cleaned.mlir:3:14, :4:14, :5:14, :6:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10
  assign a0_data_o = cfg_ecc_enable_i[0] ? a0_data_ecc_i : a0_data_i;	// file.cleaned.mlir:6:10, :7:10, :19:5
  assign a1_data_o = _GEN ? a1_data_ecc_i : a1_data_i;	// file.cleaned.mlir:15:10, :16:11, :19:5
  assign b0_data_o = cfg_ecc_enable_i[0] ? b0_data_ecc_i : b0_data_i;	// file.cleaned.mlir:6:10, :17:11, :19:5
  assign b1_data_o = _GEN ? b1_data_ecc_i : b1_data_i;	// file.cleaned.mlir:15:10, :18:11, :19:5
endmodule

