<!doctype html>
<html>
<head>
<title>DPDMA_CH4_CNTL (DPDMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___dpdma.html")>DPDMA Module</a> &gt; DPDMA_CH4_CNTL (DPDMA) Register</p><h1>DPDMA_CH4_CNTL (DPDMA) Register</h1>
<h2>DPDMA_CH4_CNTL (DPDMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DPDMA_CH4_CNTL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000618</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD4C0618 (DPDMA)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Channel 4 Control Register</td></tr>
</table>
<p></p>
<h2>DPDMA_CH4_CNTL (DPDMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:20</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved for future use</td></tr>
<tr valign=top><td>DSCR_AXCACHE</td><td class="center">19:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Descriptor fetch/update AXI CMD uses this bit to generate ARCACHE bit</td></tr>
<tr valign=top><td>DSCR_AXPROT</td><td class="center">15:14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Used for all descriptor fetch/update for channel 0, following is the how AxProt bits are generated for descriptor fetch<br/>AXPROT[0] = [14] (bit 14 of this register)<br/>AXPROT[1] = TZ_SLCR_DPDMA (security input for DPDMA)<br/>AXPROT[2] = [15] (bit 15 of this register)</td></tr>
<tr valign=top><td>QOS_DATA_RD</td><td class="center">13:10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DMA uses this QOS value along with AXI cmd for descriptor write</td></tr>
<tr valign=top><td>QOS_DSCR_RD</td><td class="center"> 9:6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DMA uses this QOS value along with AXI cmd for data read</td></tr>
<tr valign=top><td>QOS_DSCR_WR</td><td class="center"> 5:2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DMA uses this QOS value along with AXI cmd for descriptor read</td></tr>
<tr valign=top><td>PAUSE</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Pause for DMA channel, pause preserves the DMA state. It stops generating new fetch request until Pause is High.<br/>1: DMA Channel is paused<br/>0: Normar operation</td></tr>
<tr valign=top><td>EN</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Enable/Disable for DMA Channel, Trigger generated by start trigger register is only respected if DMA channel is enabled. Once DMA channel is disable, it goes to idle and can be restarted using trigger after enabling the channel<br/>1: DMA Channel is enable<br/>0: DMA Channel is disable</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>