ARM GAS  /tmp/ccnj4RWE.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_SPI1_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_SPI1_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI1 init function */
  30:Core/Src/spi.c **** void MX_SPI1_Init(void)
  31:Core/Src/spi.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /tmp/ccnj4RWE.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  40:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  36              		.loc 1 40 3 view .LVU1
  37              		.loc 1 40 18 is_stmt 0 view .LVU2
  38 0002 0F48     		ldr	r0, .L5
  39 0004 0F4B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 41 3 is_stmt 1 view .LVU3
  42              		.loc 1 41 19 is_stmt 0 view .LVU4
  43 0008 4FF48273 		mov	r3, #260
  44 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 42 3 is_stmt 1 view .LVU5
  46              		.loc 1 42 24 is_stmt 0 view .LVU6
  47 000e 0023     		movs	r3, #0
  48 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  49              		.loc 1 43 3 is_stmt 1 view .LVU7
  50              		.loc 1 43 23 is_stmt 0 view .LVU8
  51 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
  52              		.loc 1 44 3 is_stmt 1 view .LVU9
  53              		.loc 1 44 26 is_stmt 0 view .LVU10
  54 0014 0222     		movs	r2, #2
  55 0016 0261     		str	r2, [r0, #16]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
  56              		.loc 1 45 3 is_stmt 1 view .LVU11
  57              		.loc 1 45 23 is_stmt 0 view .LVU12
  58 0018 0122     		movs	r2, #1
  59 001a 4261     		str	r2, [r0, #20]
  46:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  60              		.loc 1 46 3 is_stmt 1 view .LVU13
  61              		.loc 1 46 18 is_stmt 0 view .LVU14
  62 001c 4FF48022 		mov	r2, #262144
  63 0020 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
  64              		.loc 1 47 3 is_stmt 1 view .LVU15
  65              		.loc 1 47 32 is_stmt 0 view .LVU16
  66 0022 3822     		movs	r2, #56
  67 0024 C261     		str	r2, [r0, #28]
  48:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /tmp/ccnj4RWE.s 			page 3


  68              		.loc 1 48 3 is_stmt 1 view .LVU17
  69              		.loc 1 48 23 is_stmt 0 view .LVU18
  70 0026 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  71              		.loc 1 49 3 is_stmt 1 view .LVU19
  72              		.loc 1 49 21 is_stmt 0 view .LVU20
  73 0028 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  74              		.loc 1 50 3 is_stmt 1 view .LVU21
  75              		.loc 1 50 29 is_stmt 0 view .LVU22
  76 002a 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  77              		.loc 1 51 3 is_stmt 1 view .LVU23
  78              		.loc 1 51 28 is_stmt 0 view .LVU24
  79 002c 0A23     		movs	r3, #10
  80 002e C362     		str	r3, [r0, #44]
  52:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  81              		.loc 1 52 3 is_stmt 1 view .LVU25
  82              		.loc 1 52 7 is_stmt 0 view .LVU26
  83 0030 FFF7FEFF 		bl	HAL_SPI_Init
  84              	.LVL0:
  85              		.loc 1 52 6 view .LVU27
  86 0034 00B9     		cbnz	r0, .L4
  87              	.L1:
  53:Core/Src/spi.c ****   {
  54:Core/Src/spi.c ****     Error_Handler();
  55:Core/Src/spi.c ****   }
  56:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
  88              		.loc 1 60 1 view .LVU28
  89 0036 08BD     		pop	{r3, pc}
  90              	.L4:
  54:Core/Src/spi.c ****   }
  91              		.loc 1 54 5 is_stmt 1 view .LVU29
  92 0038 FFF7FEFF 		bl	Error_Handler
  93              	.LVL1:
  94              		.loc 1 60 1 is_stmt 0 view .LVU30
  95 003c FBE7     		b	.L1
  96              	.L6:
  97 003e 00BF     		.align	2
  98              	.L5:
  99 0040 00000000 		.word	.LANCHOR0
 100 0044 00300140 		.word	1073819648
 101              		.cfi_endproc
 102              	.LFE65:
 104              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 105              		.align	1
 106              		.global	HAL_SPI_MspInit
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	HAL_SPI_MspInit:
 112              	.LVL2:
 113              	.LFB66:
ARM GAS  /tmp/ccnj4RWE.s 			page 4


  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  63:Core/Src/spi.c **** {
 114              		.loc 1 63 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 24
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		.loc 1 63 1 is_stmt 0 view .LVU32
 119 0000 10B5     		push	{r4, lr}
 120              	.LCFI1:
 121              		.cfi_def_cfa_offset 8
 122              		.cfi_offset 4, -8
 123              		.cfi_offset 14, -4
 124 0002 86B0     		sub	sp, sp, #24
 125              	.LCFI2:
 126              		.cfi_def_cfa_offset 32
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 127              		.loc 1 65 3 is_stmt 1 view .LVU33
 128              		.loc 1 65 20 is_stmt 0 view .LVU34
 129 0004 0023     		movs	r3, #0
 130 0006 0293     		str	r3, [sp, #8]
 131 0008 0393     		str	r3, [sp, #12]
 132 000a 0493     		str	r3, [sp, #16]
 133 000c 0593     		str	r3, [sp, #20]
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 134              		.loc 1 66 3 is_stmt 1 view .LVU35
 135              		.loc 1 66 15 is_stmt 0 view .LVU36
 136 000e 0268     		ldr	r2, [r0]
 137              		.loc 1 66 5 view .LVU37
 138 0010 164B     		ldr	r3, .L11
 139 0012 9A42     		cmp	r2, r3
 140 0014 01D0     		beq	.L10
 141              	.LVL3:
 142              	.L7:
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI1 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  76:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
  77:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  78:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  79:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  80:Core/Src/spi.c ****     */
  81:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  84:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  85:Core/Src/spi.c **** 
  86:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
  87:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  88:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccnj4RWE.s 			page 5


  89:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  90:Core/Src/spi.c **** 
  91:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
  94:Core/Src/spi.c ****   }
  95:Core/Src/spi.c **** }
 143              		.loc 1 95 1 view .LVU38
 144 0016 06B0     		add	sp, sp, #24
 145              	.LCFI3:
 146              		.cfi_remember_state
 147              		.cfi_def_cfa_offset 8
 148              		@ sp needed
 149 0018 10BD     		pop	{r4, pc}
 150              	.LVL4:
 151              	.L10:
 152              	.LCFI4:
 153              		.cfi_restore_state
  72:Core/Src/spi.c **** 
 154              		.loc 1 72 5 is_stmt 1 view .LVU39
 155              	.LBB2:
  72:Core/Src/spi.c **** 
 156              		.loc 1 72 5 view .LVU40
  72:Core/Src/spi.c **** 
 157              		.loc 1 72 5 view .LVU41
 158 001a 03F56043 		add	r3, r3, #57344
 159 001e 9A69     		ldr	r2, [r3, #24]
 160 0020 42F48052 		orr	r2, r2, #4096
 161 0024 9A61     		str	r2, [r3, #24]
  72:Core/Src/spi.c **** 
 162              		.loc 1 72 5 view .LVU42
 163 0026 9A69     		ldr	r2, [r3, #24]
 164 0028 02F48052 		and	r2, r2, #4096
 165 002c 0092     		str	r2, [sp]
  72:Core/Src/spi.c **** 
 166              		.loc 1 72 5 view .LVU43
 167 002e 009A     		ldr	r2, [sp]
 168              	.LBE2:
  72:Core/Src/spi.c **** 
 169              		.loc 1 72 5 view .LVU44
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 170              		.loc 1 74 5 view .LVU45
 171              	.LBB3:
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 172              		.loc 1 74 5 view .LVU46
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 173              		.loc 1 74 5 view .LVU47
 174 0030 9A69     		ldr	r2, [r3, #24]
 175 0032 42F00402 		orr	r2, r2, #4
 176 0036 9A61     		str	r2, [r3, #24]
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 177              		.loc 1 74 5 view .LVU48
 178 0038 9B69     		ldr	r3, [r3, #24]
 179 003a 03F00403 		and	r3, r3, #4
 180 003e 0193     		str	r3, [sp, #4]
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 181              		.loc 1 74 5 view .LVU49
ARM GAS  /tmp/ccnj4RWE.s 			page 6


 182 0040 019B     		ldr	r3, [sp, #4]
 183              	.LBE3:
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 184              		.loc 1 74 5 view .LVU50
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185              		.loc 1 81 5 view .LVU51
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 186              		.loc 1 81 25 is_stmt 0 view .LVU52
 187 0042 B023     		movs	r3, #176
 188 0044 0293     		str	r3, [sp, #8]
  82:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 189              		.loc 1 82 5 is_stmt 1 view .LVU53
  82:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 190              		.loc 1 82 26 is_stmt 0 view .LVU54
 191 0046 0223     		movs	r3, #2
 192 0048 0393     		str	r3, [sp, #12]
  83:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193              		.loc 1 83 5 is_stmt 1 view .LVU55
  83:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 194              		.loc 1 83 27 is_stmt 0 view .LVU56
 195 004a 0323     		movs	r3, #3
 196 004c 0593     		str	r3, [sp, #20]
  84:Core/Src/spi.c **** 
 197              		.loc 1 84 5 is_stmt 1 view .LVU57
 198 004e 084C     		ldr	r4, .L11+4
 199 0050 02A9     		add	r1, sp, #8
 200 0052 2046     		mov	r0, r4
 201              	.LVL5:
  84:Core/Src/spi.c **** 
 202              		.loc 1 84 5 is_stmt 0 view .LVU58
 203 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 204              	.LVL6:
  86:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 205              		.loc 1 86 5 is_stmt 1 view .LVU59
  86:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 206              		.loc 1 86 25 is_stmt 0 view .LVU60
 207 0058 4023     		movs	r3, #64
 208 005a 0293     		str	r3, [sp, #8]
  87:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 209              		.loc 1 87 5 is_stmt 1 view .LVU61
  87:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210              		.loc 1 87 26 is_stmt 0 view .LVU62
 211 005c 0023     		movs	r3, #0
 212 005e 0393     		str	r3, [sp, #12]
  88:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 213              		.loc 1 88 5 is_stmt 1 view .LVU63
  88:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 214              		.loc 1 88 26 is_stmt 0 view .LVU64
 215 0060 0493     		str	r3, [sp, #16]
  89:Core/Src/spi.c **** 
 216              		.loc 1 89 5 is_stmt 1 view .LVU65
 217 0062 02A9     		add	r1, sp, #8
 218 0064 2046     		mov	r0, r4
 219 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 220              	.LVL7:
 221              		.loc 1 95 1 is_stmt 0 view .LVU66
 222 006a D4E7     		b	.L7
ARM GAS  /tmp/ccnj4RWE.s 			page 7


 223              	.L12:
 224              		.align	2
 225              	.L11:
 226 006c 00300140 		.word	1073819648
 227 0070 00080140 		.word	1073809408
 228              		.cfi_endproc
 229              	.LFE66:
 231              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 232              		.align	1
 233              		.global	HAL_SPI_MspDeInit
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 238              	HAL_SPI_MspDeInit:
 239              	.LVL8:
 240              	.LFB67:
  96:Core/Src/spi.c **** 
  97:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  98:Core/Src/spi.c **** {
 241              		.loc 1 98 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		.loc 1 98 1 is_stmt 0 view .LVU68
 246 0000 08B5     		push	{r3, lr}
 247              	.LCFI5:
 248              		.cfi_def_cfa_offset 8
 249              		.cfi_offset 3, -8
 250              		.cfi_offset 14, -4
  99:Core/Src/spi.c **** 
 100:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 251              		.loc 1 100 3 is_stmt 1 view .LVU69
 252              		.loc 1 100 15 is_stmt 0 view .LVU70
 253 0002 0268     		ldr	r2, [r0]
 254              		.loc 1 100 5 view .LVU71
 255 0004 064B     		ldr	r3, .L17
 256 0006 9A42     		cmp	r2, r3
 257 0008 00D0     		beq	.L16
 258              	.LVL9:
 259              	.L13:
 101:Core/Src/spi.c ****   {
 102:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 103:Core/Src/spi.c **** 
 104:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 105:Core/Src/spi.c ****     /* Peripheral clock disable */
 106:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 107:Core/Src/spi.c **** 
 108:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 109:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
 110:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 111:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 112:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 113:Core/Src/spi.c ****     */
 114:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 115:Core/Src/spi.c **** 
 116:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 117:Core/Src/spi.c **** 
ARM GAS  /tmp/ccnj4RWE.s 			page 8


 118:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 119:Core/Src/spi.c ****   }
 120:Core/Src/spi.c **** }
 260              		.loc 1 120 1 view .LVU72
 261 000a 08BD     		pop	{r3, pc}
 262              	.LVL10:
 263              	.L16:
 106:Core/Src/spi.c **** 
 264              		.loc 1 106 5 is_stmt 1 view .LVU73
 265 000c 054A     		ldr	r2, .L17+4
 266 000e 9369     		ldr	r3, [r2, #24]
 267 0010 23F48053 		bic	r3, r3, #4096
 268 0014 9361     		str	r3, [r2, #24]
 114:Core/Src/spi.c **** 
 269              		.loc 1 114 5 view .LVU74
 270 0016 F021     		movs	r1, #240
 271 0018 0348     		ldr	r0, .L17+8
 272              	.LVL11:
 114:Core/Src/spi.c **** 
 273              		.loc 1 114 5 is_stmt 0 view .LVU75
 274 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 275              	.LVL12:
 276              		.loc 1 120 1 view .LVU76
 277 001e F4E7     		b	.L13
 278              	.L18:
 279              		.align	2
 280              	.L17:
 281 0020 00300140 		.word	1073819648
 282 0024 00100240 		.word	1073876992
 283 0028 00080140 		.word	1073809408
 284              		.cfi_endproc
 285              	.LFE67:
 287              		.global	hspi1
 288              		.section	.bss.hspi1,"aw",%nobits
 289              		.align	2
 290              		.set	.LANCHOR0,. + 0
 293              	hspi1:
 294 0000 00000000 		.space	88
 294      00000000 
 294      00000000 
 294      00000000 
 294      00000000 
 295              		.text
 296              	.Letext0:
 297              		.file 2 "/home/seradya/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_de
 298              		.file 3 "/home/seradya/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint
 299              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 300              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 301              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 302              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 303              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 304              		.file 9 "Core/Inc/main.h"
 305              		.file 10 "Core/Inc/spi.h"
ARM GAS  /tmp/ccnj4RWE.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccnj4RWE.s:18     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccnj4RWE.s:24     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccnj4RWE.s:99     .text.MX_SPI1_Init:0000000000000040 $d
     /tmp/ccnj4RWE.s:105    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccnj4RWE.s:111    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccnj4RWE.s:226    .text.HAL_SPI_MspInit:000000000000006c $d
     /tmp/ccnj4RWE.s:232    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccnj4RWE.s:238    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccnj4RWE.s:281    .text.HAL_SPI_MspDeInit:0000000000000020 $d
     /tmp/ccnj4RWE.s:293    .bss.hspi1:0000000000000000 hspi1
     /tmp/ccnj4RWE.s:289    .bss.hspi1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
