# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do run.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 13:48:01 on Jun 01,2024
# vlog -reportprogress 300 -lint dut/fifo_top.sv 
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 13:48:01 on Jun 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 13:48:01 on Jun 01,2024
# vlog -reportprogress 300 -lint dut/fifo_memory.sv 
# -- Compiling module fifo_memory
# 
# Top level modules:
# 	fifo_memory
# End time: 13:48:02 on Jun 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 13:48:02 on Jun 01,2024
# vlog -reportprogress 300 -lint dut/read_pointer.sv 
# -- Compiling module read_pointer
# 
# Top level modules:
# 	read_pointer
# End time: 13:48:02 on Jun 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 13:48:02 on Jun 01,2024
# vlog -reportprogress 300 -lint dut/write_pointer.sv 
# -- Compiling module write_pointer
# 
# Top level modules:
# 	write_pointer
# End time: 13:48:02 on Jun 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 13:48:02 on Jun 01,2024
# vlog -reportprogress 300 -lint dut/sync.sv 
# -- Compiling module sync
# 
# Top level modules:
# 	sync
# End time: 13:48:02 on Jun 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 13:48:02 on Jun 01,2024
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package fifo_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) fifo_pkg.sv(3): Using implicit +incdir+/pkgs/mentor/questa/2021.3_1/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface fifo_bfm
# -- Importing package fifo_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:48:03 on Jun 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 13:48:03 on Jun 01,2024
# vopt -reportprogress 300 top -o top_optimized "+acc" "+cover=sbfec+fifo_top(rtl)." 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Importing package fifo_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface fifo_bfm
# -- Loading module fifo_top
# -- Loading module fifo_memory
# -- Loading module write_pointer
# -- Loading module read_pointer
# -- Loading module sync
# Optimizing 12 design-units (inlining 0/9 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package fifo_pkg(fast)
# -- Optimizing module write_pointer(fast)
# -- Optimizing module fifo_top(fast)
# -- Optimizing module read_pointer(fast)
# -- Optimizing module fifo_memory(fast)
# -- Optimizing interface fifo_bfm(fast__2)
# -- Optimizing interface fifo_bfm(fast__3)
# -- Optimizing module top(fast)
# -- Optimizing module sync(fast)
# -- Optimizing interface fifo_bfm(fast)
# Optimized design name is top_optimized
# End time: 13:48:12 on Jun 01,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage 
# Start time: 13:48:12 on Jun 01,2024
# Loading sv_std.std
# Loading work.fifo_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.fifo_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.fifo_bfm(fast__2)
# Loading work.fifo_top(fast)
# Loading work.fifo_bfm(fast__3)
# Loading work.fifo_memory(fast)
# Loading work.write_pointer(fast)
# Loading work.read_pointer(fast)
# Loading work.sync(fast)
# Loading /pkgs/mentor/questa/2021.3_1/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_first_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               my_first_test           -     @471 
#   environment_h            fifo_environment        -     @478 
#     agent_h                fifo_agent              -     @485 
#       driver_h             fifo_driver             -     @616 
#         rsp_port           uvm_analysis_port       -     @631 
#         seq_item_port      uvm_seq_item_pull_port  -     @623 
#       monitor_h            fifo_monitor            -     @609 
#         monitor_port       uvm_analysis_port       -     @641 
#       sequencer_h          fifo_sequencer          -     @500 
#         rsp_export         uvm_analysis_export     -     @507 
#         seq_item_export    uvm_seq_item_pull_imp   -     @601 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     scoreboard_h           fifo_scoreboard         -     @492 
#       scoreboard_port      uvm_analysis_imp        -     @654 
# --------------------------------------------------------------
# 
# UVM_INFO classes/sequence.sv(29) @ 0: uvm_test_top.environment_h.agent_h.sequencer_h@@sequence_h [GENERATE] Writing: 1 or Reading: 1
# Data in: b9, Data out: xx
# Full: x, Half: x, Empty: x
# UVM_INFO classes/driver.sv(50) @ 6: uvm_test_top.environment_h.agent_h.driver_h [fifo_driver] Driver tx_wr 		|  wr_en: 1  |  rd_en: 1  |  data_in: b9  
# UVM_INFO classes/sequence.sv(29) @ 6: uvm_test_top.environment_h.agent_h.sequencer_h@@sequence_h [GENERATE] Writing: 1 or Reading: 0
# Data in: 2c, Data out: xx
# Full: x, Half: x, Empty: x
# UVM_INFO classes/driver.sv(50) @ 38: uvm_test_top.environment_h.agent_h.driver_h [fifo_driver] Driver tx_wr 		|  wr_en: 1  |  rd_en: 0  |  data_in: 2c  
# UVM_INFO classes/sequence.sv(29) @ 38: uvm_test_top.environment_h.agent_h.sequencer_h@@sequence_h [GENERATE] Writing: 0 or Reading: 1
# Data in: ff, Data out: xx
# Full: x, Half: x, Empty: x
# UVM_INFO classes/driver.sv(50) @ 70: uvm_test_top.environment_h.agent_h.driver_h [fifo_driver] Driver tx_wr 		|  wr_en: 0  |  rd_en: 1  |  data_in: ff  
# UVM_INFO classes/sequence.sv(29) @ 70: uvm_test_top.environment_h.agent_h.sequencer_h@@sequence_h [GENERATE] Writing: 1 or Reading: 0
# Data in: 7c, Data out: xx
# Full: x, Half: x, Empty: x
# UVM_INFO classes/driver.sv(50) @ 102: uvm_test_top.environment_h.agent_h.driver_h [fifo_driver] Driver tx_wr 		|  wr_en: 1  |  rd_en: 0  |  data_in: 7c  
# UVM_INFO classes/sequence.sv(29) @ 102: uvm_test_top.environment_h.agent_h.sequencer_h@@sequence_h [GENERATE] Writing: 0 or Reading: 1
# Data in: 6c, Data out: xx
# Full: x, Half: x, Empty: x
# UVM_INFO classes/driver.sv(50) @ 134: uvm_test_top.environment_h.agent_h.driver_h [fifo_driver] Driver tx_wr 		|  wr_en: 0  |  rd_en: 1  |  data_in: 6c  
# UVM_INFO classes/sequence.sv(29) @ 134: uvm_test_top.environment_h.agent_h.sequencer_h@@sequence_h [GENERATE] Writing: 1 or Reading: 0
# Data in: 83, Data out: xx
# Full: x, Half: x, Empty: x
# UVM_INFO classes/driver.sv(50) @ 166: uvm_test_top.environment_h.agent_h.driver_h [fifo_driver] Driver tx_wr 		|  wr_en: 1  |  rd_en: 0  |  data_in: 83  
# UVM_INFO classes/sequence.sv(29) @ 166: uvm_test_top.environment_h.agent_h.sequencer_h@@sequence_h [GENERATE] Writing: 1 or Reading: 0
# Data in: 9d, Data out: xx
# Full: x, Half: x, Empty: x
# UVM_INFO classes/driver.sv(50) @ 198: uvm_test_top.environment_h.agent_h.driver_h [fifo_driver] Driver tx_wr 		|  wr_en: 1  |  rd_en: 0  |  data_in: 9d  
# UVM_INFO classes/sequence.sv(29) @ 198: uvm_test_top.environment_h.agent_h.sequencer_h@@sequence_h [GENERATE] Writing: 0 or Reading: 1
# Data in: 01, Data out: xx
# Full: x, Half: x, Empty: x
# UVM_INFO classes/driver.sv(50) @ 230: uvm_test_top.environment_h.agent_h.driver_h [fifo_driver] Driver tx_wr 		|  wr_en: 0  |  rd_en: 1  |  data_in: 01  
# UVM_INFO classes/sequence.sv(29) @ 230: uvm_test_top.environment_h.agent_h.sequencer_h@@sequence_h [GENERATE] Writing: 0 or Reading: 1
# Data in: 76, Data out: xx
# Full: x, Half: x, Empty: x
# UVM_INFO classes/driver.sv(50) @ 262: uvm_test_top.environment_h.agent_h.driver_h [fifo_driver] Driver tx_wr 		|  wr_en: 0  |  rd_en: 1  |  data_in: 76  
# UVM_INFO classes/sequence.sv(29) @ 262: uvm_test_top.environment_h.agent_h.sequencer_h@@sequence_h [GENERATE] Writing: 1 or Reading: 1
# Data in: 98, Data out: xx
# Full: x, Half: x, Empty: x
# UVM_INFO classes/driver.sv(50) @ 294: uvm_test_top.environment_h.agent_h.driver_h [fifo_driver] Driver tx_wr 		|  wr_en: 1  |  rd_en: 1  |  data_in: 98  
# UVM_INFO classes/sequence.sv(29) @ 294: uvm_test_top.environment_h.agent_h.sequencer_h@@sequence_h [GENERATE] Writing: 0 or Reading: 0
# Data in: 52, Data out: xx
# Full: x, Half: x, Empty: x
# UVM_INFO classes/monitor.sv(86) @ 304: uvm_test_top.environment_h.agent_h.monitor_h [fifo_monitor] Monitor tx_rd 	|  wr_en: 1  |  rd_en: 1  |  data_in: xx  |  data_out: xx  |  full: x  |  empty: x  |  half: x
# Break key hit
# Break in Function fifo_pkg/fifo_scoreboard::write at classes/scoreboard.sv line 63
# End time: 13:48:34 on Jun 01,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
