#Eduardo Leanos
00 0 0 0 0 0 0 0 0 00 00 00  
00 0 0 0 0 0 0 0 0 00 00 00 #reset, if it applies
00 0 0 0 0 0 0 0 0 00 00 00
00 0 1 0 0 0 0 0 0 00 00 00 #Carry_in = 1,
00 0 1 0 0 0 0 0 0 11 00 00 #Put into reg3
00 0 1 1 0 0 0 0 0 11 00 00 #reg_we On
00 0 1 0 0 0 0 0 0 11 00 00 #reg_we Off (Reg 3 should have 1)
00 0 1 1 0 0 0 0 0 11 11 11 #1+1+1 = 3 in reg3
00 0 1 0 0 0 0 0 0 11 11 11 #Falling Edge - Reg3 = 3
00 0 1 1 0 0 0 0 0 11 11 11 #1+3+3 in Reg3
00 0 1 0 0 0 0 0 0 11 11 11 #Falling Edge - Reg3 = 7
00 0 1 1 0 0 0 0 0 11 11 11 #1+7+7 in Reg3
00 0 1 0 0 0 0 0 0 11 11 11 #Falling Edge - Reg3 = F
00 0 1 1 0 0 0 0 0 11 11 11 #1+F+F in Reg3
00 0 1 0 0 0 0 0 0 11 11 11 #Falling Edge - Reg3 = 1F
00 0 1 1 0 0 0 0 0 11 11 11 #1+1F+1F in Reg3
00 0 1 0 0 0 0 0 0 11 11 11 #Falling Edge - Reg3 = 3F
00 0 1 1 0 0 0 0 0 11 11 00 #1+3F+0 into Reg3
00 0 1 0 0 0 0 0 0 11 11 00 #Falling Edge - Reg3 = 40
00 0 0 1 0 0 0 0 0 10 11 11 #40+40 into Reg2
00 0 0 0 0 0 0 0 0 10 11 11 #Falling Edge - Reg2 = 80
00 0 0 0 0 1 0 0 0 10 11 11 #alu_q = 80 into mar
00 0 0 0 0 0 0 0 0 10 11 11 #FE - Mar = 80
00 0 1 0 0 0 0 1 0 10 11 00 #alu_q = 41 into MRB_out
00 0 1 0 0 0 0 0 0 10 11 00 #FE - MBR_out = 41 
00 0 0 0 0 0 1 0 0 10 11 11 #Mem_we = 1
00 0 0 0 0 0 0 0 0 10 11 11 #FE - mem_we
00 0 0 0 0 0 0 0 1 11 00 00 #mbr_in_we = 1
00 0 0 0 0 0 0 0 0 11 00 00 #FE - mbr_in = 41
00 0 0 0 1 0 0 0 0 11 00 00 #mbr_alu = 1
00 0 1 1 1 0 0 0 0 11 00 00 #Mbr_alu = 1, reg_we = 1
00 0 1 0 1 0 0 0 0 11 00 00 #FE - Reg3 = 41
00 0 1 1 0 0 0 0 0 10 10 00 #80 + 1 = 81
00 0 1 0 0 0 0 0 0 10 10 00 #Reg2 = 81

00 0 0 0 0 1 0 0 0 10 10 00 #alu_q = 81 into mar
00 0 0 0 0 0 0 0 0 10 10 00 #FE - Mar = 81
00 0 1 0 0 0 0 1 0 10 11 00 #alu_q = 41 into MRB_out
00 0 1 0 0 0 0 0 0 10 11 00 #FE - MBR_out = 41 
00 0 0 0 0 0 1 0 0 10 11 11 #Mem_we = 1
00 0 0 0 0 0 0 0 0 10 11 11 #FE - mem_we
00 0 0 0 0 0 0 0 1 11 00 00 #mbr_in_we = 1
00 0 0 0 0 0 0 0 0 11 00 00 #FE - mbr_in = 41
00 0 0 0 1 0 0 0 0 11 00 00 #mbr_alu = 1
00 0 1 1 1 0 0 0 0 11 00 00 #Mbr_alu = 1, reg_we = 1
00 0 1 0 1 0 0 0 0 11 00 00 #FE - Reg3 = 41
00 0 1 1 0 0 0 0 0 10 10 00 #81 + 1 = 82
00 0 1 0 0 0 0 0 0 10 10 00 #Reg2 = 82

00 0 0 0 0 1 0 0 0 10 10 00 #alu_q = 82 into mar
00 0 0 0 0 0 0 0 0 10 10 00 #FE - Mar = 82
00 0 1 0 0 0 0 1 0 10 11 00 #alu_q = 42 into MRB_out
00 0 1 0 0 0 0 0 0 10 11 00 #FE - MBR_out = 42 
00 0 0 0 0 0 1 0 0 10 11 11 #Mem_we = 1
00 0 0 0 0 0 0 0 0 10 11 11 #FE - mem_we
00 0 0 0 0 0 0 0 1 11 00 00 #mbr_in_we = 1
00 0 0 0 0 0 0 0 0 11 00 00 #FE - mbr_in = 42
00 0 0 0 1 0 0 0 0 11 00 00 #mbr_alu = 1
00 0 1 1 1 0 0 0 0 11 00 00 #Mbr_alu = 1, reg_we = 1
00 0 1 0 1 0 0 0 0 11 00 00 #FE - Reg3 = 41
00 0 1 1 0 0 0 0 0 10 10 00 #82 + 1 = 83
00 0 1 0 0 0 0 0 0 10 10 00 #Reg2 = 83

00 0 0 0 0 1 0 0 0 10 10 00 #alu_q = 83 into mar
00 0 0 0 0 0 0 0 0 10 10 00 #FE - Mar = 83
00 0 1 0 0 0 0 1 0 10 11 00 #alu_q = 43 into MRB_out
00 0 1 0 0 0 0 0 0 10 11 00 #FE - MBR_out = 43 
00 0 0 0 0 0 1 0 0 10 11 11 #Mem_we = 1
00 0 0 0 0 0 0 0 0 10 11 11 #FE - mem_we
00 0 0 0 0 0 0 0 1 11 00 00 #mbr_in_we = 1
00 0 0 0 0 0 0 0 0 11 00 00 #FE - mbr_in = 43
00 0 0 0 1 0 0 0 0 11 00 00 #mbr_alu = 1
00 0 1 1 1 0 0 0 0 11 00 00 #Mbr_alu = 1, reg_we = 1
00 0 1 0 1 0 0 0 0 11 00 00 #FE - Reg3 = 43
00 0 1 1 0 0 0 0 0 10 10 00 #83 + 1 = 84
00 0 1 0 0 0 0 0 0 10 10 00 #Reg2 = 84

00 0 0 0 0 1 0 0 0 10 10 00 #alu_q = 84 into mar
00 0 0 0 0 0 0 0 0 10 10 00 #FE - Mar = 84
00 0 1 0 0 0 0 1 0 10 11 00 #alu_q = 44 into MRB_out
00 0 1 0 0 0 0 0 0 10 11 00 #FE - MBR_out = 44 
00 0 0 0 0 0 1 0 0 10 11 11 #Mem_we = 1
00 0 0 0 0 0 0 0 0 10 11 11 #FE - mem_we
00 0 0 0 0 0 0 0 1 11 00 00 #mbr_in_we = 1
00 0 0 0 0 0 0 0 0 11 00 00 #FE - mbr_in = 44
00 0 0 0 1 0 0 0 0 11 00 00 #mbr_alu = 1
00 0 1 1 1 0 0 0 0 11 00 00 #Mbr_alu = 1, reg_we = 1
00 0 1 0 1 0 0 0 0 11 00 00 #FE - Reg3 = 44
00 0 1 1 0 0 0 0 0 10 10 00 #84 + 1 = 85
00 0 1 0 0 0 0 0 0 10 10 00 #Reg2 = 85

00 0 0 0 0 1 0 0 0 10 10 00 #alu_q = 85 into mar
00 0 0 0 0 0 0 0 0 10 10 00 #FE - Mar = 85
00 0 1 0 0 0 0 1 0 10 11 00 #alu_q = 46 into MRB_out
00 0 1 0 0 0 0 0 0 10 11 00 #FE - MBR_out = 46 
00 0 0 0 0 0 1 0 0 10 11 11 #Mem_we = 1
00 0 0 0 0 0 0 0 0 10 11 11 #FE - mem_we
00 0 0 0 0 0 0 0 1 11 00 00 #mbr_in_we = 1
00 0 0 0 0 0 0 0 0 11 00 00 #FE - mbr_in = 46
00 0 0 0 1 0 0 0 0 11 00 00 #mbr_alu = 1
00 0 1 1 1 0 0 0 0 11 00 00 #Mbr_alu = 1, reg_we = 1
00 0 1 0 1 0 0 0 0 11 00 00 #FE - Reg3 = 46
00 0 1 1 0 0 0 0 0 10 10 00 #85 + 1 = 86
00 0 1 0 0 0 0 0 0 10 10 00 #Reg2 = 86

00 0 0 0 0 1 0 0 0 10 10 00 #alu_q = 86 into mar
00 0 0 0 0 0 0 0 0 10 10 00 #FE - Mar = 86
00 0 1 0 0 0 0 1 0 10 11 00 #alu_q = 47 into MRB_out
00 0 1 0 0 0 0 0 0 10 11 00 #FE - MBR_out = 47 
00 0 0 0 0 0 1 0 0 10 11 11 #Mem_we = 1
00 0 0 0 0 0 0 0 0 10 11 11 #FE - mem_we
00 0 0 0 0 0 0 0 1 11 00 00 #mbr_in_we = 1
00 0 0 0 0 0 0 0 0 11 00 00 #FE - mbr_in = 47
00 0 0 0 1 0 0 0 0 11 00 00 #mbr_alu = 1
00 0 1 1 1 0 0 0 0 11 00 00 #Mbr_alu = 1, reg_we = 1
00 0 1 0 1 0 0 0 0 11 00 00 #FE - Reg3 = 47
00 0 1 1 0 0 0 0 0 10 10 00 #86 + 1 = 87
00 0 1 0 0 0 0 0 0 10 10 00 #Reg2 = 87

00 0 0 0 0 1 0 0 0 10 10 00 #alu_q = 87 into mar
00 0 0 0 0 0 0 0 0 10 10 00 #FE - Mar = 87
00 0 1 0 0 0 0 1 0 10 11 00 #alu_q = 48 into MRB_out
00 0 1 0 0 0 0 0 0 10 11 00 #FE - MBR_out = 48 
00 0 0 0 0 0 1 0 0 10 11 11 #Mem_we = 1
00 0 0 0 0 0 0 0 0 10 11 11 #FE - mem_we
00 0 0 0 0 0 0 0 1 11 00 00 #mbr_in_we = 1
00 0 0 0 0 0 0 0 0 11 00 00 #FE - mbr_in = 48
00 0 0 0 1 0 0 0 0 11 00 00 #mbr_alu = 1
00 0 1 1 1 0 0 0 0 11 00 00 #Mbr_alu = 1, reg_we = 1
00 0 1 0 1 0 0 0 0 11 00 00 #FE - Reg3 = 48
