// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _correlation_accel_v4_HH_
#define _correlation_accel_v4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "correlation_accel_v4_frontEnd.h"
#include "correlation_accel_v4_midEnd.h"
#include "correlation_accel_v4_midEnd_1.h"
#include "correlation_accel_v4_backEnd.h"
#include "FIFO_correlation_accel_v4_ln_returnA_c1_V.h"
#include "FIFO_correlation_accel_v4_weight_returnSquareA_c1_V.h"
#include "FIFO_correlation_accel_v4_weight_returnA_c1_V.h"
#include "FIFO_correlation_accel_v4_ln_returnA_c2_V.h"
#include "FIFO_correlation_accel_v4_weight_returnSquareA_c2_V.h"
#include "FIFO_correlation_accel_v4_weight_returnA_c2_V.h"
#include "FIFO_correlation_accel_v4_sum_weight_c1_V.h"
#include "FIFO_correlation_accel_v4_ln_returnB_c1_V.h"
#include "FIFO_correlation_accel_v4_weight_returnSquareB_c1_V.h"
#include "FIFO_correlation_accel_v4_weight_returnB_c1_V.h"
#include "FIFO_correlation_accel_v4_weight_returnA_returnB_c1_V.h"
#include "FIFO_correlation_accel_v4_sum_weight_c2_V.h"
#include "FIFO_correlation_accel_v4_ln_returnB_c2_V.h"
#include "FIFO_correlation_accel_v4_weight_returnSquareB_c2_V.h"
#include "FIFO_correlation_accel_v4_weight_returnB_c2_V.h"
#include "FIFO_correlation_accel_v4_weight_returnA_returnB_c2_V.h"
#include "FIFO_correlation_accel_v4_number_of_days15_channel.h"
#include "FIFO_correlation_accel_v4_number_of_days16_channel.h"
#include "FIFO_correlation_accel_v4_number_of_indices17_channel.h"
#include "FIFO_correlation_accel_v4_number_of_indices18_channel.h"
#include "FIFO_correlation_accel_v4_sum_weight_stage2_c1_V.h"
#include "FIFO_correlation_accel_v4_sum_return_stage2_c1_V.h"
#include "FIFO_correlation_accel_v4_sum_weight_returnSquare_stage2.h"
#include "FIFO_correlation_accel_v4_sum_weight_return_stage2_c1_V.h"
#include "FIFO_correlation_accel_v4_sum_weight_returnA_returnB_sta.h"
#include "FIFO_correlation_accel_v4_sum_returnA_stage2_c1_V.h"
#include "FIFO_correlation_accel_v4_sum_weight_returnSquareA_stage.h"
#include "FIFO_correlation_accel_v4_sum_weight_returnA_stage2_c1_V.h"
#include "FIFO_correlation_accel_v4_number_of_days19_channel.h"
#include "FIFO_correlation_accel_v4_number_of_indices20_channel.h"
#include "FIFO_correlation_accel_v4_sum_weight_stage2_c2_V.h"
#include "FIFO_correlation_accel_v4_sum_return_stage2_c2_V.h"
#include "FIFO_correlation_accel_v4_sum_weight_returnSquare_stage2_1.h"
#include "FIFO_correlation_accel_v4_sum_weight_return_stage2_c2_V.h"
#include "FIFO_correlation_accel_v4_sum_weight_returnA_returnB_sta_1.h"
#include "FIFO_correlation_accel_v4_sum_returnA_stage2_c2_V.h"
#include "FIFO_correlation_accel_v4_sum_weight_returnSquareA_stage_1.h"
#include "FIFO_correlation_accel_v4_sum_weight_returnA_stage2_c2_V.h"

namespace ap_rtl {

struct correlation_accel_v4 : public sc_module {
    // Port declarations 26
    sc_in< sc_lv<32> > number_of_days;
    sc_in< sc_lv<32> > number_of_indices;
    sc_in< sc_lv<32> > in_indices_TDATA;
    sc_in< sc_lv<4> > in_indices_TKEEP;
    sc_in< sc_lv<4> > in_indices_TSTRB;
    sc_in< sc_lv<1> > in_indices_TUSER;
    sc_in< sc_lv<1> > in_indices_TLAST;
    sc_in< sc_lv<1> > in_indices_TID;
    sc_in< sc_lv<1> > in_indices_TDEST;
    sc_out< sc_lv<32> > out_correlation_TDATA;
    sc_out< sc_lv<4> > out_correlation_TKEEP;
    sc_out< sc_lv<4> > out_correlation_TSTRB;
    sc_out< sc_lv<1> > out_correlation_TUSER;
    sc_out< sc_lv<1> > out_correlation_TLAST;
    sc_out< sc_lv<1> > out_correlation_TID;
    sc_out< sc_lv<1> > out_correlation_TDEST;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > in_indices_TVALID;
    sc_out< sc_logic > in_indices_TREADY;
    sc_out< sc_logic > out_correlation_TVALID;
    sc_in< sc_logic > out_correlation_TREADY;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;


    // Module declarations
    correlation_accel_v4(sc_module_name name);
    SC_HAS_PROCESS(correlation_accel_v4);

    ~correlation_accel_v4();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    correlation_accel_v4_frontEnd* correlation_accel_v4_frontEnd_U0;
    correlation_accel_v4_midEnd* correlation_accel_v4_midEnd_U0;
    correlation_accel_v4_midEnd_1* correlation_accel_v4_midEnd_1_U0;
    correlation_accel_v4_backEnd* correlation_accel_v4_backEnd_U0;
    FIFO_correlation_accel_v4_ln_returnA_c1_V* ln_returnA_c1_V_U;
    FIFO_correlation_accel_v4_weight_returnSquareA_c1_V* weight_returnSquareA_c1_V_U;
    FIFO_correlation_accel_v4_weight_returnA_c1_V* weight_returnA_c1_V_U;
    FIFO_correlation_accel_v4_ln_returnA_c2_V* ln_returnA_c2_V_U;
    FIFO_correlation_accel_v4_weight_returnSquareA_c2_V* weight_returnSquareA_c2_V_U;
    FIFO_correlation_accel_v4_weight_returnA_c2_V* weight_returnA_c2_V_U;
    FIFO_correlation_accel_v4_sum_weight_c1_V* sum_weight_c1_V_U;
    FIFO_correlation_accel_v4_ln_returnB_c1_V* ln_returnB_c1_V_U;
    FIFO_correlation_accel_v4_weight_returnSquareB_c1_V* weight_returnSquareB_c1_V_U;
    FIFO_correlation_accel_v4_weight_returnB_c1_V* weight_returnB_c1_V_U;
    FIFO_correlation_accel_v4_weight_returnA_returnB_c1_V* weight_returnA_returnB_c1_V_U;
    FIFO_correlation_accel_v4_sum_weight_c2_V* sum_weight_c2_V_U;
    FIFO_correlation_accel_v4_ln_returnB_c2_V* ln_returnB_c2_V_U;
    FIFO_correlation_accel_v4_weight_returnSquareB_c2_V* weight_returnSquareB_c2_V_U;
    FIFO_correlation_accel_v4_weight_returnB_c2_V* weight_returnB_c2_V_U;
    FIFO_correlation_accel_v4_weight_returnA_returnB_c2_V* weight_returnA_returnB_c2_V_U;
    FIFO_correlation_accel_v4_number_of_days15_channel* number_of_days15_channel_U;
    FIFO_correlation_accel_v4_number_of_days16_channel* number_of_days16_channel_U;
    FIFO_correlation_accel_v4_number_of_indices17_channel* number_of_indices17_channel_U;
    FIFO_correlation_accel_v4_number_of_indices18_channel* number_of_indices18_channel_U;
    FIFO_correlation_accel_v4_sum_weight_stage2_c1_V* sum_weight_stage2_c1_V_U;
    FIFO_correlation_accel_v4_sum_return_stage2_c1_V* sum_return_stage2_c1_V_U;
    FIFO_correlation_accel_v4_sum_weight_returnSquare_stage2* sum_weight_returnSquare_stage2_U;
    FIFO_correlation_accel_v4_sum_weight_return_stage2_c1_V* sum_weight_return_stage2_c1_V_U;
    FIFO_correlation_accel_v4_sum_weight_returnA_returnB_sta* sum_weight_returnA_returnB_sta_U;
    FIFO_correlation_accel_v4_sum_returnA_stage2_c1_V* sum_returnA_stage2_c1_V_U;
    FIFO_correlation_accel_v4_sum_weight_returnSquareA_stage* sum_weight_returnSquareA_stage_U;
    FIFO_correlation_accel_v4_sum_weight_returnA_stage2_c1_V* sum_weight_returnA_stage2_c1_V_U;
    FIFO_correlation_accel_v4_number_of_days19_channel* number_of_days19_channel_U;
    FIFO_correlation_accel_v4_number_of_indices20_channel* number_of_indices20_channel_U;
    FIFO_correlation_accel_v4_sum_weight_stage2_c2_V* sum_weight_stage2_c2_V_U;
    FIFO_correlation_accel_v4_sum_return_stage2_c2_V* sum_return_stage2_c2_V_U;
    FIFO_correlation_accel_v4_sum_weight_returnSquare_stage2_1* sum_weight_returnSquare_stage2_1_U;
    FIFO_correlation_accel_v4_sum_weight_return_stage2_c2_V* sum_weight_return_stage2_c2_V_U;
    FIFO_correlation_accel_v4_sum_weight_returnA_returnB_sta_1* sum_weight_returnA_returnB_sta_1_U;
    FIFO_correlation_accel_v4_sum_returnA_stage2_c2_V* sum_returnA_stage2_c2_V_U;
    FIFO_correlation_accel_v4_sum_weight_returnSquareA_stage_1* sum_weight_returnSquareA_stage_1_U;
    FIFO_correlation_accel_v4_sum_weight_returnA_stage2_c2_V* sum_weight_returnA_stage2_c2_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ap_start;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ap_done;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ap_continue;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ap_idle;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ap_ready;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_NUMBER_OF_DAYS;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_NUMBER_OF_INDICES;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_in_indices_TDATA;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_in_indices_TVALID;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_in_indices_TREADY;
    sc_signal< sc_lv<4> > correlation_accel_v4_frontEnd_U0_in_indices_TKEEP;
    sc_signal< sc_lv<4> > correlation_accel_v4_frontEnd_U0_in_indices_TSTRB;
    sc_signal< sc_lv<1> > correlation_accel_v4_frontEnd_U0_in_indices_TUSER;
    sc_signal< sc_lv<1> > correlation_accel_v4_frontEnd_U0_in_indices_TLAST;
    sc_signal< sc_lv<1> > correlation_accel_v4_frontEnd_U0_in_indices_TID;
    sc_signal< sc_lv<1> > correlation_accel_v4_frontEnd_U0_in_indices_TDEST;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_ln_returnA_out_c1_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ln_returnA_out_c1_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ln_returnA_out_c1_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_weight_returnSquareA_out_c1_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnSquareA_out_c1_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnSquareA_out_c1_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_weight_returnA_out_c1_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnA_out_c1_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnA_out_c1_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_ln_returnA_out_c2_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ln_returnA_out_c2_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ln_returnA_out_c2_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_weight_returnSquareA_out_c2_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnSquareA_out_c2_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnSquareA_out_c2_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_weight_returnA_out_c2_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnA_out_c2_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnA_out_c2_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_sum_weight_out_c1_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_sum_weight_out_c1_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_sum_weight_out_c1_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_ln_returnB_out_c1_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ln_returnB_out_c1_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ln_returnB_out_c1_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_weight_returnSquareB_out_c1_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnSquareB_out_c1_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnSquareB_out_c1_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_weight_returnB_out_c1_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnB_out_c1_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnB_out_c1_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_weight_returnA_returnB_out_c1_s_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnA_returnB_out_c1_s_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnA_returnB_out_c1_s_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_sum_weight_out_c2_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_sum_weight_out_c2_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_sum_weight_out_c2_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_ln_returnB_out_c2_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ln_returnB_out_c2_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_ln_returnB_out_c2_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_weight_returnSquareB_out_c2_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnSquareB_out_c2_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnSquareB_out_c2_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_weight_returnB_out_c2_V_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnB_out_c2_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnB_out_c2_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_weight_returnA_returnB_out_c2_s_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnA_returnB_out_c2_s_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_weight_returnA_returnB_out_c2_s_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_NUMBER_OF_DAYS_out_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_NUMBER_OF_DAYS_out_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_NUMBER_OF_DAYS_out_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_NUMBER_OF_DAYS_out1_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_NUMBER_OF_DAYS_out1_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_NUMBER_OF_DAYS_out1_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_NUMBER_OF_INDICES_out_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_NUMBER_OF_INDICES_out_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_NUMBER_OF_INDICES_out_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_frontEnd_U0_NUMBER_OF_INDICES_out2_din;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_NUMBER_OF_INDICES_out2_full_n;
    sc_signal< sc_logic > correlation_accel_v4_frontEnd_U0_NUMBER_OF_INDICES_out2_write;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_ap_start;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_ap_done;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_ap_continue;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_ap_idle;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_ap_ready;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_NUMBER_OF_DAYS_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_NUMBER_OF_DAYS_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_NUMBER_OF_DAYS_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_NUMBER_OF_INDICES_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_NUMBER_OF_INDICES_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_NUMBER_OF_INDICES_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_ln_returnA_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_ln_returnA_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_ln_returnA_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_weight_returnSquareA_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_weight_returnSquareA_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_weight_returnSquareA_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_weight_returnA_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_weight_returnA_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_weight_returnA_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_sum_weight_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_ln_returnB_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_ln_returnB_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_ln_returnB_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_weight_returnSquareB_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_weight_returnSquareB_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_weight_returnSquareB_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_weight_returnB_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_weight_returnB_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_weight_returnB_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_weight_returnA_returnB_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_weight_returnA_returnB_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_weight_returnA_returnB_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_sum_weight_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_sum_return_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_return_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_return_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_sum_weight_returnSquare_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_returnSquare_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_returnSquare_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_sum_weight_return_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_return_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_return_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_sum_weight_returnA_returnB_out_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_returnA_returnB_out_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_returnA_returnB_out_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_sum_returnA_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_returnA_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_returnA_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_sum_weight_returnSquareA_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_returnSquareA_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_returnSquareA_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_sum_weight_returnA_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_returnA_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_sum_weight_returnA_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_NUMBER_OF_DAYS_out_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_NUMBER_OF_DAYS_out_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_NUMBER_OF_DAYS_out_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_U0_NUMBER_OF_INDICES_out_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_NUMBER_OF_INDICES_out_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_U0_NUMBER_OF_INDICES_out_write;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_ap_start;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_ap_done;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_ap_continue;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_ap_idle;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_ap_ready;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_NUMBER_OF_DAYS_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_NUMBER_OF_DAYS_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_NUMBER_OF_DAYS_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_NUMBER_OF_INDICES_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_NUMBER_OF_INDICES_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_NUMBER_OF_INDICES_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_ln_returnA_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_ln_returnA_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_ln_returnA_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_weight_returnSquareA_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_weight_returnSquareA_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_weight_returnSquareA_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_weight_returnA_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_weight_returnA_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_weight_returnA_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_sum_weight_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_ln_returnB_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_ln_returnB_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_ln_returnB_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_weight_returnSquareB_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_weight_returnSquareB_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_weight_returnSquareB_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_weight_returnB_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_weight_returnB_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_weight_returnB_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_weight_returnA_returnB_in_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_weight_returnA_returnB_in_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_weight_returnA_returnB_in_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_sum_weight_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_sum_return_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_return_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_return_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_sum_weight_returnSquare_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_returnSquare_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_returnSquare_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_sum_weight_return_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_return_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_return_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_sum_weight_returnA_returnB_out_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_returnA_returnB_out_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_returnA_returnB_out_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_sum_returnA_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_returnA_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_returnA_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_sum_weight_returnSquareA_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_returnSquareA_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_returnSquareA_out_V_write;
    sc_signal< sc_lv<32> > correlation_accel_v4_midEnd_1_U0_sum_weight_returnA_out_V_din;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_returnA_out_V_full_n;
    sc_signal< sc_logic > correlation_accel_v4_midEnd_1_U0_sum_weight_returnA_out_V_write;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_ap_start;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_ap_done;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_ap_continue;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_ap_idle;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_ap_ready;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_NUMBER_OF_DAYS_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_NUMBER_OF_DAYS_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_NUMBER_OF_DAYS_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_NUMBER_OF_INDICES_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_NUMBER_OF_INDICES_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_NUMBER_OF_INDICES_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_weight_in_c1_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_in_c1_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_in_c1_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_return_in_c1_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_return_in_c1_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_return_in_c1_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_weight_returnSquare_in_c1_s_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnSquare_in_c1_s_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnSquare_in_c1_s_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_weight_return_in_c1_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_return_in_c1_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_return_in_c1_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_weight_returnA_returnB_in_s_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnA_returnB_in_s_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnA_returnB_in_s_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_returnA_in_c1_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_returnA_in_c1_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_returnA_in_c1_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_weight_returnSquareA_in_c1_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnSquareA_in_c1_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnSquareA_in_c1_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_weight_returnA_in_c1_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnA_in_c1_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnA_in_c1_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_weight_in_c2_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_in_c2_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_in_c2_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_return_in_c2_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_return_in_c2_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_return_in_c2_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_weight_returnSquare_in_c2_s_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnSquare_in_c2_s_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnSquare_in_c2_s_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_weight_return_in_c2_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_return_in_c2_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_return_in_c2_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_weight_returnA_returnB_in_2_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnA_returnB_in_2_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnA_returnB_in_2_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_returnA_in_c2_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_returnA_in_c2_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_returnA_in_c2_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_weight_returnSquareA_in_c2_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnSquareA_in_c2_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnSquareA_in_c2_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_sum_weight_returnA_in_c2_V_dout;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnA_in_c2_V_empty_n;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_sum_weight_returnA_in_c2_V_read;
    sc_signal< sc_lv<32> > correlation_accel_v4_backEnd_U0_out_correlation_TDATA;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_out_correlation_TVALID;
    sc_signal< sc_logic > correlation_accel_v4_backEnd_U0_out_correlation_TREADY;
    sc_signal< sc_lv<4> > correlation_accel_v4_backEnd_U0_out_correlation_TKEEP;
    sc_signal< sc_lv<4> > correlation_accel_v4_backEnd_U0_out_correlation_TSTRB;
    sc_signal< sc_lv<1> > correlation_accel_v4_backEnd_U0_out_correlation_TUSER;
    sc_signal< sc_lv<1> > correlation_accel_v4_backEnd_U0_out_correlation_TLAST;
    sc_signal< sc_lv<1> > correlation_accel_v4_backEnd_U0_out_correlation_TID;
    sc_signal< sc_lv<1> > correlation_accel_v4_backEnd_U0_out_correlation_TDEST;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > ln_returnA_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > ln_returnA_c1_V_din;
    sc_signal< sc_logic > ln_returnA_c1_V_full_n;
    sc_signal< sc_logic > ln_returnA_c1_V_write;
    sc_signal< sc_lv<32> > ln_returnA_c1_V_dout;
    sc_signal< sc_logic > ln_returnA_c1_V_empty_n;
    sc_signal< sc_logic > ln_returnA_c1_V_read;
    sc_signal< sc_logic > weight_returnSquareA_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > weight_returnSquareA_c1_V_din;
    sc_signal< sc_logic > weight_returnSquareA_c1_V_full_n;
    sc_signal< sc_logic > weight_returnSquareA_c1_V_write;
    sc_signal< sc_lv<32> > weight_returnSquareA_c1_V_dout;
    sc_signal< sc_logic > weight_returnSquareA_c1_V_empty_n;
    sc_signal< sc_logic > weight_returnSquareA_c1_V_read;
    sc_signal< sc_logic > weight_returnA_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > weight_returnA_c1_V_din;
    sc_signal< sc_logic > weight_returnA_c1_V_full_n;
    sc_signal< sc_logic > weight_returnA_c1_V_write;
    sc_signal< sc_lv<32> > weight_returnA_c1_V_dout;
    sc_signal< sc_logic > weight_returnA_c1_V_empty_n;
    sc_signal< sc_logic > weight_returnA_c1_V_read;
    sc_signal< sc_logic > ln_returnA_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > ln_returnA_c2_V_din;
    sc_signal< sc_logic > ln_returnA_c2_V_full_n;
    sc_signal< sc_logic > ln_returnA_c2_V_write;
    sc_signal< sc_lv<32> > ln_returnA_c2_V_dout;
    sc_signal< sc_logic > ln_returnA_c2_V_empty_n;
    sc_signal< sc_logic > ln_returnA_c2_V_read;
    sc_signal< sc_logic > weight_returnSquareA_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > weight_returnSquareA_c2_V_din;
    sc_signal< sc_logic > weight_returnSquareA_c2_V_full_n;
    sc_signal< sc_logic > weight_returnSquareA_c2_V_write;
    sc_signal< sc_lv<32> > weight_returnSquareA_c2_V_dout;
    sc_signal< sc_logic > weight_returnSquareA_c2_V_empty_n;
    sc_signal< sc_logic > weight_returnSquareA_c2_V_read;
    sc_signal< sc_logic > weight_returnA_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > weight_returnA_c2_V_din;
    sc_signal< sc_logic > weight_returnA_c2_V_full_n;
    sc_signal< sc_logic > weight_returnA_c2_V_write;
    sc_signal< sc_lv<32> > weight_returnA_c2_V_dout;
    sc_signal< sc_logic > weight_returnA_c2_V_empty_n;
    sc_signal< sc_logic > weight_returnA_c2_V_read;
    sc_signal< sc_logic > sum_weight_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_c1_V_din;
    sc_signal< sc_logic > sum_weight_c1_V_full_n;
    sc_signal< sc_logic > sum_weight_c1_V_write;
    sc_signal< sc_lv<32> > sum_weight_c1_V_dout;
    sc_signal< sc_logic > sum_weight_c1_V_empty_n;
    sc_signal< sc_logic > sum_weight_c1_V_read;
    sc_signal< sc_logic > ln_returnB_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > ln_returnB_c1_V_din;
    sc_signal< sc_logic > ln_returnB_c1_V_full_n;
    sc_signal< sc_logic > ln_returnB_c1_V_write;
    sc_signal< sc_lv<32> > ln_returnB_c1_V_dout;
    sc_signal< sc_logic > ln_returnB_c1_V_empty_n;
    sc_signal< sc_logic > ln_returnB_c1_V_read;
    sc_signal< sc_logic > weight_returnSquareB_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > weight_returnSquareB_c1_V_din;
    sc_signal< sc_logic > weight_returnSquareB_c1_V_full_n;
    sc_signal< sc_logic > weight_returnSquareB_c1_V_write;
    sc_signal< sc_lv<32> > weight_returnSquareB_c1_V_dout;
    sc_signal< sc_logic > weight_returnSquareB_c1_V_empty_n;
    sc_signal< sc_logic > weight_returnSquareB_c1_V_read;
    sc_signal< sc_logic > weight_returnB_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > weight_returnB_c1_V_din;
    sc_signal< sc_logic > weight_returnB_c1_V_full_n;
    sc_signal< sc_logic > weight_returnB_c1_V_write;
    sc_signal< sc_lv<32> > weight_returnB_c1_V_dout;
    sc_signal< sc_logic > weight_returnB_c1_V_empty_n;
    sc_signal< sc_logic > weight_returnB_c1_V_read;
    sc_signal< sc_logic > weight_returnA_returnB_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > weight_returnA_returnB_c1_V_din;
    sc_signal< sc_logic > weight_returnA_returnB_c1_V_full_n;
    sc_signal< sc_logic > weight_returnA_returnB_c1_V_write;
    sc_signal< sc_lv<32> > weight_returnA_returnB_c1_V_dout;
    sc_signal< sc_logic > weight_returnA_returnB_c1_V_empty_n;
    sc_signal< sc_logic > weight_returnA_returnB_c1_V_read;
    sc_signal< sc_logic > sum_weight_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_c2_V_din;
    sc_signal< sc_logic > sum_weight_c2_V_full_n;
    sc_signal< sc_logic > sum_weight_c2_V_write;
    sc_signal< sc_lv<32> > sum_weight_c2_V_dout;
    sc_signal< sc_logic > sum_weight_c2_V_empty_n;
    sc_signal< sc_logic > sum_weight_c2_V_read;
    sc_signal< sc_logic > ln_returnB_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > ln_returnB_c2_V_din;
    sc_signal< sc_logic > ln_returnB_c2_V_full_n;
    sc_signal< sc_logic > ln_returnB_c2_V_write;
    sc_signal< sc_lv<32> > ln_returnB_c2_V_dout;
    sc_signal< sc_logic > ln_returnB_c2_V_empty_n;
    sc_signal< sc_logic > ln_returnB_c2_V_read;
    sc_signal< sc_logic > weight_returnSquareB_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > weight_returnSquareB_c2_V_din;
    sc_signal< sc_logic > weight_returnSquareB_c2_V_full_n;
    sc_signal< sc_logic > weight_returnSquareB_c2_V_write;
    sc_signal< sc_lv<32> > weight_returnSquareB_c2_V_dout;
    sc_signal< sc_logic > weight_returnSquareB_c2_V_empty_n;
    sc_signal< sc_logic > weight_returnSquareB_c2_V_read;
    sc_signal< sc_logic > weight_returnB_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > weight_returnB_c2_V_din;
    sc_signal< sc_logic > weight_returnB_c2_V_full_n;
    sc_signal< sc_logic > weight_returnB_c2_V_write;
    sc_signal< sc_lv<32> > weight_returnB_c2_V_dout;
    sc_signal< sc_logic > weight_returnB_c2_V_empty_n;
    sc_signal< sc_logic > weight_returnB_c2_V_read;
    sc_signal< sc_logic > weight_returnA_returnB_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > weight_returnA_returnB_c2_V_din;
    sc_signal< sc_logic > weight_returnA_returnB_c2_V_full_n;
    sc_signal< sc_logic > weight_returnA_returnB_c2_V_write;
    sc_signal< sc_lv<32> > weight_returnA_returnB_c2_V_dout;
    sc_signal< sc_logic > weight_returnA_returnB_c2_V_empty_n;
    sc_signal< sc_logic > weight_returnA_returnB_c2_V_read;
    sc_signal< sc_logic > number_of_days15_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > number_of_days15_channel_din;
    sc_signal< sc_logic > number_of_days15_channel_full_n;
    sc_signal< sc_logic > number_of_days15_channel_write;
    sc_signal< sc_lv<32> > number_of_days15_channel_dout;
    sc_signal< sc_logic > number_of_days15_channel_empty_n;
    sc_signal< sc_logic > number_of_days15_channel_read;
    sc_signal< sc_logic > number_of_days16_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > number_of_days16_channel_din;
    sc_signal< sc_logic > number_of_days16_channel_full_n;
    sc_signal< sc_logic > number_of_days16_channel_write;
    sc_signal< sc_lv<32> > number_of_days16_channel_dout;
    sc_signal< sc_logic > number_of_days16_channel_empty_n;
    sc_signal< sc_logic > number_of_days16_channel_read;
    sc_signal< sc_logic > number_of_indices17_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > number_of_indices17_channel_din;
    sc_signal< sc_logic > number_of_indices17_channel_full_n;
    sc_signal< sc_logic > number_of_indices17_channel_write;
    sc_signal< sc_lv<32> > number_of_indices17_channel_dout;
    sc_signal< sc_logic > number_of_indices17_channel_empty_n;
    sc_signal< sc_logic > number_of_indices17_channel_read;
    sc_signal< sc_logic > number_of_indices18_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > number_of_indices18_channel_din;
    sc_signal< sc_logic > number_of_indices18_channel_full_n;
    sc_signal< sc_logic > number_of_indices18_channel_write;
    sc_signal< sc_lv<32> > number_of_indices18_channel_dout;
    sc_signal< sc_logic > number_of_indices18_channel_empty_n;
    sc_signal< sc_logic > number_of_indices18_channel_read;
    sc_signal< sc_logic > sum_weight_stage2_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_stage2_c1_V_din;
    sc_signal< sc_logic > sum_weight_stage2_c1_V_full_n;
    sc_signal< sc_logic > sum_weight_stage2_c1_V_write;
    sc_signal< sc_lv<32> > sum_weight_stage2_c1_V_dout;
    sc_signal< sc_logic > sum_weight_stage2_c1_V_empty_n;
    sc_signal< sc_logic > sum_weight_stage2_c1_V_read;
    sc_signal< sc_logic > sum_return_stage2_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_return_stage2_c1_V_din;
    sc_signal< sc_logic > sum_return_stage2_c1_V_full_n;
    sc_signal< sc_logic > sum_return_stage2_c1_V_write;
    sc_signal< sc_lv<32> > sum_return_stage2_c1_V_dout;
    sc_signal< sc_logic > sum_return_stage2_c1_V_empty_n;
    sc_signal< sc_logic > sum_return_stage2_c1_V_read;
    sc_signal< sc_logic > sum_weight_returnSquare_stage2_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_returnSquare_stage2_din;
    sc_signal< sc_logic > sum_weight_returnSquare_stage2_full_n;
    sc_signal< sc_logic > sum_weight_returnSquare_stage2_write;
    sc_signal< sc_lv<32> > sum_weight_returnSquare_stage2_dout;
    sc_signal< sc_logic > sum_weight_returnSquare_stage2_empty_n;
    sc_signal< sc_logic > sum_weight_returnSquare_stage2_read;
    sc_signal< sc_logic > sum_weight_return_stage2_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_return_stage2_c1_V_din;
    sc_signal< sc_logic > sum_weight_return_stage2_c1_V_full_n;
    sc_signal< sc_logic > sum_weight_return_stage2_c1_V_write;
    sc_signal< sc_lv<32> > sum_weight_return_stage2_c1_V_dout;
    sc_signal< sc_logic > sum_weight_return_stage2_c1_V_empty_n;
    sc_signal< sc_logic > sum_weight_return_stage2_c1_V_read;
    sc_signal< sc_logic > sum_weight_returnA_returnB_sta_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_returnA_returnB_sta_din;
    sc_signal< sc_logic > sum_weight_returnA_returnB_sta_full_n;
    sc_signal< sc_logic > sum_weight_returnA_returnB_sta_write;
    sc_signal< sc_lv<32> > sum_weight_returnA_returnB_sta_dout;
    sc_signal< sc_logic > sum_weight_returnA_returnB_sta_empty_n;
    sc_signal< sc_logic > sum_weight_returnA_returnB_sta_read;
    sc_signal< sc_logic > sum_returnA_stage2_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_returnA_stage2_c1_V_din;
    sc_signal< sc_logic > sum_returnA_stage2_c1_V_full_n;
    sc_signal< sc_logic > sum_returnA_stage2_c1_V_write;
    sc_signal< sc_lv<32> > sum_returnA_stage2_c1_V_dout;
    sc_signal< sc_logic > sum_returnA_stage2_c1_V_empty_n;
    sc_signal< sc_logic > sum_returnA_stage2_c1_V_read;
    sc_signal< sc_logic > sum_weight_returnSquareA_stage_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_returnSquareA_stage_din;
    sc_signal< sc_logic > sum_weight_returnSquareA_stage_full_n;
    sc_signal< sc_logic > sum_weight_returnSquareA_stage_write;
    sc_signal< sc_lv<32> > sum_weight_returnSquareA_stage_dout;
    sc_signal< sc_logic > sum_weight_returnSquareA_stage_empty_n;
    sc_signal< sc_logic > sum_weight_returnSquareA_stage_read;
    sc_signal< sc_logic > sum_weight_returnA_stage2_c1_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_returnA_stage2_c1_V_din;
    sc_signal< sc_logic > sum_weight_returnA_stage2_c1_V_full_n;
    sc_signal< sc_logic > sum_weight_returnA_stage2_c1_V_write;
    sc_signal< sc_lv<32> > sum_weight_returnA_stage2_c1_V_dout;
    sc_signal< sc_logic > sum_weight_returnA_stage2_c1_V_empty_n;
    sc_signal< sc_logic > sum_weight_returnA_stage2_c1_V_read;
    sc_signal< sc_logic > number_of_days19_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > number_of_days19_channel_din;
    sc_signal< sc_logic > number_of_days19_channel_full_n;
    sc_signal< sc_logic > number_of_days19_channel_write;
    sc_signal< sc_lv<32> > number_of_days19_channel_dout;
    sc_signal< sc_logic > number_of_days19_channel_empty_n;
    sc_signal< sc_logic > number_of_days19_channel_read;
    sc_signal< sc_logic > number_of_indices20_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > number_of_indices20_channel_din;
    sc_signal< sc_logic > number_of_indices20_channel_full_n;
    sc_signal< sc_logic > number_of_indices20_channel_write;
    sc_signal< sc_lv<32> > number_of_indices20_channel_dout;
    sc_signal< sc_logic > number_of_indices20_channel_empty_n;
    sc_signal< sc_logic > number_of_indices20_channel_read;
    sc_signal< sc_logic > sum_weight_stage2_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_stage2_c2_V_din;
    sc_signal< sc_logic > sum_weight_stage2_c2_V_full_n;
    sc_signal< sc_logic > sum_weight_stage2_c2_V_write;
    sc_signal< sc_lv<32> > sum_weight_stage2_c2_V_dout;
    sc_signal< sc_logic > sum_weight_stage2_c2_V_empty_n;
    sc_signal< sc_logic > sum_weight_stage2_c2_V_read;
    sc_signal< sc_logic > sum_return_stage2_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_return_stage2_c2_V_din;
    sc_signal< sc_logic > sum_return_stage2_c2_V_full_n;
    sc_signal< sc_logic > sum_return_stage2_c2_V_write;
    sc_signal< sc_lv<32> > sum_return_stage2_c2_V_dout;
    sc_signal< sc_logic > sum_return_stage2_c2_V_empty_n;
    sc_signal< sc_logic > sum_return_stage2_c2_V_read;
    sc_signal< sc_logic > sum_weight_returnSquare_stage2_1_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_returnSquare_stage2_1_din;
    sc_signal< sc_logic > sum_weight_returnSquare_stage2_1_full_n;
    sc_signal< sc_logic > sum_weight_returnSquare_stage2_1_write;
    sc_signal< sc_lv<32> > sum_weight_returnSquare_stage2_1_dout;
    sc_signal< sc_logic > sum_weight_returnSquare_stage2_1_empty_n;
    sc_signal< sc_logic > sum_weight_returnSquare_stage2_1_read;
    sc_signal< sc_logic > sum_weight_return_stage2_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_return_stage2_c2_V_din;
    sc_signal< sc_logic > sum_weight_return_stage2_c2_V_full_n;
    sc_signal< sc_logic > sum_weight_return_stage2_c2_V_write;
    sc_signal< sc_lv<32> > sum_weight_return_stage2_c2_V_dout;
    sc_signal< sc_logic > sum_weight_return_stage2_c2_V_empty_n;
    sc_signal< sc_logic > sum_weight_return_stage2_c2_V_read;
    sc_signal< sc_logic > sum_weight_returnA_returnB_sta_1_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_returnA_returnB_sta_1_din;
    sc_signal< sc_logic > sum_weight_returnA_returnB_sta_1_full_n;
    sc_signal< sc_logic > sum_weight_returnA_returnB_sta_1_write;
    sc_signal< sc_lv<32> > sum_weight_returnA_returnB_sta_1_dout;
    sc_signal< sc_logic > sum_weight_returnA_returnB_sta_1_empty_n;
    sc_signal< sc_logic > sum_weight_returnA_returnB_sta_1_read;
    sc_signal< sc_logic > sum_returnA_stage2_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_returnA_stage2_c2_V_din;
    sc_signal< sc_logic > sum_returnA_stage2_c2_V_full_n;
    sc_signal< sc_logic > sum_returnA_stage2_c2_V_write;
    sc_signal< sc_lv<32> > sum_returnA_stage2_c2_V_dout;
    sc_signal< sc_logic > sum_returnA_stage2_c2_V_empty_n;
    sc_signal< sc_logic > sum_returnA_stage2_c2_V_read;
    sc_signal< sc_logic > sum_weight_returnSquareA_stage_1_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_returnSquareA_stage_1_din;
    sc_signal< sc_logic > sum_weight_returnSquareA_stage_1_full_n;
    sc_signal< sc_logic > sum_weight_returnSquareA_stage_1_write;
    sc_signal< sc_lv<32> > sum_weight_returnSquareA_stage_1_dout;
    sc_signal< sc_logic > sum_weight_returnSquareA_stage_1_empty_n;
    sc_signal< sc_logic > sum_weight_returnSquareA_stage_1_read;
    sc_signal< sc_logic > sum_weight_returnA_stage2_c2_V_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > sum_weight_returnA_stage2_c2_V_din;
    sc_signal< sc_logic > sum_weight_returnA_stage2_c2_V_full_n;
    sc_signal< sc_logic > sum_weight_returnA_stage2_c2_V_write;
    sc_signal< sc_lv<32> > sum_weight_returnA_stage2_c2_V_dout;
    sc_signal< sc_logic > sum_weight_returnA_stage2_c2_V_empty_n;
    sc_signal< sc_logic > sum_weight_returnA_stage2_c2_V_read;
    sc_signal< sc_logic > ap_reg_procdone_correlation_accel_v4_frontEnd_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_reg_procdone_correlation_accel_v4_midEnd_U0;
    sc_signal< sc_logic > ap_reg_procdone_correlation_accel_v4_midEnd_1_U0;
    sc_signal< sc_logic > ap_reg_procdone_correlation_accel_v4_backEnd_U0;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_top_allready();
    void thread_correlation_accel_v4_backEnd_U0_NUMBER_OF_DAYS_dout();
    void thread_correlation_accel_v4_backEnd_U0_NUMBER_OF_DAYS_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_NUMBER_OF_INDICES_dout();
    void thread_correlation_accel_v4_backEnd_U0_NUMBER_OF_INDICES_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_ap_continue();
    void thread_correlation_accel_v4_backEnd_U0_out_correlation_TREADY();
    void thread_correlation_accel_v4_backEnd_U0_sum_returnA_in_c1_V_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_returnA_in_c1_V_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_returnA_in_c2_V_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_returnA_in_c2_V_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_return_in_c1_V_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_return_in_c1_V_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_return_in_c2_V_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_return_in_c2_V_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_in_c1_V_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_in_c1_V_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_in_c2_V_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_in_c2_V_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnA_in_c1_V_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnA_in_c1_V_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnA_in_c2_V_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnA_in_c2_V_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnA_returnB_in_2_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnA_returnB_in_2_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnA_returnB_in_s_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnA_returnB_in_s_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnSquareA_in_c1_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnSquareA_in_c1_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnSquareA_in_c2_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnSquareA_in_c2_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnSquare_in_c1_s_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnSquare_in_c1_s_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnSquare_in_c2_s_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_returnSquare_in_c2_s_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_return_in_c1_V_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_return_in_c1_V_empty_n();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_return_in_c2_V_dout();
    void thread_correlation_accel_v4_backEnd_U0_sum_weight_return_in_c2_V_empty_n();
    void thread_correlation_accel_v4_frontEnd_U0_NUMBER_OF_DAYS();
    void thread_correlation_accel_v4_frontEnd_U0_NUMBER_OF_DAYS_out1_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_NUMBER_OF_DAYS_out_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_NUMBER_OF_INDICES();
    void thread_correlation_accel_v4_frontEnd_U0_NUMBER_OF_INDICES_out2_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_NUMBER_OF_INDICES_out_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_ap_continue();
    void thread_correlation_accel_v4_frontEnd_U0_ap_start();
    void thread_correlation_accel_v4_frontEnd_U0_in_indices_TDATA();
    void thread_correlation_accel_v4_frontEnd_U0_in_indices_TDEST();
    void thread_correlation_accel_v4_frontEnd_U0_in_indices_TID();
    void thread_correlation_accel_v4_frontEnd_U0_in_indices_TKEEP();
    void thread_correlation_accel_v4_frontEnd_U0_in_indices_TLAST();
    void thread_correlation_accel_v4_frontEnd_U0_in_indices_TSTRB();
    void thread_correlation_accel_v4_frontEnd_U0_in_indices_TUSER();
    void thread_correlation_accel_v4_frontEnd_U0_in_indices_TVALID();
    void thread_correlation_accel_v4_frontEnd_U0_ln_returnA_out_c1_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_ln_returnA_out_c2_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_ln_returnB_out_c1_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_ln_returnB_out_c2_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_sum_weight_out_c1_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_sum_weight_out_c2_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_weight_returnA_out_c1_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_weight_returnA_out_c2_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_weight_returnA_returnB_out_c1_s_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_weight_returnA_returnB_out_c2_s_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_weight_returnB_out_c1_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_weight_returnB_out_c2_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_weight_returnSquareA_out_c1_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_weight_returnSquareA_out_c2_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_weight_returnSquareB_out_c1_V_full_n();
    void thread_correlation_accel_v4_frontEnd_U0_weight_returnSquareB_out_c2_V_full_n();
    void thread_correlation_accel_v4_midEnd_1_U0_NUMBER_OF_DAYS_dout();
    void thread_correlation_accel_v4_midEnd_1_U0_NUMBER_OF_DAYS_empty_n();
    void thread_correlation_accel_v4_midEnd_1_U0_NUMBER_OF_INDICES_dout();
    void thread_correlation_accel_v4_midEnd_1_U0_NUMBER_OF_INDICES_empty_n();
    void thread_correlation_accel_v4_midEnd_1_U0_ap_continue();
    void thread_correlation_accel_v4_midEnd_1_U0_ln_returnA_in_V_dout();
    void thread_correlation_accel_v4_midEnd_1_U0_ln_returnA_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_1_U0_ln_returnB_in_V_dout();
    void thread_correlation_accel_v4_midEnd_1_U0_ln_returnB_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_1_U0_sum_returnA_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_1_U0_sum_return_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_1_U0_sum_weight_in_V_dout();
    void thread_correlation_accel_v4_midEnd_1_U0_sum_weight_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_1_U0_sum_weight_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_1_U0_sum_weight_returnA_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_1_U0_sum_weight_returnA_returnB_out_full_n();
    void thread_correlation_accel_v4_midEnd_1_U0_sum_weight_returnSquareA_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_1_U0_sum_weight_returnSquare_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_1_U0_sum_weight_return_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_1_U0_weight_returnA_in_V_dout();
    void thread_correlation_accel_v4_midEnd_1_U0_weight_returnA_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_1_U0_weight_returnA_returnB_in_V_dout();
    void thread_correlation_accel_v4_midEnd_1_U0_weight_returnA_returnB_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_1_U0_weight_returnB_in_V_dout();
    void thread_correlation_accel_v4_midEnd_1_U0_weight_returnB_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_1_U0_weight_returnSquareA_in_V_dout();
    void thread_correlation_accel_v4_midEnd_1_U0_weight_returnSquareA_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_1_U0_weight_returnSquareB_in_V_dout();
    void thread_correlation_accel_v4_midEnd_1_U0_weight_returnSquareB_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_U0_NUMBER_OF_DAYS_dout();
    void thread_correlation_accel_v4_midEnd_U0_NUMBER_OF_DAYS_empty_n();
    void thread_correlation_accel_v4_midEnd_U0_NUMBER_OF_DAYS_out_full_n();
    void thread_correlation_accel_v4_midEnd_U0_NUMBER_OF_INDICES_dout();
    void thread_correlation_accel_v4_midEnd_U0_NUMBER_OF_INDICES_empty_n();
    void thread_correlation_accel_v4_midEnd_U0_NUMBER_OF_INDICES_out_full_n();
    void thread_correlation_accel_v4_midEnd_U0_ap_continue();
    void thread_correlation_accel_v4_midEnd_U0_ln_returnA_in_V_dout();
    void thread_correlation_accel_v4_midEnd_U0_ln_returnA_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_U0_ln_returnB_in_V_dout();
    void thread_correlation_accel_v4_midEnd_U0_ln_returnB_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_U0_sum_returnA_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_U0_sum_return_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_U0_sum_weight_in_V_dout();
    void thread_correlation_accel_v4_midEnd_U0_sum_weight_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_U0_sum_weight_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_U0_sum_weight_returnA_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_U0_sum_weight_returnA_returnB_out_full_n();
    void thread_correlation_accel_v4_midEnd_U0_sum_weight_returnSquareA_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_U0_sum_weight_returnSquare_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_U0_sum_weight_return_out_V_full_n();
    void thread_correlation_accel_v4_midEnd_U0_weight_returnA_in_V_dout();
    void thread_correlation_accel_v4_midEnd_U0_weight_returnA_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_U0_weight_returnA_returnB_in_V_dout();
    void thread_correlation_accel_v4_midEnd_U0_weight_returnA_returnB_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_U0_weight_returnB_in_V_dout();
    void thread_correlation_accel_v4_midEnd_U0_weight_returnB_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_U0_weight_returnSquareA_in_V_dout();
    void thread_correlation_accel_v4_midEnd_U0_weight_returnSquareA_in_V_empty_n();
    void thread_correlation_accel_v4_midEnd_U0_weight_returnSquareB_in_V_dout();
    void thread_correlation_accel_v4_midEnd_U0_weight_returnSquareB_in_V_empty_n();
    void thread_in_indices_TREADY();
    void thread_ln_returnA_c1_V_U_ap_dummy_ce();
    void thread_ln_returnA_c1_V_din();
    void thread_ln_returnA_c1_V_read();
    void thread_ln_returnA_c1_V_write();
    void thread_ln_returnA_c2_V_U_ap_dummy_ce();
    void thread_ln_returnA_c2_V_din();
    void thread_ln_returnA_c2_V_read();
    void thread_ln_returnA_c2_V_write();
    void thread_ln_returnB_c1_V_U_ap_dummy_ce();
    void thread_ln_returnB_c1_V_din();
    void thread_ln_returnB_c1_V_read();
    void thread_ln_returnB_c1_V_write();
    void thread_ln_returnB_c2_V_U_ap_dummy_ce();
    void thread_ln_returnB_c2_V_din();
    void thread_ln_returnB_c2_V_read();
    void thread_ln_returnB_c2_V_write();
    void thread_number_of_days15_channel_U_ap_dummy_ce();
    void thread_number_of_days15_channel_din();
    void thread_number_of_days15_channel_read();
    void thread_number_of_days15_channel_write();
    void thread_number_of_days16_channel_U_ap_dummy_ce();
    void thread_number_of_days16_channel_din();
    void thread_number_of_days16_channel_read();
    void thread_number_of_days16_channel_write();
    void thread_number_of_days19_channel_U_ap_dummy_ce();
    void thread_number_of_days19_channel_din();
    void thread_number_of_days19_channel_read();
    void thread_number_of_days19_channel_write();
    void thread_number_of_indices17_channel_U_ap_dummy_ce();
    void thread_number_of_indices17_channel_din();
    void thread_number_of_indices17_channel_read();
    void thread_number_of_indices17_channel_write();
    void thread_number_of_indices18_channel_U_ap_dummy_ce();
    void thread_number_of_indices18_channel_din();
    void thread_number_of_indices18_channel_read();
    void thread_number_of_indices18_channel_write();
    void thread_number_of_indices20_channel_U_ap_dummy_ce();
    void thread_number_of_indices20_channel_din();
    void thread_number_of_indices20_channel_read();
    void thread_number_of_indices20_channel_write();
    void thread_out_correlation_TDATA();
    void thread_out_correlation_TDEST();
    void thread_out_correlation_TID();
    void thread_out_correlation_TKEEP();
    void thread_out_correlation_TLAST();
    void thread_out_correlation_TSTRB();
    void thread_out_correlation_TUSER();
    void thread_out_correlation_TVALID();
    void thread_sum_returnA_stage2_c1_V_U_ap_dummy_ce();
    void thread_sum_returnA_stage2_c1_V_din();
    void thread_sum_returnA_stage2_c1_V_read();
    void thread_sum_returnA_stage2_c1_V_write();
    void thread_sum_returnA_stage2_c2_V_U_ap_dummy_ce();
    void thread_sum_returnA_stage2_c2_V_din();
    void thread_sum_returnA_stage2_c2_V_read();
    void thread_sum_returnA_stage2_c2_V_write();
    void thread_sum_return_stage2_c1_V_U_ap_dummy_ce();
    void thread_sum_return_stage2_c1_V_din();
    void thread_sum_return_stage2_c1_V_read();
    void thread_sum_return_stage2_c1_V_write();
    void thread_sum_return_stage2_c2_V_U_ap_dummy_ce();
    void thread_sum_return_stage2_c2_V_din();
    void thread_sum_return_stage2_c2_V_read();
    void thread_sum_return_stage2_c2_V_write();
    void thread_sum_weight_c1_V_U_ap_dummy_ce();
    void thread_sum_weight_c1_V_din();
    void thread_sum_weight_c1_V_read();
    void thread_sum_weight_c1_V_write();
    void thread_sum_weight_c2_V_U_ap_dummy_ce();
    void thread_sum_weight_c2_V_din();
    void thread_sum_weight_c2_V_read();
    void thread_sum_weight_c2_V_write();
    void thread_sum_weight_returnA_returnB_sta_1_U_ap_dummy_ce();
    void thread_sum_weight_returnA_returnB_sta_1_din();
    void thread_sum_weight_returnA_returnB_sta_1_read();
    void thread_sum_weight_returnA_returnB_sta_1_write();
    void thread_sum_weight_returnA_returnB_sta_U_ap_dummy_ce();
    void thread_sum_weight_returnA_returnB_sta_din();
    void thread_sum_weight_returnA_returnB_sta_read();
    void thread_sum_weight_returnA_returnB_sta_write();
    void thread_sum_weight_returnA_stage2_c1_V_U_ap_dummy_ce();
    void thread_sum_weight_returnA_stage2_c1_V_din();
    void thread_sum_weight_returnA_stage2_c1_V_read();
    void thread_sum_weight_returnA_stage2_c1_V_write();
    void thread_sum_weight_returnA_stage2_c2_V_U_ap_dummy_ce();
    void thread_sum_weight_returnA_stage2_c2_V_din();
    void thread_sum_weight_returnA_stage2_c2_V_read();
    void thread_sum_weight_returnA_stage2_c2_V_write();
    void thread_sum_weight_returnSquareA_stage_1_U_ap_dummy_ce();
    void thread_sum_weight_returnSquareA_stage_1_din();
    void thread_sum_weight_returnSquareA_stage_1_read();
    void thread_sum_weight_returnSquareA_stage_1_write();
    void thread_sum_weight_returnSquareA_stage_U_ap_dummy_ce();
    void thread_sum_weight_returnSquareA_stage_din();
    void thread_sum_weight_returnSquareA_stage_read();
    void thread_sum_weight_returnSquareA_stage_write();
    void thread_sum_weight_returnSquare_stage2_1_U_ap_dummy_ce();
    void thread_sum_weight_returnSquare_stage2_1_din();
    void thread_sum_weight_returnSquare_stage2_1_read();
    void thread_sum_weight_returnSquare_stage2_1_write();
    void thread_sum_weight_returnSquare_stage2_U_ap_dummy_ce();
    void thread_sum_weight_returnSquare_stage2_din();
    void thread_sum_weight_returnSquare_stage2_read();
    void thread_sum_weight_returnSquare_stage2_write();
    void thread_sum_weight_return_stage2_c1_V_U_ap_dummy_ce();
    void thread_sum_weight_return_stage2_c1_V_din();
    void thread_sum_weight_return_stage2_c1_V_read();
    void thread_sum_weight_return_stage2_c1_V_write();
    void thread_sum_weight_return_stage2_c2_V_U_ap_dummy_ce();
    void thread_sum_weight_return_stage2_c2_V_din();
    void thread_sum_weight_return_stage2_c2_V_read();
    void thread_sum_weight_return_stage2_c2_V_write();
    void thread_sum_weight_stage2_c1_V_U_ap_dummy_ce();
    void thread_sum_weight_stage2_c1_V_din();
    void thread_sum_weight_stage2_c1_V_read();
    void thread_sum_weight_stage2_c1_V_write();
    void thread_sum_weight_stage2_c2_V_U_ap_dummy_ce();
    void thread_sum_weight_stage2_c2_V_din();
    void thread_sum_weight_stage2_c2_V_read();
    void thread_sum_weight_stage2_c2_V_write();
    void thread_weight_returnA_c1_V_U_ap_dummy_ce();
    void thread_weight_returnA_c1_V_din();
    void thread_weight_returnA_c1_V_read();
    void thread_weight_returnA_c1_V_write();
    void thread_weight_returnA_c2_V_U_ap_dummy_ce();
    void thread_weight_returnA_c2_V_din();
    void thread_weight_returnA_c2_V_read();
    void thread_weight_returnA_c2_V_write();
    void thread_weight_returnA_returnB_c1_V_U_ap_dummy_ce();
    void thread_weight_returnA_returnB_c1_V_din();
    void thread_weight_returnA_returnB_c1_V_read();
    void thread_weight_returnA_returnB_c1_V_write();
    void thread_weight_returnA_returnB_c2_V_U_ap_dummy_ce();
    void thread_weight_returnA_returnB_c2_V_din();
    void thread_weight_returnA_returnB_c2_V_read();
    void thread_weight_returnA_returnB_c2_V_write();
    void thread_weight_returnB_c1_V_U_ap_dummy_ce();
    void thread_weight_returnB_c1_V_din();
    void thread_weight_returnB_c1_V_read();
    void thread_weight_returnB_c1_V_write();
    void thread_weight_returnB_c2_V_U_ap_dummy_ce();
    void thread_weight_returnB_c2_V_din();
    void thread_weight_returnB_c2_V_read();
    void thread_weight_returnB_c2_V_write();
    void thread_weight_returnSquareA_c1_V_U_ap_dummy_ce();
    void thread_weight_returnSquareA_c1_V_din();
    void thread_weight_returnSquareA_c1_V_read();
    void thread_weight_returnSquareA_c1_V_write();
    void thread_weight_returnSquareA_c2_V_U_ap_dummy_ce();
    void thread_weight_returnSquareA_c2_V_din();
    void thread_weight_returnSquareA_c2_V_read();
    void thread_weight_returnSquareA_c2_V_write();
    void thread_weight_returnSquareB_c1_V_U_ap_dummy_ce();
    void thread_weight_returnSquareB_c1_V_din();
    void thread_weight_returnSquareB_c1_V_read();
    void thread_weight_returnSquareB_c1_V_write();
    void thread_weight_returnSquareB_c2_V_U_ap_dummy_ce();
    void thread_weight_returnSquareB_c2_V_din();
    void thread_weight_returnSquareB_c2_V_read();
    void thread_weight_returnSquareB_c2_V_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
