* source DATAPATH
V_V1         VDD 0 1.8V
V_V2         CLK 0  
+PULSE 0 1.8V 0.5n 50p 50p 1950p 4n
V_V3         A 0  
+PULSE 0V 1.8V 7.5n 50p 50p 15950p 32n
V_V5         B 0  
+PULSE 0V 1.8V 5n 50p 50p 15950p 32n
V_V6         C 0  
+PULSE 0 1.8V 9n 50p 50p 15950p 32n
V_V7         D 0  
+PULSE 1.8V 0V 3.5n 50p 50p 15950p 32n
V_V8         E 0  
+PULSE 0 1.8V 5n 50p 50p 4950p 10n
M_FINALDATA_REGISTER4_DFLIP_NOT1_M2         FINALDATA_REGISTER4_DFLIP_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_NOT1_M1         FINALDATA_REGISTER4_DFLIP_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP_N00062 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147 0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147 0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER4_DFLIP_N00062 FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 0
+  0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER4_DFLIP_N00062 FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144 FINALDATA_Q0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144 FINALDATA_Q0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP_N00062 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP_N00048 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP_N00048 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT3_M2         FINALDATA_Q0
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT3_M1         FINALDATA_Q0
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144 FINALDATA_REGISTER4_DFLIP_N00048
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 FINALDATA_REGISTER4_DFLIP_N00048
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_NOT1_M2         FINALDATA_REGISTER4_DFLIP0_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_NOT1_M1         FINALDATA_REGISTER4_DFLIP0_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP0_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP0_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147 D 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147 D VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER4_DFLIP0_N00062 FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER4_DFLIP0_N00062 FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144 FINALDATA_Q1 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144 FINALDATA_Q1 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP0_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP0_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP0_N00048 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP0_N00048
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT3_M2         FINALDATA_Q1
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT3_M1         FINALDATA_Q1
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144 FINALDATA_REGISTER4_DFLIP0_N00048
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 FINALDATA_REGISTER4_DFLIP0_N00048
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_NOT1_M2         FINALDATA_REGISTER4_DFLIP1_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_NOT1_M1         FINALDATA_REGISTER4_DFLIP1_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP1_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP1_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147 A 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147 A VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER4_DFLIP1_N00062 FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER4_DFLIP1_N00062 FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144 FINALDATA_Q2 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144 FINALDATA_Q2 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP1_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP1_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP1_N00048 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP1_N00048
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT3_M2         FINALDATA_Q2
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT3_M1         FINALDATA_Q2
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144 FINALDATA_REGISTER4_DFLIP1_N00048
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 FINALDATA_REGISTER4_DFLIP1_N00048
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_NOT1_M2         FINALDATA_REGISTER4_DFLIP2_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_NOT1_M1         FINALDATA_REGISTER4_DFLIP2_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP2_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP2_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147 0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147 0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER4_DFLIP2_N00062 FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER4_DFLIP2_N00062 FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144 FINALDATA_Q3 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144 FINALDATA_Q3 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP2_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP2_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP2_N00048 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP2_N00048
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT3_M2         FINALDATA_Q3
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT3_M1         FINALDATA_Q3
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144 FINALDATA_REGISTER4_DFLIP2_N00048
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 FINALDATA_REGISTER4_DFLIP2_N00048
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_FADDER_Mx101         FINALDATA_RCA4BIT_N00011 C
+  FINALDATA_RCA4BIT_FADDER_N00178 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_Mx105         FINALDATA_RCA4BIT_N00011 FINALDATA_Q0
+  FINALDATA_RCA4BIT_FADDER_N00146 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_Mx102         FINALDATA_RCA4BIT_FADDER_N00178
+  FINALDATA_Q0 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_M7         FINALDATA_RCA4BIT_N00014
+  FINALDATA_RCA4BIT_N00011 FINALDATA_RCA4BIT_FADDER_N00414 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_Mx104         FINALDATA_RCA4BIT_FADDER_N00146
+  FINALDATA_RCA4BIT_N00254 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_Mx103         FINALDATA_RCA4BIT_FADDER_N00178
+  FINALDATA_RCA4BIT_N00254 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_M5         FINALDATA_RCA4BIT_N00011 FINALDATA_Q0
+  FINALDATA_RCA4BIT_FADDER_N00153 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_M3         FINALDATA_RCA4BIT_N00011 C
+  FINALDATA_RCA4BIT_FADDER_N00202 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_M2         FINALDATA_RCA4BIT_FADDER_N00202
+  FINALDATA_Q0 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_M6         FINALDATA_RCA4BIT_FADDER_N00153
+  FINALDATA_RCA4BIT_N00254 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_M4         FINALDATA_RCA4BIT_FADDER_N00202
+  FINALDATA_RCA4BIT_N00254 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_M8         FINALDATA_RCA4BIT_FADDER_N00414
+  FINALDATA_RCA4BIT_N00254 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_M9         FINALDATA_RCA4BIT_FADDER_N00414 C 0 0
+  MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_Mx32         FINALDATA_RCA4BIT_FADDER_N00361
+  FINALDATA_RCA4BIT_N00254 0 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER_Mx31         FINALDATA_RCA4BIT_FADDER_N00358
+  FINALDATA_Q0 FINALDATA_RCA4BIT_FADDER_N00361 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER_Mx151         FINALDATA_RCA4BIT_FADDER_N00347
+  FINALDATA_Q0 FINALDATA_RCA4BIT_FADDER_N00344 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER_Mx152         FINALDATA_RCA4BIT_N00014 C
+  FINALDATA_RCA4BIT_FADDER_N00347 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER_Mx107         FINALDATA_RCA4BIT_FADDER_N00292
+  FINALDATA_RCA4BIT_N00254 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_M10         FINALDATA_RCA4BIT_FADDER_N00414
+  FINALDATA_Q0 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_Mx106         FINALDATA_RCA4BIT_FADDER_N00292
+  FINALDATA_Q0 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_Mx109         FINALDATA_RCA4BIT_FADDER_N00292 C VDD
+  VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_Mx108         FINALDATA_RCA4BIT_N00014
+  FINALDATA_RCA4BIT_N00011 FINALDATA_RCA4BIT_FADDER_N00292 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_Mx33         FINALDATA_RCA4BIT_N00014 C
+  FINALDATA_RCA4BIT_FADDER_N00358 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER_Mx153         FINALDATA_RCA4BIT_FADDER_N00344
+  FINALDATA_RCA4BIT_N00254 VDD VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER0_Mx101         FINALDATA_RCA4BIT_N00065
+  FINALDATA_RCA4BIT_N00011 FINALDATA_RCA4BIT_FADDER0_N00178 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_Mx105         FINALDATA_RCA4BIT_N00065
+  FINALDATA_RCA4BIT_N01597 FINALDATA_RCA4BIT_FADDER0_N00146 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_Mx102         FINALDATA_RCA4BIT_FADDER0_N00178
+  FINALDATA_RCA4BIT_N01597 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_M7         FINALDATA_S1 FINALDATA_RCA4BIT_N00065
+  FINALDATA_RCA4BIT_FADDER0_N00414 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_Mx104         FINALDATA_RCA4BIT_FADDER0_N00146
+  FINALDATA_RCA4BIT_N01487 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_Mx103         FINALDATA_RCA4BIT_FADDER0_N00178
+  FINALDATA_RCA4BIT_N01487 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_M5         FINALDATA_RCA4BIT_N00065
+  FINALDATA_RCA4BIT_N01597 FINALDATA_RCA4BIT_FADDER0_N00153 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_M3         FINALDATA_RCA4BIT_N00065
+  FINALDATA_RCA4BIT_N00011 FINALDATA_RCA4BIT_FADDER0_N00202 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_M2         FINALDATA_RCA4BIT_FADDER0_N00202
+  FINALDATA_RCA4BIT_N01597 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_M6         FINALDATA_RCA4BIT_FADDER0_N00153
+  FINALDATA_RCA4BIT_N01487 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_M4         FINALDATA_RCA4BIT_FADDER0_N00202
+  FINALDATA_RCA4BIT_N01487 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_M8         FINALDATA_RCA4BIT_FADDER0_N00414
+  FINALDATA_RCA4BIT_N01487 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_M9         FINALDATA_RCA4BIT_FADDER0_N00414
+  FINALDATA_RCA4BIT_N00011 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_Mx32         FINALDATA_RCA4BIT_FADDER0_N00361
+  FINALDATA_RCA4BIT_N01487 0 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER0_Mx31         FINALDATA_RCA4BIT_FADDER0_N00358
+  FINALDATA_RCA4BIT_N01597 FINALDATA_RCA4BIT_FADDER0_N00361 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER0_Mx151         FINALDATA_RCA4BIT_FADDER0_N00347
+  FINALDATA_RCA4BIT_N01597 FINALDATA_RCA4BIT_FADDER0_N00344 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER0_Mx152         FINALDATA_S1 FINALDATA_RCA4BIT_N00011
+  FINALDATA_RCA4BIT_FADDER0_N00347 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER0_Mx107         FINALDATA_RCA4BIT_FADDER0_N00292
+  FINALDATA_RCA4BIT_N01487 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_M10         FINALDATA_RCA4BIT_FADDER0_N00414
+  FINALDATA_RCA4BIT_N01597 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_Mx106         FINALDATA_RCA4BIT_FADDER0_N00292
+  FINALDATA_RCA4BIT_N01597 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_Mx109         FINALDATA_RCA4BIT_FADDER0_N00292
+  FINALDATA_RCA4BIT_N00011 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_Mx108         FINALDATA_S1 FINALDATA_RCA4BIT_N00065
+  FINALDATA_RCA4BIT_FADDER0_N00292 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_Mx33         FINALDATA_S1 FINALDATA_RCA4BIT_N00011
+  FINALDATA_RCA4BIT_FADDER0_N00358 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER0_Mx153         FINALDATA_RCA4BIT_FADDER0_N00344
+  FINALDATA_RCA4BIT_N01487 VDD VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER1_Mx101         FINALDATA_RCA4BIT_N00110
+  FINALDATA_RCA4BIT_N00065 FINALDATA_RCA4BIT_FADDER1_N00178 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_Mx105         FINALDATA_RCA4BIT_N00110 FINALDATA_Q2
+  FINALDATA_RCA4BIT_FADDER1_N00146 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_Mx102         FINALDATA_RCA4BIT_FADDER1_N00178
+  FINALDATA_Q2 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_M7         FINALDATA_RCA4BIT_N00106
+  FINALDATA_RCA4BIT_N00110 FINALDATA_RCA4BIT_FADDER1_N00414 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_Mx104         FINALDATA_RCA4BIT_FADDER1_N00146
+  FINALDATA_RCA4BIT_N00318 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_Mx103         FINALDATA_RCA4BIT_FADDER1_N00178
+  FINALDATA_RCA4BIT_N00318 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_M5         FINALDATA_RCA4BIT_N00110 FINALDATA_Q2
+  FINALDATA_RCA4BIT_FADDER1_N00153 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_M3         FINALDATA_RCA4BIT_N00110
+  FINALDATA_RCA4BIT_N00065 FINALDATA_RCA4BIT_FADDER1_N00202 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_M2         FINALDATA_RCA4BIT_FADDER1_N00202
+  FINALDATA_Q2 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_M6         FINALDATA_RCA4BIT_FADDER1_N00153
+  FINALDATA_RCA4BIT_N00318 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_M4         FINALDATA_RCA4BIT_FADDER1_N00202
+  FINALDATA_RCA4BIT_N00318 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_M8         FINALDATA_RCA4BIT_FADDER1_N00414
+  FINALDATA_RCA4BIT_N00318 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_M9         FINALDATA_RCA4BIT_FADDER1_N00414
+  FINALDATA_RCA4BIT_N00065 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_Mx32         FINALDATA_RCA4BIT_FADDER1_N00361
+  FINALDATA_RCA4BIT_N00318 0 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER1_Mx31         FINALDATA_RCA4BIT_FADDER1_N00358
+  FINALDATA_Q2 FINALDATA_RCA4BIT_FADDER1_N00361 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER1_Mx151         FINALDATA_RCA4BIT_FADDER1_N00347
+  FINALDATA_Q2 FINALDATA_RCA4BIT_FADDER1_N00344 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER1_Mx152         FINALDATA_RCA4BIT_N00106
+  FINALDATA_RCA4BIT_N00065 FINALDATA_RCA4BIT_FADDER1_N00347 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER1_Mx107         FINALDATA_RCA4BIT_FADDER1_N00292
+  FINALDATA_RCA4BIT_N00318 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_M10         FINALDATA_RCA4BIT_FADDER1_N00414
+  FINALDATA_Q2 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_Mx106         FINALDATA_RCA4BIT_FADDER1_N00292
+  FINALDATA_Q2 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_Mx109         FINALDATA_RCA4BIT_FADDER1_N00292
+  FINALDATA_RCA4BIT_N00065 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_Mx108         FINALDATA_RCA4BIT_N00106
+  FINALDATA_RCA4BIT_N00110 FINALDATA_RCA4BIT_FADDER1_N00292 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_Mx33         FINALDATA_RCA4BIT_N00106
+  FINALDATA_RCA4BIT_N00065 FINALDATA_RCA4BIT_FADDER1_N00358 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER1_Mx153         FINALDATA_RCA4BIT_FADDER1_N00344
+  FINALDATA_RCA4BIT_N00318 VDD VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER2_Mx101         FINALDATA_N00643
+  FINALDATA_RCA4BIT_N00110 FINALDATA_RCA4BIT_FADDER2_N00178 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_Mx105         FINALDATA_N00643
+  FINALDATA_RCA4BIT_N01475 FINALDATA_RCA4BIT_FADDER2_N00146 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_Mx102         FINALDATA_RCA4BIT_FADDER2_N00178
+  FINALDATA_RCA4BIT_N01475 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_M7         FINALDATA_S3 FINALDATA_N00643
+  FINALDATA_RCA4BIT_FADDER2_N00414 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_Mx104         FINALDATA_RCA4BIT_FADDER2_N00146
+  FINALDATA_RCA4BIT_N01385 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_Mx103         FINALDATA_RCA4BIT_FADDER2_N00178
+  FINALDATA_RCA4BIT_N01385 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_M5         FINALDATA_N00643
+  FINALDATA_RCA4BIT_N01475 FINALDATA_RCA4BIT_FADDER2_N00153 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_M3         FINALDATA_N00643
+  FINALDATA_RCA4BIT_N00110 FINALDATA_RCA4BIT_FADDER2_N00202 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_M2         FINALDATA_RCA4BIT_FADDER2_N00202
+  FINALDATA_RCA4BIT_N01475 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_M6         FINALDATA_RCA4BIT_FADDER2_N00153
+  FINALDATA_RCA4BIT_N01385 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_M4         FINALDATA_RCA4BIT_FADDER2_N00202
+  FINALDATA_RCA4BIT_N01385 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_M8         FINALDATA_RCA4BIT_FADDER2_N00414
+  FINALDATA_RCA4BIT_N01385 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_M9         FINALDATA_RCA4BIT_FADDER2_N00414
+  FINALDATA_RCA4BIT_N00110 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_Mx32         FINALDATA_RCA4BIT_FADDER2_N00361
+  FINALDATA_RCA4BIT_N01385 0 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER2_Mx31         FINALDATA_RCA4BIT_FADDER2_N00358
+  FINALDATA_RCA4BIT_N01475 FINALDATA_RCA4BIT_FADDER2_N00361 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER2_Mx151         FINALDATA_RCA4BIT_FADDER2_N00347
+  FINALDATA_RCA4BIT_N01475 FINALDATA_RCA4BIT_FADDER2_N00344 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER2_Mx152         FINALDATA_S3 FINALDATA_RCA4BIT_N00110
+  FINALDATA_RCA4BIT_FADDER2_N00347 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER2_Mx107         FINALDATA_RCA4BIT_FADDER2_N00292
+  FINALDATA_RCA4BIT_N01385 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_M10         FINALDATA_RCA4BIT_FADDER2_N00414
+  FINALDATA_RCA4BIT_N01475 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_Mx106         FINALDATA_RCA4BIT_FADDER2_N00292
+  FINALDATA_RCA4BIT_N01475 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_Mx109         FINALDATA_RCA4BIT_FADDER2_N00292
+  FINALDATA_RCA4BIT_N00110 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_Mx108         FINALDATA_S3 FINALDATA_N00643
+  FINALDATA_RCA4BIT_FADDER2_N00292 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_Mx33         FINALDATA_S3 FINALDATA_RCA4BIT_N00110
+  FINALDATA_RCA4BIT_FADDER2_N00358 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER2_Mx153         FINALDATA_RCA4BIT_FADDER2_N00344
+  FINALDATA_RCA4BIT_N01385 VDD VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_XOR_PG1_M2         FINALDATA_RCA4BIT_XOR_N00150
+  FINALDATA_RCA4BIT_XOR_BBAR C VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR_PG1_M1         C OUT1 FINALDATA_RCA4BIT_XOR_N00150 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR_NOT3_M2         FINALDATA_RCA4BIT_N00254
+  FINALDATA_RCA4BIT_XOR_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_XOR_NOT3_M1         FINALDATA_RCA4BIT_N00254
+  FINALDATA_RCA4BIT_XOR_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_XOR_PG0_M2         FINALDATA_RCA4BIT_XOR_N00150 OUT1
+  FINALDATA_RCA4BIT_XOR_N00591 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR_PG0_M1         FINALDATA_RCA4BIT_XOR_N00591
+  FINALDATA_RCA4BIT_XOR_BBAR FINALDATA_RCA4BIT_XOR_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR_NOT2_M2         FINALDATA_RCA4BIT_XOR_BBAR OUT1 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR_NOT2_M1         FINALDATA_RCA4BIT_XOR_BBAR OUT1 VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR_NOT0_M2         FINALDATA_RCA4BIT_XOR_N00591 C 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR_NOT0_M1         FINALDATA_RCA4BIT_XOR_N00591 C VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR0_PG1_M2         FINALDATA_RCA4BIT_XOR0_N00150
+  FINALDATA_RCA4BIT_XOR0_BBAR C VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR0_PG1_M1         C OUT3 FINALDATA_RCA4BIT_XOR0_N00150 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR0_NOT3_M2         FINALDATA_RCA4BIT_N00318
+  FINALDATA_RCA4BIT_XOR0_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_XOR0_NOT3_M1         FINALDATA_RCA4BIT_N00318
+  FINALDATA_RCA4BIT_XOR0_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_XOR0_PG0_M2         FINALDATA_RCA4BIT_XOR0_N00150 OUT3
+  FINALDATA_RCA4BIT_XOR0_N00591 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR0_PG0_M1         FINALDATA_RCA4BIT_XOR0_N00591
+  FINALDATA_RCA4BIT_XOR0_BBAR FINALDATA_RCA4BIT_XOR0_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR0_NOT2_M2         FINALDATA_RCA4BIT_XOR0_BBAR OUT3 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR0_NOT2_M1         FINALDATA_RCA4BIT_XOR0_BBAR OUT3 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR0_NOT0_M2         FINALDATA_RCA4BIT_XOR0_N00591 C 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR0_NOT0_M1         FINALDATA_RCA4BIT_XOR0_N00591 C VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR2_PG1_M2         FINALDATA_RCA4BIT_XOR2_N00150
+  FINALDATA_RCA4BIT_XOR2_BBAR C VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR2_PG1_M1         C OUT4 FINALDATA_RCA4BIT_XOR2_N00150 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR2_NOT3_M2         FINALDATA_RCA4BIT_N00424
+  FINALDATA_RCA4BIT_XOR2_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_XOR2_NOT3_M1         FINALDATA_RCA4BIT_N00424
+  FINALDATA_RCA4BIT_XOR2_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_XOR2_PG0_M2         FINALDATA_RCA4BIT_XOR2_N00150 OUT4
+  FINALDATA_RCA4BIT_XOR2_N00591 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR2_PG0_M1         FINALDATA_RCA4BIT_XOR2_N00591
+  FINALDATA_RCA4BIT_XOR2_BBAR FINALDATA_RCA4BIT_XOR2_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR2_NOT2_M2         FINALDATA_RCA4BIT_XOR2_BBAR OUT4 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR2_NOT2_M1         FINALDATA_RCA4BIT_XOR2_BBAR OUT4 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR2_NOT0_M2         FINALDATA_RCA4BIT_XOR2_N00591 C 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR2_NOT0_M1         FINALDATA_RCA4BIT_XOR2_N00591 C VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR1_PG1_M2         FINALDATA_RCA4BIT_XOR1_N00150
+  FINALDATA_RCA4BIT_XOR1_BBAR C VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR1_PG1_M1         C OUT2 FINALDATA_RCA4BIT_XOR1_N00150 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR1_NOT3_M2         FINALDATA_RCA4BIT_N00654
+  FINALDATA_RCA4BIT_XOR1_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_XOR1_NOT3_M1         FINALDATA_RCA4BIT_N00654
+  FINALDATA_RCA4BIT_XOR1_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_XOR1_PG0_M2         FINALDATA_RCA4BIT_XOR1_N00150 OUT2
+  FINALDATA_RCA4BIT_XOR1_N00591 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR1_PG0_M1         FINALDATA_RCA4BIT_XOR1_N00591
+  FINALDATA_RCA4BIT_XOR1_BBAR FINALDATA_RCA4BIT_XOR1_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR1_NOT2_M2         FINALDATA_RCA4BIT_XOR1_BBAR OUT2 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR1_NOT2_M1         FINALDATA_RCA4BIT_XOR1_BBAR OUT2 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR1_NOT0_M2         FINALDATA_RCA4BIT_XOR1_N00591 C 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR1_NOT0_M1         FINALDATA_RCA4BIT_XOR1_N00591 C VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_NOT_M2         FINALDATA_RCA4BIT_N01597 FINALDATA_Q1 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_NOT_M1         FINALDATA_RCA4BIT_N01597 FINALDATA_Q1 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_NOT0_M2         FINALDATA_RCA4BIT_N01487
+  FINALDATA_RCA4BIT_N00654 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_NOT0_M1         FINALDATA_RCA4BIT_N01487
+  FINALDATA_RCA4BIT_N00654 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_NOT1_M2         FINALDATA_RCA4BIT_N01385
+  FINALDATA_RCA4BIT_N00424 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_NOT1_M1         FINALDATA_RCA4BIT_N01385
+  FINALDATA_RCA4BIT_N00424 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_NOT2_M2         FINALDATA_RCA4BIT_N01475 FINALDATA_Q3 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_NOT2_M1         FINALDATA_RCA4BIT_N01475 FINALDATA_Q3 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_NOTT_M2         FINALDATA_S0 FINALDATA_RCA4BIT_N00014 0 0
+  MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_NOTT_M1         FINALDATA_S0 FINALDATA_RCA4BIT_N00014 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_NOTT1_M2         FINALDATA_S2 FINALDATA_RCA4BIT_N00106 0 0
+  MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_NOTT1_M1         FINALDATA_S2 FINALDATA_RCA4BIT_N00106 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_PASSGATE_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00282 FINALDATA_SHIFTER4BIT_SHIFTER_N00014
+  FINALDATA_SHIFTER4BIT_A1BAR VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_PASSGATE_M1         FINALDATA_SHIFTER4BIT_A1BAR
+  FINALDATA_SHIFTER4BIT_SFTBAR FINALDATA_SHIFTER4BIT_SHIFTER_N00282 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00014 FINALDATA_SHIFTER4BIT_SFTBAR 0 0 MbreakND
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00014 FINALDATA_SHIFTER4BIT_SFTBAR VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00074 0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT0_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00074 0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_PASSGATE0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00282 FINALDATA_SHIFTER4BIT_SHIFTER_N00074 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_PASSGATE0_M1         VDD 0
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00282 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT1_M2         FINALDATA_SHIFTER4BIT_N00032
+  FINALDATA_S0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT1_M1         FINALDATA_SHIFTER4BIT_N00032
+  FINALDATA_S0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT22_M2         FINALDATA_N00278
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00282 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT22_M1         FINALDATA_N00278
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00282 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_SHIFTER4BIT_NOT_M2         FINALDATA_SHIFTER4BIT_SFTBAR 0 0 0
+  MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_SHIFTER4BIT_NOT_M1         FINALDATA_SHIFTER4BIT_SFTBAR 0 VDD VDD
+  MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_PASSGATE_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 FINALDATA_SHIFTER4BIT_SHIFTER0_N00014
+  FINALDATA_SHIFTER4BIT_A2BAR VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_PASSGATE_M1        
+  FINALDATA_SHIFTER4BIT_A2BAR FINALDATA_SHIFTER4BIT_SFTBAR
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00014 FINALDATA_SHIFTER4BIT_SFTBAR 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00014 FINALDATA_SHIFTER4BIT_SFTBAR VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00074 0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT0_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00074 0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_PASSGATE0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 FINALDATA_SHIFTER4BIT_SHIFTER0_N00074
+  FINALDATA_SHIFTER4BIT_N00032 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_PASSGATE0_M1        
+  FINALDATA_SHIFTER4BIT_N00032 0 FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT1_M2         FINALDATA_SHIFTER4BIT_A1BAR
+  FINALDATA_S1 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT1_M1         FINALDATA_SHIFTER4BIT_A1BAR
+  FINALDATA_S1 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT22_M2         FINALDATA_N00288
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT22_M1         FINALDATA_N00288
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_PASSGATE_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 FINALDATA_SHIFTER4BIT_SHIFTER1_N00014
+  FINALDATA_SHIFTER4BIT_A3BAR VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_PASSGATE_M1        
+  FINALDATA_SHIFTER4BIT_A3BAR FINALDATA_SHIFTER4BIT_SFTBAR
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00014 FINALDATA_SHIFTER4BIT_SFTBAR 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00014 FINALDATA_SHIFTER4BIT_SFTBAR VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00074 0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT0_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00074 0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_PASSGATE0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 FINALDATA_SHIFTER4BIT_SHIFTER1_N00074
+  FINALDATA_SHIFTER4BIT_A1BAR VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_PASSGATE0_M1        
+  FINALDATA_SHIFTER4BIT_A1BAR 0 FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 0 MbreakND
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT1_M2         FINALDATA_SHIFTER4BIT_A2BAR
+  FINALDATA_S2 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT1_M1         FINALDATA_SHIFTER4BIT_A2BAR
+  FINALDATA_S2 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT22_M2         FINALDATA_N00293
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT22_M1         FINALDATA_N00293
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_PASSGATE_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 FINALDATA_SHIFTER4BIT_SHIFTER2_N00014
+  VDD VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_PASSGATE_M1         VDD
+  FINALDATA_SHIFTER4BIT_SFTBAR FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 0 MbreakND 
+  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00014 FINALDATA_SHIFTER4BIT_SFTBAR 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00014 FINALDATA_SHIFTER4BIT_SFTBAR VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00074 0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT0_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00074 0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_PASSGATE0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 FINALDATA_SHIFTER4BIT_SHIFTER2_N00074
+  FINALDATA_SHIFTER4BIT_A2BAR VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_PASSGATE0_M1        
+  FINALDATA_SHIFTER4BIT_A2BAR 0 FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 0 MbreakND
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT1_M2         FINALDATA_SHIFTER4BIT_A3BAR
+  FINALDATA_S3 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT1_M1         FINALDATA_SHIFTER4BIT_A3BAR
+  FINALDATA_S3 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT22_M2         FINALDATA_N00298
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT22_M1         FINALDATA_N00298
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX421_MUX_NOT1_M2         FINALDATA_MUX421_MUX_N00144
+  FINALDATA_N00278 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX_NOT1_M1         FINALDATA_MUX421_MUX_N00144
+  FINALDATA_N00278 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX_NOT0_M2         FINALDATA_MUX421_MUX_N00147
+  FINALDATA_N00301 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX_NOT0_M1         FINALDATA_MUX421_MUX_N00147
+  FINALDATA_N00301 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX_NOT2_M2         FINALDATA_MUX421_MUX_SBAR E 0 0 MbreakND
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX_NOT2_M1         FINALDATA_MUX421_MUX_SBAR E VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX_NOT3_M2         FINALDATA_N00433
+  FINALDATA_MUX421_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX421_MUX_NOT3_M1         FINALDATA_N00433
+  FINALDATA_MUX421_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX421_MUX_PG1_M2         FINALDATA_MUX421_MUX_N00150
+  FINALDATA_MUX421_MUX_SBAR FINALDATA_MUX421_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX_PG1_M1         FINALDATA_MUX421_MUX_N00144 E
+  FINALDATA_MUX421_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX_PG0_M2         FINALDATA_MUX421_MUX_N00150 E
+  FINALDATA_MUX421_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX_PG0_M1         FINALDATA_MUX421_MUX_N00147
+  FINALDATA_MUX421_MUX_SBAR FINALDATA_MUX421_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_NOT1_M2         FINALDATA_MUX421_MUX0_N00144
+  FINALDATA_N00288 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_NOT1_M1         FINALDATA_MUX421_MUX0_N00144
+  FINALDATA_N00288 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX0_NOT0_M2         FINALDATA_MUX421_MUX0_N00147
+  FINALDATA_N00313 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_NOT0_M1         FINALDATA_MUX421_MUX0_N00147
+  FINALDATA_N00313 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX0_NOT2_M2         FINALDATA_MUX421_MUX0_SBAR E 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_NOT2_M1         FINALDATA_MUX421_MUX0_SBAR E VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX0_NOT3_M2         FINALDATA_N00438
+  FINALDATA_MUX421_MUX0_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX421_MUX0_NOT3_M1         FINALDATA_N00438
+  FINALDATA_MUX421_MUX0_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX421_MUX0_PG1_M2         FINALDATA_MUX421_MUX0_N00150
+  FINALDATA_MUX421_MUX0_SBAR FINALDATA_MUX421_MUX0_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_PG1_M1         FINALDATA_MUX421_MUX0_N00144 E
+  FINALDATA_MUX421_MUX0_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_PG0_M2         FINALDATA_MUX421_MUX0_N00150 E
+  FINALDATA_MUX421_MUX0_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_PG0_M1         FINALDATA_MUX421_MUX0_N00147
+  FINALDATA_MUX421_MUX0_SBAR FINALDATA_MUX421_MUX0_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_NOT1_M2         FINALDATA_MUX421_MUX1_N00144
+  FINALDATA_N00293 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_NOT1_M1         FINALDATA_MUX421_MUX1_N00144
+  FINALDATA_N00293 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX1_NOT0_M2         FINALDATA_MUX421_MUX1_N00147
+  FINALDATA_N00325 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_NOT0_M1         FINALDATA_MUX421_MUX1_N00147
+  FINALDATA_N00325 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX1_NOT2_M2         FINALDATA_MUX421_MUX1_SBAR E 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_NOT2_M1         FINALDATA_MUX421_MUX1_SBAR E VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX1_NOT3_M2         FINALDATA_N00443
+  FINALDATA_MUX421_MUX1_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX421_MUX1_NOT3_M1         FINALDATA_N00443
+  FINALDATA_MUX421_MUX1_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX421_MUX1_PG1_M2         FINALDATA_MUX421_MUX1_N00150
+  FINALDATA_MUX421_MUX1_SBAR FINALDATA_MUX421_MUX1_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_PG1_M1         FINALDATA_MUX421_MUX1_N00144 E
+  FINALDATA_MUX421_MUX1_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_PG0_M2         FINALDATA_MUX421_MUX1_N00150 E
+  FINALDATA_MUX421_MUX1_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_PG0_M1         FINALDATA_MUX421_MUX1_N00147
+  FINALDATA_MUX421_MUX1_SBAR FINALDATA_MUX421_MUX1_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_NOT1_M2         FINALDATA_MUX421_MUX2_N00144
+  FINALDATA_N00298 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_NOT1_M1         FINALDATA_MUX421_MUX2_N00144
+  FINALDATA_N00298 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX2_NOT0_M2         FINALDATA_MUX421_MUX2_N00147
+  FINALDATA_N00337 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_NOT0_M1         FINALDATA_MUX421_MUX2_N00147
+  FINALDATA_N00337 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX2_NOT2_M2         FINALDATA_MUX421_MUX2_SBAR E 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_NOT2_M1         FINALDATA_MUX421_MUX2_SBAR E VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX2_NOT3_M2         FINALDATA_N00448
+  FINALDATA_MUX421_MUX2_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX421_MUX2_NOT3_M1         FINALDATA_N00448
+  FINALDATA_MUX421_MUX2_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX421_MUX2_PG1_M2         FINALDATA_MUX421_MUX2_N00150
+  FINALDATA_MUX421_MUX2_SBAR FINALDATA_MUX421_MUX2_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_PG1_M1         FINALDATA_MUX421_MUX2_N00144 E
+  FINALDATA_MUX421_MUX2_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_PG0_M2         FINALDATA_MUX421_MUX2_N00150 E
+  FINALDATA_MUX421_MUX2_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_PG0_M1         FINALDATA_MUX421_MUX2_N00147
+  FINALDATA_MUX421_MUX2_SBAR FINALDATA_MUX421_MUX2_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_NOT1_M2         FINALDATA_MUX0_MUX_N00144 FINALDATA_S0 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_NOT1_M1         FINALDATA_MUX0_MUX_N00144 FINALDATA_S0 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX_NOT0_M2         FINALDATA_MUX0_MUX_N00147 FINALDATA_Q0 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_NOT0_M1         FINALDATA_MUX0_MUX_N00147 FINALDATA_Q0 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX_NOT2_M2         FINALDATA_MUX0_MUX_SBAR B 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_NOT2_M1         FINALDATA_MUX0_MUX_SBAR B VDD VDD MbreakPD
+   
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX_NOT3_M2         FINALDATA_N00301 FINALDATA_MUX0_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX0_MUX_NOT3_M1         FINALDATA_N00301 FINALDATA_MUX0_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX0_MUX_PG1_M2         FINALDATA_MUX0_MUX_N00150
+  FINALDATA_MUX0_MUX_SBAR FINALDATA_MUX0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_PG1_M1         FINALDATA_MUX0_MUX_N00144 B
+  FINALDATA_MUX0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_PG0_M2         FINALDATA_MUX0_MUX_N00150 B
+  FINALDATA_MUX0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_PG0_M1         FINALDATA_MUX0_MUX_N00147
+  FINALDATA_MUX0_MUX_SBAR FINALDATA_MUX0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_NOT1_M2         FINALDATA_MUX0_MUX0_N00144 FINALDATA_S1 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_NOT1_M1         FINALDATA_MUX0_MUX0_N00144 FINALDATA_S1
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX0_NOT0_M2         FINALDATA_MUX0_MUX0_N00147 FINALDATA_Q1 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_NOT0_M1         FINALDATA_MUX0_MUX0_N00147 FINALDATA_Q1
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX0_NOT2_M2         FINALDATA_MUX0_MUX0_SBAR B 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_NOT2_M1         FINALDATA_MUX0_MUX0_SBAR B VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX0_NOT3_M2         FINALDATA_N00313
+  FINALDATA_MUX0_MUX0_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX0_MUX0_NOT3_M1         FINALDATA_N00313
+  FINALDATA_MUX0_MUX0_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX0_MUX0_PG1_M2         FINALDATA_MUX0_MUX0_N00150
+  FINALDATA_MUX0_MUX0_SBAR FINALDATA_MUX0_MUX0_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_PG1_M1         FINALDATA_MUX0_MUX0_N00144 B
+  FINALDATA_MUX0_MUX0_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_PG0_M2         FINALDATA_MUX0_MUX0_N00150 B
+  FINALDATA_MUX0_MUX0_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_PG0_M1         FINALDATA_MUX0_MUX0_N00147
+  FINALDATA_MUX0_MUX0_SBAR FINALDATA_MUX0_MUX0_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_NOT1_M2         FINALDATA_MUX0_MUX1_N00144 FINALDATA_S2 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_NOT1_M1         FINALDATA_MUX0_MUX1_N00144 FINALDATA_S2
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX1_NOT0_M2         FINALDATA_MUX0_MUX1_N00147 FINALDATA_Q2 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_NOT0_M1         FINALDATA_MUX0_MUX1_N00147 FINALDATA_Q2
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX1_NOT2_M2         FINALDATA_MUX0_MUX1_SBAR B 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_NOT2_M1         FINALDATA_MUX0_MUX1_SBAR B VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX1_NOT3_M2         FINALDATA_N00325
+  FINALDATA_MUX0_MUX1_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX0_MUX1_NOT3_M1         FINALDATA_N00325
+  FINALDATA_MUX0_MUX1_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX0_MUX1_PG1_M2         FINALDATA_MUX0_MUX1_N00150
+  FINALDATA_MUX0_MUX1_SBAR FINALDATA_MUX0_MUX1_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_PG1_M1         FINALDATA_MUX0_MUX1_N00144 B
+  FINALDATA_MUX0_MUX1_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_PG0_M2         FINALDATA_MUX0_MUX1_N00150 B
+  FINALDATA_MUX0_MUX1_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_PG0_M1         FINALDATA_MUX0_MUX1_N00147
+  FINALDATA_MUX0_MUX1_SBAR FINALDATA_MUX0_MUX1_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_NOT1_M2         FINALDATA_MUX0_MUX2_N00144 FINALDATA_S3 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_NOT1_M1         FINALDATA_MUX0_MUX2_N00144 FINALDATA_S3
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX2_NOT0_M2         FINALDATA_MUX0_MUX2_N00147 FINALDATA_Q3 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_NOT0_M1         FINALDATA_MUX0_MUX2_N00147 FINALDATA_Q3
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX2_NOT2_M2         FINALDATA_MUX0_MUX2_SBAR B 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_NOT2_M1         FINALDATA_MUX0_MUX2_SBAR B VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX2_NOT3_M2         FINALDATA_N00337
+  FINALDATA_MUX0_MUX2_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX0_MUX2_NOT3_M1         FINALDATA_N00337
+  FINALDATA_MUX0_MUX2_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX0_MUX2_PG1_M2         FINALDATA_MUX0_MUX2_N00150
+  FINALDATA_MUX0_MUX2_SBAR FINALDATA_MUX0_MUX2_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_PG1_M1         FINALDATA_MUX0_MUX2_N00144 B
+  FINALDATA_MUX0_MUX2_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_PG0_M2         FINALDATA_MUX0_MUX2_N00150 B
+  FINALDATA_MUX0_MUX2_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_PG0_M1         FINALDATA_MUX0_MUX2_N00147
+  FINALDATA_MUX0_MUX2_SBAR FINALDATA_MUX0_MUX2_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_NOT1_M2         FINALDATA_REGISTER0_DFLIP_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_NOT1_M1         FINALDATA_REGISTER0_DFLIP_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP_N00062 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147 FINALDATA_N00433 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147 FINALDATA_N00433 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER0_DFLIP_N00062 FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 0
+  0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER0_DFLIP_N00062 FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144 OUT1 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144 OUT1 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP_N00062 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP_N00048 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP_N00048 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT3_M2         OUT1
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT3_M1         OUT1
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144 FINALDATA_REGISTER0_DFLIP_N00048
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 FINALDATA_REGISTER0_DFLIP_N00048
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_NOT1_M2         FINALDATA_REGISTER0_DFLIP0_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_NOT1_M1         FINALDATA_REGISTER0_DFLIP0_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP0_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP0_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147 FINALDATA_N00438 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147 FINALDATA_N00438 VDD VDD MbreakPD 
+  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER0_DFLIP0_N00062 FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER0_DFLIP0_N00062 FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144 OUT2 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144 OUT2 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP0_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP0_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP0_N00048 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP0_N00048
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT3_M2         OUT2
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT3_M1         OUT2
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144 FINALDATA_REGISTER0_DFLIP0_N00048
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 FINALDATA_REGISTER0_DFLIP0_N00048
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_NOT1_M2         FINALDATA_REGISTER0_DFLIP1_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_NOT1_M1         FINALDATA_REGISTER0_DFLIP1_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP1_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP1_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147 FINALDATA_N00443 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147 FINALDATA_N00443 VDD VDD MbreakPD 
+  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER0_DFLIP1_N00062 FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER0_DFLIP1_N00062 FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144 OUT3 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144 OUT3 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP1_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP1_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP1_N00048 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP1_N00048
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT3_M2         OUT3
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT3_M1         OUT3
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144 FINALDATA_REGISTER0_DFLIP1_N00048
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 FINALDATA_REGISTER0_DFLIP1_N00048
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_NOT1_M2         FINALDATA_REGISTER0_DFLIP2_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_NOT1_M1         FINALDATA_REGISTER0_DFLIP2_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP2_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP2_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147 FINALDATA_N00448 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147 FINALDATA_N00448 VDD VDD MbreakPD 
+  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER0_DFLIP2_N00062 FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER0_DFLIP2_N00062 FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144 OUT4 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144 OUT4 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP2_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP2_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP2_N00048 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP2_N00048
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT3_M2         OUT4
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT3_M1         OUT4
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144 FINALDATA_REGISTER0_DFLIP2_N00048
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 FINALDATA_REGISTER0_DFLIP2_N00048
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_NOT1_M2         FINALDATA_DFLIP_N00048 CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_NOT1_M1         FINALDATA_DFLIP_N00048 CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT1_M2         FINALDATA_DFLIP_LATCH_MUX_N00144
+  FINALDATA_DFLIP_N00062 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT1_M1         FINALDATA_DFLIP_LATCH_MUX_N00144
+  FINALDATA_DFLIP_N00062 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT0_M2         FINALDATA_DFLIP_LATCH_MUX_N00147
+  FINALDATA_N00643 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT0_M1         FINALDATA_DFLIP_LATCH_MUX_N00147
+  FINALDATA_N00643 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT2_M2         FINALDATA_DFLIP_LATCH_MUX_SBAR CLK
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT2_M1         FINALDATA_DFLIP_LATCH_MUX_SBAR CLK
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT3_M2         FINALDATA_DFLIP_N00062
+  FINALDATA_DFLIP_LATCH_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT3_M1         FINALDATA_DFLIP_N00062
+  FINALDATA_DFLIP_LATCH_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_DFLIP_LATCH_MUX_PG1_M2         FINALDATA_DFLIP_LATCH_MUX_N00150
+  FINALDATA_DFLIP_LATCH_MUX_SBAR FINALDATA_DFLIP_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH_MUX_PG1_M1         FINALDATA_DFLIP_LATCH_MUX_N00144 CLK
+  FINALDATA_DFLIP_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH_MUX_PG0_M2         FINALDATA_DFLIP_LATCH_MUX_N00150 CLK
+  FINALDATA_DFLIP_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH_MUX_PG0_M1         FINALDATA_DFLIP_LATCH_MUX_N00147
+  FINALDATA_DFLIP_LATCH_MUX_SBAR FINALDATA_DFLIP_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT1_M2         FINALDATA_DFLIP_LATCH0_MUX_N00144
+  OVER 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT1_M1         FINALDATA_DFLIP_LATCH0_MUX_N00144
+  OVER VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT0_M2         FINALDATA_DFLIP_LATCH0_MUX_N00147
+  FINALDATA_DFLIP_N00062 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT0_M1         FINALDATA_DFLIP_LATCH0_MUX_N00147
+  FINALDATA_DFLIP_N00062 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT2_M2         FINALDATA_DFLIP_LATCH0_MUX_SBAR
+  FINALDATA_DFLIP_N00048 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT2_M1         FINALDATA_DFLIP_LATCH0_MUX_SBAR
+  FINALDATA_DFLIP_N00048 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT3_M2         OVER
+  FINALDATA_DFLIP_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT3_M1         OVER
+  FINALDATA_DFLIP_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_DFLIP_LATCH0_MUX_PG1_M2         FINALDATA_DFLIP_LATCH0_MUX_N00150
+  FINALDATA_DFLIP_LATCH0_MUX_SBAR FINALDATA_DFLIP_LATCH0_MUX_N00144 VDD MbreakPD
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_PG1_M1         FINALDATA_DFLIP_LATCH0_MUX_N00144
+  FINALDATA_DFLIP_N00048 FINALDATA_DFLIP_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_PG0_M2         FINALDATA_DFLIP_LATCH0_MUX_N00150
+  FINALDATA_DFLIP_N00048 FINALDATA_DFLIP_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_PG0_M1         FINALDATA_DFLIP_LATCH0_MUX_N00147
+  FINALDATA_DFLIP_LATCH0_MUX_SBAR FINALDATA_DFLIP_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
