; CONFIG1H    config FOSC = INTIO7    ; Oscillator Selection bits (Internal oscillator block, CLKOUT function on OSC2)    config PRICLKEN = ON    ; Primary clock enable bit (Primary clock is always enabled)    config FCMEN = OFF      ; Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)    config IESO = OFF       ; Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled)     config PLLCFG = ON;     ; CONFIG2L    config PWRTEN = OFF     ; Power-up Timer Enable bit (Power up timer disabled)    config BOREN = SBORDIS  ; Brown-out Reset Enable bits (Brown-out Reset enabled in hardware only (SBOREN is disabled))    config BORV = 190       ; Brown Out Reset Voltage bits (VBOR set to 1.90 V nominal)    ; CONFIG2H    config WDTEN = ON       ; Watchdog Timer Enable bits (WDT is always enabled. SWDTEN bit has no effect)    config WDTPS = 32768    ; Watchdog Timer Postscale Select bits (1:32768)    ; CONFIG3H    config CCP2MX = PORTC1  ; CCP2 MUX bit (CCP2 input/output is multiplexed with RC1)    config PBADEN = ON      ; PORTB A/D Enable bit (PORTB<5:0> pins are configured as analog input channels on Reset)    config CCP3MX = PORTB5  ; P3A/CCP3 Mux bit (P3A/CCP3 input/output is multiplexed with RB5)    config HFOFST = ON      ; HFINTOSC Fast Start-up (HFINTOSC output and ready status are not delayed by the oscillator stable status)    config T3CMX = PORTC0   ; Timer3 Clock input mux bit (T3CKI is on RC0)    config P2BMX = PORTD2   ; ECCP2 B output mux bit (P2B is on RD2)    config MCLRE = EXTMCLR  ; MCLR Pin Enable bit (MCLR pin enabled, RE3 input pin disabled)    ; CONFIG4L    config STVREN = ON      ; Stack Full/Underflow Reset Enable bit (Stack full/underflow will cause Reset)    config LVP = OFF         ; Single-Supply ICSP Enable bit (Single-Supply ICSP enabled if MCLRE is also 1)    config XINST = OFF      ; Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode))    ; CONFIG5L     config CP0 = OFF        ; Code Protection Block 0 (Block 0 (000800-003FFFh) not code-protected)     config CP1 = OFF        ; Code Protection Block 1 (Block 1 (004000-007FFFh) not code-protected)     config CP2 = OFF        ; Code Protection Block 2 (Block 2 (008000-00BFFFh) not code-protected)     config CP3 = OFF        ; Code Protection Block 3 (Block 3 (00C000-00FFFFh) not code-protected)    ; CONFIG5H     config CPB = OFF        ; Boot Block Code Protection bit (Boot block (000000-0007FFh) not code-protected)     config CPD = OFF        ; Data EEPROM Code Protection bit (Data EEPROM not code-protected)    ; CONFIG6L     config WRT0 = OFF       ; Write Protection Block 0 (Block 0 (000800-003FFFh) not write-protected)     config WRT1 = OFF       ; Write Protection Block 1 (Block 1 (004000-007FFFh) not write-protected)     config WRT2 = OFF       ; Write Protection Block 2 (Block 2 (008000-00BFFFh) not write-protected)    config WRT3 = OFF       ; Write Protection Block 3 (Block 3 (00C000-00FFFFh) not write-protected)    ; CONFIG6H    config WRTC = OFF       ; Configuration Register Write Protection bit (Configuration registers (300000-3000FFh) not write-protected)    config WRTB = OFF       ; Boot Block Write Protection bit (Boot Block (000000-0007FFh) not write-protected)    config WRTD = OFF       ; Data EEPROM Write Protection bit (Data EEPROM not write-protected)    ; CONFIG7L    config EBTR0 = OFF      ; Table Read Protection Block 0 (Block 0 (000800-003FFFh) not protected from table reads executed in other blocks)    config EBTR1 = OFF      ; Table Read Protection Block 1 (Block 1 (004000-007FFFh) not protected from table reads executed in other blocks)    config EBTR2 = OFF      ; Table Read Protection Block 2 (Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks)    config EBTR3 = OFF      ; Table Read Protection Block 3 (Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks)    ; CONFIG7H    config EBTRB = OFF      ; Boot Block Table Read Protection bit (Boot Block (000000-0007FFh) not protected from table reads executed in other blocks)#include <P18F46K22.inc>REGA EQU 0x50      ; Initialize REGAREGB EQU 0x60      ; Initialize REGBREGC EQU 0x80      ; Initialize REGC    COUNTDOWN EQU 0x84     ; Initialize Counter DISPLAY EQU 0x90     ; Initialize      ORG 0x00  CLRF TRISB     ; Clear TRISB to make corresponding PORTB pin an OUTPUT type CLRF LATB     ; Clear Data LatchB (this is an alternate method to clear output data latches) ;CLRF PORTB     ; Clear Port B (set to low so that the the lights are off) CLRF WREG     ; Set WREG = 0 CLRF DISPLAY     ; Clear REGG MOVLW 0x7     ; Generate a value of 7 in Hex & Move this value into WREG MOVWF COUNTDOWN  ; Set Counter to 7 for the countdownX INCF DISPLAY     ; Increment  MOVFF DISPLAY,LATB   ; Move value from WREG into PORTB CALL DELAY     ; Call Time Delay DECF COUNTDOWN    ; Decrement the Counter now that one complete Loop has passed BNZ X CLRF LATB CALL DELAY DELAY MOVLW D'2'     ; BEGIN 1-Second Time Delay  MOVWF REGALOOPA NOP MOVLW D'200' MOVWF REGBLOOPB NOP MOVLW D'250' MOVWF REGCLOOPC NOP DECF REGC BNZ LOOPC DECF REGB BNZ LOOPB DECF REGA BNZ LOOPA ; END Time-Delay NOP RETURN     END 
