--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml KIEM_TRA_CUOI_KY1.twx KIEM_TRA_CUOI_KY1.ncd -o
KIEM_TRA_CUOI_KY1.twr KIEM_TRA_CUOI_KY1.pcf

Design file:              KIEM_TRA_CUOI_KY1.ncd
Physical constraint file: KIEM_TRA_CUOI_KY1.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CKHT
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<0>      |    4.104(R)|    0.097(R)|CKHT_BUFGP        |   0.000|
            |    3.173(F)|    0.073(F)|CKHT_BUFGP        |   0.000|
BTN<1>      |    2.474(F)|    1.171(F)|CKHT_BUFGP        |   0.000|
BTN<2>      |    2.748(F)|    0.510(F)|CKHT_BUFGP        |   0.000|
BTN<3>      |    2.776(F)|    0.595(F)|CKHT_BUFGP        |   0.000|
BTN<4>      |    2.109(F)|    0.781(F)|CKHT_BUFGP        |   0.000|
DS18B20     |    3.614(R)|   -0.835(R)|CKHT_BUFGP        |   0.000|
SW<0>       |    6.564(F)|   -2.632(F)|CKHT_BUFGP        |   0.000|
SW<1>       |    6.889(F)|   -2.705(F)|CKHT_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock CKHT to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ANODE<0>    |    8.876(F)|CKHT_BUFGP        |   0.000|
ANODE<1>    |    8.937(F)|CKHT_BUFGP        |   0.000|
ANODE<2>    |    8.694(F)|CKHT_BUFGP        |   0.000|
ANODE<3>    |    9.505(F)|CKHT_BUFGP        |   0.000|
ANODE<4>    |    8.935(F)|CKHT_BUFGP        |   0.000|
ANODE<5>    |    9.485(F)|CKHT_BUFGP        |   0.000|
ANODE<6>    |    8.934(F)|CKHT_BUFGP        |   0.000|
ANODE<7>    |    8.599(F)|CKHT_BUFGP        |   0.000|
DS18B20     |    8.313(R)|CKHT_BUFGP        |   0.000|
LCD_DB<0>   |    8.964(F)|CKHT_BUFGP        |   0.000|
LCD_DB<1>   |    8.827(F)|CKHT_BUFGP        |   0.000|
LCD_DB<2>   |    7.899(F)|CKHT_BUFGP        |   0.000|
LCD_DB<3>   |    7.586(F)|CKHT_BUFGP        |   0.000|
LCD_DB<4>   |    7.566(F)|CKHT_BUFGP        |   0.000|
LCD_DB<5>   |    8.348(F)|CKHT_BUFGP        |   0.000|
LCD_DB<6>   |    7.551(F)|CKHT_BUFGP        |   0.000|
LCD_DB<7>   |    7.872(F)|CKHT_BUFGP        |   0.000|
LCD_E       |    7.797(F)|CKHT_BUFGP        |   0.000|
LCD_RS      |    7.163(F)|CKHT_BUFGP        |   0.000|
LED<0>      |    8.092(R)|CKHT_BUFGP        |   0.000|
LED<1>      |    7.638(R)|CKHT_BUFGP        |   0.000|
LED<2>      |    7.639(R)|CKHT_BUFGP        |   0.000|
LED<3>      |    7.567(R)|CKHT_BUFGP        |   0.000|
SSEG<0>     |   18.534(R)|CKHT_BUFGP        |   0.000|
            |   13.920(F)|CKHT_BUFGP        |   0.000|
SSEG<1>     |   18.492(R)|CKHT_BUFGP        |   0.000|
            |   14.331(F)|CKHT_BUFGP        |   0.000|
SSEG<2>     |   18.954(R)|CKHT_BUFGP        |   0.000|
            |   13.826(F)|CKHT_BUFGP        |   0.000|
SSEG<3>     |   18.662(R)|CKHT_BUFGP        |   0.000|
            |   14.501(F)|CKHT_BUFGP        |   0.000|
SSEG<4>     |   18.189(R)|CKHT_BUFGP        |   0.000|
            |   13.575(F)|CKHT_BUFGP        |   0.000|
SSEG<5>     |   18.214(R)|CKHT_BUFGP        |   0.000|
            |   13.584(F)|CKHT_BUFGP        |   0.000|
SSEG<6>     |   18.094(R)|CKHT_BUFGP        |   0.000|
            |   13.464(F)|CKHT_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |    8.120|         |         |    8.798|
---------------+---------+---------+---------+---------+


Analysis completed Mon Sep 07 09:05:45 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4526 MB



