{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619601545023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619601545023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 11:19:04 2021 " "Processing started: Wed Apr 28 11:19:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619601545023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619601545023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FasterWins -c FasterWins " "Command: quartus_map --read_settings_files=on --write_settings_files=off FasterWins -c FasterWins" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619601545023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619601545291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619601545291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_FasterWins.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_FasterWins.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FasterWins_vhd_tst-FasterWins_arch " "Found design unit 1: FasterWins_vhd_tst-FasterWins_arch" {  } { { "tb_FasterWins.vhd" "" { Text "/home/persie/QuatusProjects/FasterWins/tb_FasterWins.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619601562031 ""} { "Info" "ISGN_ENTITY_NAME" "1 FasterWins_vhd_tst " "Found entity 1: FasterWins_vhd_tst" {  } { { "tb_FasterWins.vhd" "" { Text "/home/persie/QuatusProjects/FasterWins/tb_FasterWins.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619601562031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619601562031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FasterWins.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FasterWins.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FasterWins " "Found entity 1: FasterWins" {  } { { "FasterWins.bdf" "" { Schematic "/home/persie/QuatusProjects/FasterWins/FasterWins.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619601562031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619601562031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GameLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GameLogic-GameLogic_arch " "Found design unit 1: GameLogic-GameLogic_arch" {  } { { "GameLogic.vhd" "" { Text "/home/persie/QuatusProjects/FasterWins/GameLogic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619601562032 ""} { "Info" "ISGN_ENTITY_NAME" "1 GameLogic " "Found entity 1: GameLogic" {  } { { "GameLogic.vhd" "" { Text "/home/persie/QuatusProjects/FasterWins/GameLogic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619601562032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619601562032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FasterWins " "Elaborating entity \"FasterWins\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619601562085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameLogic GameLogic:inst5 " "Elaborating entity \"GameLogic\" for hierarchy \"GameLogic:inst5\"" {  } { { "FasterWins.bdf" "inst5" { Schematic "/home/persie/QuatusProjects/FasterWins/FasterWins.bdf" { { 472 1152 1320 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619601562087 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L GameLogic.vhd(27) " "VHDL Process Statement warning at GameLogic.vhd(27): signal \"L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GameLogic.vhd" "" { Text "/home/persie/QuatusProjects/FasterWins/GameLogic.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619601562088 "|FasterWins|GameLogic:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R GameLogic.vhd(27) " "VHDL Process Statement warning at GameLogic.vhd(27): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GameLogic.vhd" "" { Text "/home/persie/QuatusProjects/FasterWins/GameLogic.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619601562088 "|FasterWins|GameLogic:inst5"}
{ "Warning" "WSGN_SEARCH_FILE" "SyncChain.bdf 1 1 " "Using design file SyncChain.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SyncChain " "Found entity 1: SyncChain" {  } { { "SyncChain.bdf" "" { Schematic "/home/persie/QuatusProjects/FasterWins/SyncChain.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619601562090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1619601562090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncChain SyncChain:inst4 " "Elaborating entity \"SyncChain\" for hierarchy \"SyncChain:inst4\"" {  } { { "FasterWins.bdf" "inst4" { Schematic "/home/persie/QuatusProjects/FasterWins/FasterWins.bdf" { { 352 720 816 448 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619601562090 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "GameLogic.vhd" "" { Text "/home/persie/QuatusProjects/FasterWins/GameLogic.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1619601562858 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1619601562858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619601562973 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619601563546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619601563546 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619601563743 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619601563743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619601563743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619601563743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619601563748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 11:19:23 2021 " "Processing ended: Wed Apr 28 11:19:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619601563748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619601563748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619601563748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619601563748 ""}
