{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727277652221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727277652236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 11:20:52 2024 " "Processing started: Wed Sep 25 11:20:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727277652236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277652236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullALU -c FullALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullALU -c FullALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277652236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727277652550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727277652550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_8bit_pro.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_8bit_pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_8bit_pro " "Found entity 1: RCA_8bit_pro" {  } { { "RCA_8bit_pro.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_32bit " "Found entity 1: CSA_32bit" {  } { { "CSA_32bit.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/CSA_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_8bit " "Found entity 1: RCA_8bit" {  } { { "RCA_8bit.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "SUB.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/SUB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLL " "Found entity 1: SLL" {  } { { "SLL.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/SLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRA " "Found entity 1: SRA" {  } { { "SRA.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/SRA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_and.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_AND " "Found entity 1: alu_AND" {  } { { "alu_AND.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu_AND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_or.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_OR " "Found entity 1: alu_OR" {  } { { "alu_OR.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu_OR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_32bit " "Found entity 1: mux8_32bit" {  } { { "mux8_32bit.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/mux8_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727277661865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277661865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727277661912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:_add " "Elaborating entity \"ADD\" for hierarchy \"ADD:_add\"" {  } { { "alu.v" "_add" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727277661912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_32bit ADD:_add\|CSA_32bit:add_32 " "Elaborating entity \"CSA_32bit\" for hierarchy \"ADD:_add\|CSA_32bit:add_32\"" {  } { { "ADD.v" "add_32" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/ADD.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727277661912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_8bit ADD:_add\|CSA_32bit:add_32\|RCA_8bit:adder0 " "Elaborating entity \"RCA_8bit\" for hierarchy \"ADD:_add\|CSA_32bit:add_32\|RCA_8bit:adder0\"" {  } { { "CSA_32bit.v" "adder0" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/CSA_32bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727277661928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ADD:_add\|CSA_32bit:add_32\|RCA_8bit:adder0\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"ADD:_add\|CSA_32bit:add_32\|RCA_8bit:adder0\|full_adder:FA0\"" {  } { { "RCA_8bit.v" "FA0" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727277661928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_8bit_pro ADD:_add\|CSA_32bit:add_32\|RCA_8bit_pro:adder1 " "Elaborating entity \"RCA_8bit_pro\" for hierarchy \"ADD:_add\|CSA_32bit:add_32\|RCA_8bit_pro:adder1\"" {  } { { "CSA_32bit.v" "adder1" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/CSA_32bit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727277661928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB SUB:_sub " "Elaborating entity \"SUB\" for hierarchy \"SUB:_sub\"" {  } { { "alu.v" "_sub" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727277661944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_AND alu_AND:_and " "Elaborating entity \"alu_AND\" for hierarchy \"alu_AND:_and\"" {  } { { "alu.v" "_and" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727277661977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_OR alu_OR:_or " "Elaborating entity \"alu_OR\" for hierarchy \"alu_OR:_or\"" {  } { { "alu.v" "_or" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727277661977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL SLL:_sll " "Elaborating entity \"SLL\" for hierarchy \"SLL:_sll\"" {  } { { "alu.v" "_sll" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727277661977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA SRA:_sra " "Elaborating entity \"SRA\" for hierarchy \"SRA:_sra\"" {  } { { "alu.v" "_sra" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727277661977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_32bit mux8_32bit:_res " "Elaborating entity \"mux8_32bit\" for hierarchy \"mux8_32bit:_res\"" {  } { { "alu.v" "_res" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727277661977 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin RCA_0 32 1 " "Port \"cin\" on the entity instantiation of \"RCA_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "RCA_8bit_pro.v" "RCA_0" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727277662023 "|alu|ADD:_add|CSA_32bit:add_32|RCA_8bit_pro:adder1|RCA_8bit:RCA_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin RCA_1 32 1 " "Port \"cin\" on the entity instantiation of \"RCA_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "RCA_8bit_pro.v" "RCA_1" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727277662023 "|alu|ADD:_add|CSA_32bit:add_32|RCA_8bit_pro:adder1|RCA_8bit:RCA_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin RCA_0 32 1 " "Port \"cin\" on the entity instantiation of \"RCA_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "RCA_8bit_pro.v" "RCA_0" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727277662023 "|alu|ADD:_add|CSA_32bit:add_32|RCA_8bit_pro:adder1|RCA_8bit:RCA_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin RCA_1 32 1 " "Port \"cin\" on the entity instantiation of \"RCA_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "RCA_8bit_pro.v" "RCA_1" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727277662023 "|alu|ADD:_add|CSA_32bit:add_32|RCA_8bit_pro:adder1|RCA_8bit:RCA_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin RCA_0 32 1 " "Port \"cin\" on the entity instantiation of \"RCA_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "RCA_8bit_pro.v" "RCA_0" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727277662023 "|alu|ADD:_add|CSA_32bit:add_32|RCA_8bit_pro:adder1|RCA_8bit:RCA_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin RCA_1 32 1 " "Port \"cin\" on the entity instantiation of \"RCA_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "RCA_8bit_pro.v" "RCA_1" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727277662023 "|alu|ADD:_add|CSA_32bit:add_32|RCA_8bit_pro:adder1|RCA_8bit:RCA_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin RCA_0 32 1 " "Port \"cin\" on the entity instantiation of \"RCA_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "RCA_8bit_pro.v" "RCA_0" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727277662023 "|alu|ADD:_add|CSA_32bit:add_32|RCA_8bit_pro:adder1|RCA_8bit:RCA_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin RCA_1 32 1 " "Port \"cin\" on the entity instantiation of \"RCA_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "RCA_8bit_pro.v" "RCA_1" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727277662023 "|alu|ADD:_add|CSA_32bit:add_32|RCA_8bit_pro:adder1|RCA_8bit:RCA_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin RCA_0 32 1 " "Port \"cin\" on the entity instantiation of \"RCA_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "RCA_8bit_pro.v" "RCA_0" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727277662038 "|alu|ADD:_add|CSA_32bit:add_32|RCA_8bit_pro:adder1|RCA_8bit:RCA_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cin RCA_1 32 1 " "Port \"cin\" on the entity instantiation of \"RCA_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "RCA_8bit_pro.v" "RCA_1" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/RCA_8bit_pro.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1727277662038 "|alu|ADD:_add|CSA_32bit:add_32|RCA_8bit_pro:adder1|RCA_8bit:RCA_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727277662541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727277662903 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727277663891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727277663891 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "alu.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727277663938 "|alu|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "alu.v" "" { Text "D:/Duke_HW/ECE_550D/Project_2_FullALU/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727277663938 "|alu|ctrl_ALUopcode[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727277663938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "733 " "Implemented 733 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727277663938 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727277663938 ""} { "Info" "ICUT_CUT_TM_LCELLS" "624 " "Implemented 624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727277663938 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727277663938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727277663970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 11:21:03 2024 " "Processing ended: Wed Sep 25 11:21:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727277663970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727277663970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727277663970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727277663970 ""}
