0.6
2019.2
Nov  6 2019
21:57:16
C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sim_1/imports/new/testbench.sv,1748112861,systemVerilog,,,,testbench,,,,,,,,
C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/new/clock_devider.sv,1748153714,systemVerilog,,C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/new/horizontal_counter.sv,,clock_devider,,,,,,,,
C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/new/horizontal_counter.sv,1748112237,systemVerilog,,C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/new/top.sv,,horizontal_counter,,,,,,,,
C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/new/top.sv,1748112761,systemVerilog,,C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/new/vertical_counter.sv,,top,,,,,,,,
C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/new/vertical_counter.sv,1748112427,systemVerilog,,C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sim_1/imports/new/testbench.sv,,vertical_counter,,,,,,,,
