[{"DBLP title": "A high linearity compact timing vernier for CMOS timing generator.", "DBLP authors": ["Jun Kohno", "Tatsuro Akiyama", "Dai Kato", "Makoto Imamura"], "year": 2010, "MAG papers": [{"PaperId": 2131515592, "PaperTitle": "a high linearity compact timing vernier for cmos timing generator", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"yokogawa electric": 4.0}}], "source": "ES"}, {"DBLP title": "Complete testing of receiver jitter tolerance.", "DBLP authors": ["Timothy Daniel Lyons"], "year": 2010, "MAG papers": [{"PaperId": 2167144150, "PaperTitle": "complete testing of receiver jitter tolerance", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"teradyne": 1.0}}], "source": "ES"}, {"DBLP title": "New tools and methodology for advanced parametric and defect structure test.", "DBLP authors": ["Raphael Robertazzi", "Louis Medina", "Ernesto Shiling", "Garry Moore", "Ronald Geiger", "Jiun-Hsin Liao", "John Williamson"], "year": 2010, "MAG papers": [{"PaperId": 2107060261, "PaperTitle": "new tools and methodology for advanced parametric and defect structure test", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ibm": 7.0}}], "source": "ES"}, {"DBLP title": "A low-cost ATE phase signal generation technique for test applications.", "DBLP authors": ["Sadok Aouini", "Kun Chuai", "Gordon W. Roberts"], "year": 2010, "MAG papers": [{"PaperId": 2153004226, "PaperTitle": "a low cost ate phase signal generation technique for test applications", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"mcgill university": 3.0}}], "source": "ES"}, {"DBLP title": "The scan-DFT features of AMD's next-generation microprocessor core.", "DBLP authors": ["Mahmut Yilmaz", "Baosheng Wang", "Jayalakshmi Rajaraman", "Tom Olsen", "Kanwaldeep Sobti", "Dwight Elvey", "Jeff Fitzgerald", "Grady Giles", "Wei-Yu Chen"], "year": 2010, "MAG papers": [{"PaperId": 1977977548, "PaperTitle": "the scan dft features of amd s next generation microprocessor core", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"advanced micro devices": 9.0}}], "source": "ES"}, {"DBLP title": "Testing the IBM Power 7\u2122 4 GHz eight core microprocessor.", "DBLP authors": ["James Crafts", "David Bogdan", "Dennis Conti", "Donato O. Forlenza", "Orazio P. Forlenza", "William V. Huott", "Mary P. Kusko", "Edward Seymour", "Timothy Taylor", "Brian Walsh"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Optimization of burn-in test for many-core processors through adaptive spatiotemporal power migration.", "DBLP authors": ["Minki Cho", "Nikhil Sathe", "Arijit Raychowdhury", "Saibal Mukhopadhyay"], "year": 2010, "MAG papers": [{"PaperId": 2066206155, "PaperTitle": "optimization of burn in test for many core processors through adaptive spatiotemporal power migration", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"georgia institute of technology": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Redundant core testing on the cell BE microprocessor.", "DBLP authors": ["David Iverson", "Dan Dickinson", "John Masson", "Christina Newman-LaBounty", "Daniel Simmons", "William Tanona"], "year": 2010, "MAG papers": [{"PaperId": 2129417591, "PaperTitle": "redundant core testing on the cell be microprocessor", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ibm": 6.0}}], "source": "ES"}, {"DBLP title": "BIST of I/O circuit parameters via standard boundary scan.", "DBLP authors": ["Stephen K. Sunter", "Matthias Tilmann"], "year": 2010, "MAG papers": [{"PaperId": 2099865714, "PaperTitle": "bist of i o circuit parameters via standard boundary scan", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"mentor graphics": 1.0, "renesas electronics": 1.0}}], "source": "ES"}, {"DBLP title": "Clock Gate Test Points.", "DBLP authors": ["Narendra Devta-Prasanna", "Arun Gunda"], "year": 2010, "MAG papers": [{"PaperId": 2111128915, "PaperTitle": "clock gate test points", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"lsi corporation": 2.0}}], "source": "ES"}, {"DBLP title": "Design and test of latch-based circuits to maximize performance, yield, and delay test quality.", "DBLP authors": ["Kun Young Chung", "Sandeep K. Gupta"], "year": 2010, "MAG papers": [{"PaperId": 2102101882, "PaperTitle": "design and test of latch based circuits to maximize performance yield and delay test quality", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southern california": 1.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Testing of latch based embedded arrays using scan tests.", "DBLP authors": ["Fan Yang", "Sreejit Chakravarty"], "year": 2010, "MAG papers": [{"PaperId": 2149990012, "PaperTitle": "testing of latch based embedded arrays using scan tests", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"lsi corporation": 2.0}}], "source": "ES"}, {"DBLP title": "Clock control architecture and ATPG for reducing pattern count in SoC designs with multiple clock domains.", "DBLP authors": ["Tom Waayers", "Richard Morren", "Xijiang Lin", "Mark Kassab"], "year": 2010, "MAG papers": [{"PaperId": 2118087362, "PaperTitle": "clock control architecture and atpg for reducing pattern count in soc designs with multiple clock domains", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"mentor graphics": 2.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Towards effective and compression-friendly test of memory interface logic.", "DBLP authors": ["V. R. Devanathan", "Alan Hales", "Sumant Kale", "Dharmesh Sonkar"], "year": 2010, "MAG papers": [{"PaperId": 2144511081, "PaperTitle": "towards effective and compression friendly test of memory interface logic", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"texas instruments": 4.0}}], "source": "ES"}, {"DBLP title": "Test cycle power optimization for scan-based designs.", "DBLP authors": ["Kun-Han Tsai", "Yu Huang", "Wu-Tung Cheng", "Ting-Pu Tai", "Augusli Kifli"], "year": 2010, "MAG papers": [{"PaperId": 2148401381, "PaperTitle": "test cycle power optimization for scan based designs", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"mentor graphics": 4.0}}], "source": "ES"}, {"DBLP title": "Automated trace signals selection using the RTL descriptions.", "DBLP authors": ["Ho Fai Ko", "Nicola Nicolici"], "year": 2010, "MAG papers": [{"PaperId": 2097306889, "PaperTitle": "automated trace signals selection using the rtl descriptions", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "QED: Quick Error Detection tests for effective post-silicon validation.", "DBLP authors": ["Ted Hong", "Yanjing Li", "Sung-Boem Park", "Diana Mui", "David Lin", "Ziyad Abdel Kaleq", "Nagib Hakim", "Helia Naeimi", "Donald S. Gardner", "Subhasish Mitra"], "year": 2010, "MAG papers": [{"PaperId": 2158302200, "PaperTitle": "qed quick error detection tests for effective post silicon validation", "Year": 2010, "CitationCount": 65, "EstimatedCitation": 93, "Affiliations": {"intel": 4.0, "stanford university": 6.0}}], "source": "ES"}, {"DBLP title": "A kernel-based approach for functional test program generation.", "DBLP authors": ["Po-Hsien Chang", "Li-C. Wang", "Jayanta Bhadra"], "year": 2010, "MAG papers": [{"PaperId": 2152443906, "PaperTitle": "a kernel based approach for functional test program generation", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california santa barbara": 2.0, "freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Modeling TSV open defects in 3D-stacked DRAM.", "DBLP authors": ["Li Jiang", "Yuxi Liu", "Lian Duan", "Yuan Xie", "Qiang Xu"], "year": 2010, "MAG papers": [{"PaperId": 2139407027, "PaperTitle": "modeling tsv open defects in 3d stacked dram", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"pennsylvania state university": 2.0, "the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "On maximizing the compound yield for 3D Wafer-to-Wafer stacked ICs.", "DBLP authors": ["Mottaqiallah Taouil", "Said Hamdioui", "Jouke Verbree", "Erik Jan Marinissen"], "year": 2010, "MAG papers": [{"PaperId": 2159759061, "PaperTitle": "on maximizing the compound yield for 3d wafer to wafer stacked ics", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 56, "Affiliations": {"delft university of technology": 3.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Optimization methods for post-bond die-internal/external testing in 3D stacked ICs.", "DBLP authors": ["Brandon Noia", "Krishnendu Chakrabarty", "Erik Jan Marinissen"], "year": 2010, "MAG papers": [{"PaperId": 2121926956, "PaperTitle": "optimization methods for post bond die internal external testing in 3d stacked ics", "Year": 2010, "CitationCount": 58, "EstimatedCitation": 90, "Affiliations": {"duke university": 2.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Error-locality-aware linear coding to correct multi-bit upsets in SRAMs.", "DBLP authors": ["Saeed Shamshiri", "Kwang-Ting Cheng"], "year": 2010, "MAG papers": [{"PaperId": 2095660925, "PaperTitle": "error locality aware linear coding to correct multi bit upsets in srams", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Post-manufacturing ECC customization based on Orthogonal Latin Square codes and its application to ultra-low power caches.", "DBLP authors": ["Rudrajit Datta", "Nur A. Touba"], "year": 2010, "MAG papers": [{"PaperId": 2106341484, "PaperTitle": "post manufacturing ecc customization based on orthogonal latin square codes and its application to ultra low power caches", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Shadow checker (SC): A low-cost hardware scheme for online detection of faults in small memory structures of a microprocessor.", "DBLP authors": ["Rance Rodrigues", "Sandip Kundu", "Omer Khan"], "year": 2010, "MAG papers": [{"PaperId": 2140891352, "PaperTitle": "shadow checker sc a low cost hardware scheme for online detection of faults in small memory structures of a microprocessor", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"massachusetts institute of technology": 1.0, "university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluation techniques of frequency-dependent I/Q imbalances in wideband quadrature mixers.", "DBLP authors": ["Koji Asami", "Toshiaki Kurihara", "Yushi Inada"], "year": 2010, "MAG papers": [{"PaperId": 2157760918, "PaperTitle": "evaluation techniques of frequency dependent i q imbalances in wideband quadrature mixers", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"advantest": 3.0}}], "source": "ES"}, {"DBLP title": "Synthetic DSP approach for novel FPGA-based measurement of error vector magnitude.", "DBLP authors": ["Devin Morris", "William R. Eisenstadt", "Andrea Paganini", "Mustapha Slamani", "Timothy Platt", "John Ferrario"], "year": 2010, "MAG papers": [{"PaperId": 2034547324, "PaperTitle": "synthetic dsp approach for novel fpga based measurement of error vector magnitude", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ibm": 4.0, "university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Post-production performance calibration in analog/RF devices.", "DBLP authors": ["Nathan Kupp", "He Huang", "Petros Drineas", "Yiorgos Makris"], "year": 2010, "MAG papers": [{"PaperId": 2115098810, "PaperTitle": "post production performance calibration in analog rf devices", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"yale university": 3.0, "rensselaer polytechnic institute": 1.0}}], "source": "ES"}, {"DBLP title": "Increasing PRPG-based compression by delayed justification.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "T. Finklea"], "year": 2010, "MAG papers": [{"PaperId": 1967660531, "PaperTitle": "increasing prpg based compression by delayed justification", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic channel allocation for higher EDT compression in SoC designs.", "DBLP authors": ["Mark Kassab", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jakub Janicki", "Jerzy Tyszer"], "year": 2010, "MAG papers": [{"PaperId": 2143816238, "PaperTitle": "dynamic channel allocation for higher edt compression in soc designs", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"mentor graphics": 4.0, "poznan university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Predictive analysis for projecting test compression levels.", "DBLP authors": ["Ozgur Sinanoglu", "Sobeeh Almukhaizim"], "year": 2010, "MAG papers": [{"PaperId": 2126826505, "PaperTitle": "predictive analysis for projecting test compression levels", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kuwait university": 1.0, "new york university abu dhabi": 1.0}}], "source": "ES"}, {"DBLP title": "Defect-oriented cell-internal testing.", "DBLP authors": ["Friedrich Hapke", "Wilfried Redemund", "J\u00fcrgen Schl\u00f6ffel", "Rene Krenz-Baath", "Andreas Glowatz", "Michael Wittke", "Hamidreza Hashempour", "Stefan Eichenberger"], "year": 2010, "MAG papers": [{"PaperId": 2120956034, "PaperTitle": "defect oriented cell internal testing", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"mentor graphics": 6.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling the impact of process variation on resistive bridge defects.", "DBLP authors": ["S. Saqib Khursheed", "Shida Zhong", "Robert C. Aitken", "Bashir M. Al-Hashimi", "Sandip Kundu"], "year": 2010, "MAG papers": [{"PaperId": 2118941539, "PaperTitle": "modeling the impact of process variation on resistive bridge defects", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of southampton": 3.0, "university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic classification of bridge defects.", "DBLP authors": ["Jeffrey E. Nelson", "Wing Chiu Tam", "Ronald D. Blanton"], "year": 2010, "MAG papers": [{"PaperId": 2159277142, "PaperTitle": "automatic classification of bridge defects", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "A high density small size RF test module for high throughput multiple resource testing.", "DBLP authors": ["Masayuki Kimishima", "S. Mizuno", "T. Seki", "H. Takeuti", "Haruki Nagami", "Hideki Shirasu", "Y. Haraguti", "J. Okayasu", "M. Nakanishi"], "year": 2010, "MAG papers": [{"PaperId": 2145491118, "PaperTitle": "a high density small size rf test module for high throughput multiple resource testing", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"advantest": 7.0}}], "source": "ES"}, {"DBLP title": "RADPro: Automatic RF analyzer and diagnostic program generation tool.", "DBLP authors": ["Sukeshwar Kannan", "Bruce C. Kim", "Ganesh Srinivasan", "Friedrich Taenzlar", "Richard Antley", "Craig Force", "Falah Mohammed"], "year": 2010, "MAG papers": [{"PaperId": 1965342624, "PaperTitle": "radpro automatic rf analyzer and diagnostic program generation tool", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"texas instruments": 4.0, "university of alabama": 2.0, "an najah national university": 1.0}}], "source": "ES"}, {"DBLP title": "Timing skew compensation technique using digital filter with novel linear phase condition.", "DBLP authors": ["Koji Asami", "Hiroyuki Miyajima", "Tsuyoshi Kurosawa", "Takenori Tateiwa", "Haruo Kobayashi"], "year": 2010, "MAG papers": [{"PaperId": 2171329648, "PaperTitle": "timing skew compensation technique using digital filter with novel linear phase condition", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"gunma university": 4.0, "advantest": 1.0}}], "source": "ES"}, {"DBLP title": "nGFSIM : A GPU-based fault simulator for 1-to-n detection and its applications.", "DBLP authors": ["Huawei Li", "Dawen Xu", "Yinhe Han", "Kwang-Ting Cheng", "Xiaowei Li"], "year": 2010, "MAG papers": [{"PaperId": 2145224769, "PaperTitle": "ngfsim a gpu based fault simulator for 1 to n detection and its applications", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"chinese academy of sciences": 4.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Highly efficient parallel ATPG based on shared memory.", "DBLP authors": ["X. Cai", "Peter Wohl", "John A. Waicukauski", "Pramod Notiyath"], "year": 2010, "MAG papers": [{"PaperId": 2073590490, "PaperTitle": "highly efficient parallel atpg based on shared memory", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"synopsys": 4.0}}], "source": "ES"}, {"DBLP title": "A diagnostic test generation system.", "DBLP authors": ["Yu Zhang", "Vishwani D. Agrawal"], "year": 2010, "MAG papers": [{"PaperId": 2115005577, "PaperTitle": "a diagnostic test generation system", "Year": 2010, "CitationCount": 43, "EstimatedCitation": 64, "Affiliations": {"auburn university": 2.0}}], "source": "ES"}, {"DBLP title": "Mask versus Schematic - an enhanced design-verification flow for first silicon success.", "DBLP authors": ["Tseng-Chin Luo", "Eric Leong", "Mango Chia-Tso Chao", "Philip A. Fisher", "Wen-Hsiang Chang"], "year": 2010, "MAG papers": [{"PaperId": 2170909275, "PaperTitle": "mask versus schematic an enhanced design verification flow for first silicon success", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 2.0, "altera": 1.0}}], "source": "ES"}, {"DBLP title": "Systematic defect identification through layout snippet clustering.", "DBLP authors": ["Wing Chiu Tam", "Osei Poku", "Ronald D. Blanton"], "year": 2010, "MAG papers": [{"PaperId": 2131819669, "PaperTitle": "systematic defect identification through layout snippet clustering", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 59, "Affiliations": {"carnegie mellon university": 3.0}}, {"PaperId": 3114775832, "PaperTitle": "systematic defect identification through layout snippet clustering", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Hard to find, easy to find systematics; just find them.", "DBLP authors": ["Rao Desineni", "Leah Pastel", "Maroun Kassab", "Robert Redburn"], "year": 2010, "MAG papers": [{"PaperId": 2141844817, "PaperTitle": "hard to find easy to find systematics just find them", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Structural approach for built-in tests in RF devices.", "DBLP authors": ["Deepa Mannath", "Dallas Webster", "Victor Monta\u00f1o-Martinez", "David Cohen", "Shai Kush", "Ganesan Thiagarajan", "Adesh Sontakke"], "year": 2010, "MAG papers": [{"PaperId": 2124372352, "PaperTitle": "structural approach for built in tests in rf devices", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"texas instruments": 7.0}}], "source": "ES"}, {"DBLP title": "Validating the performance of a 32nm CMOS high speed serial link receiver with adaptive equalization and baud-rate clock data recovery.", "DBLP authors": ["Sudeep Puligundla", "Fulvio Spagna", "Lidong Chen", "Amanda Tran"], "year": 2010, "MAG papers": [{"PaperId": 2034988745, "PaperTitle": "validating the performance of a 32nm cmos high speed serial link receiver with adaptive equalization and baud rate clock data recovery", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Experiences with parametric BIST for production testing PLLs with picosecond precision.", "DBLP authors": ["Rakesh Kinger", "Swetha Narasimhawsamy", "Stephen K. Sunter"], "year": 2010, "MAG papers": [{"PaperId": 2162231736, "PaperTitle": "experiences with parametric bist for production testing plls with picosecond precision", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"broadcom": 2.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "ADC linearity testing method with single analog monitoring port.", "DBLP authors": ["Tomohiro Kawachi", "Koichi Irie"], "year": 2010, "MAG papers": [{"PaperId": 2129888171, "PaperTitle": "adc linearity testing method with single analog monitoring port", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yokogawa electric": 2.0}}], "source": "ES"}, {"DBLP title": "Fault models and test methods for subthreshold SRAMs.", "DBLP authors": ["Chen-Wei Lin", "Hung-Hsin Chen", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Rei-Fu Huang"], "year": 2010, "MAG papers": [{"PaperId": 2087608872, "PaperTitle": "fault models and test methods for subthreshold srams", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national chiao tung university": 4.0, "mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "Detecting memory faults in the presence of bit line coupling in SRAM devices.", "DBLP authors": ["Sandra Irobi", "Zaid Al-Ars", "Said Hamdioui"], "year": 2010, "MAG papers": [{"PaperId": 2116187205, "PaperTitle": "detecting memory faults in the presence of bit line coupling in sram devices", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A programmable BIST for DRAM testing and diagnosis.", "DBLP authors": ["Paolo Bernardi", "Michelangelo Grosso", "Matteo Sonza Reorda", "Y. Zhang"], "year": 2010, "MAG papers": [{"PaperId": 2164247919, "PaperTitle": "a programmable bist for dram testing and diagnosis", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "Rapid FPGA delay characterization using clock synthesis and sparse sampling.", "DBLP authors": ["Mehrdad Majzoobi", "Eva L. Dyer", "Ahmed Elnably", "Farinaz Koushanfar"], "year": 2010, "MAG papers": [{"PaperId": 2135291295, "PaperTitle": "rapid fpga delay characterization using clock synthesis and sparse sampling", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"rice university": 4.0}}], "source": "ES"}, {"DBLP title": "Principal Component Analysis-based compensation for measurement errors due to mechanical misalignments in PCB testing.", "DBLP authors": ["Xin He", "Yashwant K. Malaiya", "Anura P. Jayasumana", "Kenneth P. Parker", "Stephen Hird"], "year": 2010, "MAG papers": [{"PaperId": 2121834603, "PaperTitle": "principal component analysis based compensation for measurement errors due to mechanical misalignments in pcb testing", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"colorado state university": 3.0, "agilent technologies": 2.0}}], "source": "ES"}, {"DBLP title": "Improving fault diagnosis accuracy by automatic test set modification.", "DBLP authors": ["Luca Amati", "Cristiana Bolchini", "Fabio Salice", "Federico Franzoso"], "year": 2010, "MAG papers": [{"PaperId": 2139722000, "PaperTitle": "improving fault diagnosis accuracy by automatic test set modification", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"cisco systems inc": 1.0, "polytechnic university of milan": 3.0}}], "source": "ES"}, {"DBLP title": "Board-level fault diagnosis using an error-flow dictionary.", "DBLP authors": ["Zhaobo Zhang", "Zhanglei Wang", "Xinli Gu", "Krishnendu Chakrabarty"], "year": 2010, "MAG papers": [{"PaperId": 2037936578, "PaperTitle": "board level fault diagnosis using an error flow dictionary", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"duke university": 2.0, "cisco systems inc": 2.0}}], "source": "ES"}, {"DBLP title": "Characterizing mechanical performance of Board Level Interconnects for In-Circuit Test.", "DBLP authors": ["Rosa D. Reinosa", "Aileen Allen", "Elizabeth Benedetto", "Alan Mcallister"], "year": 2010, "MAG papers": [{"PaperId": 2075649482, "PaperTitle": "characterizing mechanical performance of board level interconnects for in circuit test", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"hewlett packard": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Automated test program generation for automotive devices.", "DBLP authors": ["Anke Drappa", "Peter Huber", "Jon Vollmar"], "year": 2010, "MAG papers": [{"PaperId": 2133386310, "PaperTitle": "automated test program generation for automotive devices", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"bosch": 1.0, "teradyne": 2.0}}], "source": "ES"}, {"DBLP title": "STIL P1450.4: A standard for test flow specification.", "DBLP authors": ["Jim O&aposReilly", "Ajay Khoche", "Ernst Wahl", "Bruce R. Parnas"], "year": 2010, "MAG papers": [{"PaperId": 2042995102, "PaperTitle": "stil p1450 4 a standard for test flow specification", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Concurrent test planning.", "DBLP authors": ["Bethany Van Wagenen", "Edward Seng"], "year": 2010, "MAG papers": [{"PaperId": 2109886555, "PaperTitle": "concurrent test planning", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"teradyne": 2.0}}], "source": "ES"}, {"DBLP title": "Lessons from at-speed scan deployment on an Intel\u00ae Itanium\u00ae microprocessor.", "DBLP authors": ["Pankaj Pant", "Joshua Zelman", "Glenn Col\u00f3n-Bonet", "Jennifer Flint", "Steve Yurash"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Path coverage based functional test generation for processor marginality validation.", "DBLP authors": ["Suriyaprakash Natarajan", "Arun Krishnamachary", "Eli Chiprout", "Rajesh Galivanche"], "year": 2010, "MAG papers": [{"PaperId": 2158137510, "PaperTitle": "path coverage based functional test generation for processor marginality validation", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Mining AC delay measurements for understanding speed-limiting paths.", "DBLP authors": ["Janine Chen", "Brendon Bolin", "Li-C. Wang", "Jing Zeng", "Dragoljub Gagi Drmanac", "Michael Mateja"], "year": 2010, "MAG papers": [{"PaperId": 2131736714, "PaperTitle": "mining ac delay measurements for understanding speed limiting paths", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"advanced micro devices": 2.0, "university of california santa barbara": 4.0}}], "source": "ES"}, {"DBLP title": "Solutions for undetected shorts on IEEE 1149.1 self-monitoring pins.", "DBLP authors": ["C. J. Clark", "Dave Dubberke", "Kenneth P. Parker", "Bill Tuthill"], "year": 2010, "MAG papers": [{"PaperId": 2094809627, "PaperTitle": "solutions for undetected shorts on ieee 1149 1 self monitoring pins", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"agilent technologies": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Surviving state disruptions caused by test: The \"Lobotomy Problem\".", "DBLP authors": ["Kenneth P. Parker"], "year": 2010, "MAG papers": [{"PaperId": 2105098032, "PaperTitle": "surviving state disruptions caused by test the lobotomy problem", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"agilent technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Commanded Test Access Port operations.", "DBLP authors": ["Lee Whetsel"], "year": 2010, "MAG papers": [{"PaperId": 2108768967, "PaperTitle": "commanded test access port operations", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Precision audio nulling instrumentation achieves near -140dB measurements in a production environment.", "DBLP authors": ["Carl Karandjeff", "Chris Hannaford"], "year": 2010, "MAG papers": [{"PaperId": 2160551689, "PaperTitle": "precision audio nulling instrumentation achieves near 140db measurements in a production environment", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Practical active compensation techniques for ATE power supply response for testing of mixed signal data storage SOCs.", "DBLP authors": ["Suri Basharapandiyan", "Yi Cai"], "year": 2010, "MAG papers": [{"PaperId": 2142212721, "PaperTitle": "practical active compensation techniques for ate power supply response for testing of mixed signal data storage socs", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Package test interface fixture considering low cost solution, high electrical performance, and compatibility with fine pitch packages.", "DBLP authors": ["Ki-Jae Song", "Hunkyo Seo", "Sang-hyun Ko"], "year": 2010, "MAG papers": [{"PaperId": 2100882688, "PaperTitle": "package test interface fixture considering low cost solution high electrical performance and compatibility with fine pitch packages", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"samsung": 3.0}}], "source": "ES"}, {"DBLP title": "Constrained ATPG for functional RTL circuits using F-Scan.", "DBLP authors": ["Marie Engelene J. Obien", "Satoshi Ohtake", "Hideo Fujiwara"], "year": 2010, "MAG papers": [{"PaperId": 2157212570, "PaperTitle": "constrained atpg for functional rtl circuits using f scan", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"nara institute of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "RT-level design-for-testability and expansion of functional test sequences for enhanced defect coverage.", "DBLP authors": ["Alodeep Sanyal", "Krishnendu Chakrabarty", "Mahmut Yilmaz", "Hideo Fujiwara"], "year": 2010, "MAG papers": [{"PaperId": 2102251512, "PaperTitle": "rt level design for testability and expansion of functional test sequences for enhanced defect coverage", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"duke university": 1.0, "nara institute of science and technology": 1.0, "synopsys": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "A fast and highly accurate path delay emulation framework for logic-emulation of timing speculation.", "DBLP authors": ["Shuou Nomura", "Karthikeyan Sankaralingam", "Ranganathan Sankaralingam"], "year": 2010, "MAG papers": [{"PaperId": 2115614031, "PaperTitle": "a fast and highly accurate path delay emulation framework for logic emulation of timing speculation", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cadence design systems": 1.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Leveraging existing power control circuits and power delivery architecture for variability measurement.", "DBLP authors": ["Dhruva Acharyya", "Kanak Agarwal", "Jim Plusquellic"], "year": 2010, "MAG papers": [{"PaperId": 2155671576, "PaperTitle": "leveraging existing power control circuits and power delivery architecture for variability measurement", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of new mexico": 1.0, "verigy": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "An on-line monitoring technique for electrode degradation in bio-fluidic microsystems.", "DBLP authors": ["Qais Al-Gayem", "Hongyuan Liu", "Andrew Richardson", "Nick Burd", "M. Kumar"], "year": 2010, "MAG papers": [{"PaperId": 2149838578, "PaperTitle": "an on line monitoring technique for electrode degradation in bio fluidic microsystems", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"lancaster university": 4.0}}], "source": "ES"}, {"DBLP title": "Estimating defect-type distributions through volume diagnosis and defect behavior attribution.", "DBLP authors": ["Xiaochun Yu", "Ronald D. Blanton"], "year": 2010, "MAG papers": [{"PaperId": 1968659326, "PaperTitle": "estimating defect type distributions through volume diagnosis and defect behavior attribution", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive test flow for mixed-signal/RF circuits using learned information from device under test.", "DBLP authors": ["Ender Yilmaz", "Sule Ozev", "Kenneth M. Butler"], "year": 2010, "MAG papers": [{"PaperId": 2147930497, "PaperTitle": "adaptive test flow for mixed signal rf circuits using learned information from device under test", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"texas instruments": 1.0, "arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Analog neural network design for RF built-in self-test.", "DBLP authors": ["Dzmitry Maliuk", "Haralampos-G. D. Stratigopoulos", "He Huang", "Yiorgos Makris"], "year": 2010, "MAG papers": [{"PaperId": 2148851402, "PaperTitle": "analog neural network design for rf built in self test", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"yale university": 3.0, "centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "A new method for estimating spectral performance of ADC from INL.", "DBLP authors": ["Jingbo Duan", "Le Jin", "Degang Chen"], "year": 2010, "MAG papers": [{"PaperId": 2137779316, "PaperTitle": "a new method for estimating spectral performance of adc from inl", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"iowa state university": 2.0, "national semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Low power compression of incompatible test cubes.", "DBLP authors": ["Dariusz Czysz", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Przemyslaw Szczerbicki", "Jerzy Tyszer"], "year": 2010, "MAG papers": [{"PaperId": 2113067829, "PaperTitle": "low power compression of incompatible test cubes", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"mentor graphics": 4.0, "poznan university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Low capture power at-speed test in EDT environment.", "DBLP authors": ["Elham K. Moghaddam", "Janusz Rajski", "Sudhakar M. Reddy", "Xijiang Lin", "Nilanjan Mukherjee", "Mark Kassab"], "year": 2010, "MAG papers": [{"PaperId": 2036427322, "PaperTitle": "low capture power at speed test in edt environment", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of iowa": 2.0, "mentor graphics": 4.0}}], "source": "ES"}, {"DBLP title": "Low cost at-speed testing using On-Product Clock Generation compatible with test compression.", "DBLP authors": ["Brion L. Keller", "Krishna Chakravadhanula", "Brian Foutz", "Vivek Chickermane", "R. Malneedi", "Thomas J. Snethen", "Vikram Iyengar", "David E. Lackey", "Gary Grise"], "year": 2010, "MAG papers": [{"PaperId": 2130408546, "PaperTitle": "low cost at speed testing using on product clock generation compatible with test compression", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"cadence design systems": 6.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "MT-SBST: Self-test optimization in multithreaded multicore architectures.", "DBLP authors": ["Nikos Foutris", "Mihalis Psarakis", "Dimitris Gizopoulos", "Andreas Apostolakis", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2010, "MAG papers": [{"PaperId": 2103477679, "PaperTitle": "mt sbst self test optimization in multithreaded multicore architectures", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of piraeus": 4.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "On techniques for handling soft errors in digital circuits.", "DBLP authors": ["Warin Sootkaneung", "Kewal K. Saluja"], "year": 2010, "MAG papers": [{"PaperId": 2159262743, "PaperTitle": "on techniques for handling soft errors in digital circuits", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Soft error reliability aware placement and routing for FPGAs.", "DBLP authors": ["Mohammed A. Abdul-Aziz", "Mehdi Baradaran Tahoori"], "year": 2010, "MAG papers": [{"PaperId": 1967057893, "PaperTitle": "soft error reliability aware placement and routing for fpgas", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}]