#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55cdc32f84f0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x55cdc32cae70 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x55cdc334f5f0_0 .var "Clk", 0 0;
v0x55cdc334f690_0 .var "Reset", 0 0;
v0x55cdc334f7a0_0 .var "Start", 0 0;
v0x55cdc334f840_0 .var/i "counter", 31 0;
v0x55cdc334f8e0_0 .var/i "flush", 31 0;
v0x55cdc334fa10_0 .var/i "i", 31 0;
v0x55cdc334faf0_0 .var/i "outfile", 31 0;
v0x55cdc334fbd0_0 .var/i "stall", 31 0;
S_0x55cdc33066a0 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x55cdc32f84f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x55cdc334bc70_0 .net "EX_ALUCtrl", 2 0, v0x55cdc333d5f0_0;  1 drivers
v0x55cdc334bd50_0 .net "EX_ALUOp", 1 0, v0x55cdc3343350_0;  1 drivers
v0x55cdc334be60_0 .net "EX_ALUSrc", 0 0, v0x55cdc3343520_0;  1 drivers
v0x55cdc334bf50_0 .net "EX_ALUdata1", 31 0, v0x55cdc33499c0_0;  1 drivers
v0x55cdc334c040_0 .net "EX_ALUdata2", 31 0, L_0x55cdc33622a0;  1 drivers
v0x55cdc334c1a0_0 .net "EX_ALUresult", 31 0, v0x55cdc32f5e10_0;  1 drivers
v0x55cdc334c2b0_0 .net "EX_IMMdata", 31 0, v0x55cdc33436e0_0;  1 drivers
v0x55cdc334c3c0_0 .net "EX_MemRead", 0 0, v0x55cdc3343850_0;  1 drivers
v0x55cdc334c460_0 .net "EX_MemWrite", 0 0, v0x55cdc3343a70_0;  1 drivers
v0x55cdc334c500_0 .net "EX_MemtoReg", 0 0, v0x55cdc3343c10_0;  1 drivers
v0x55cdc334c5f0_0 .net "EX_RS1addr", 4 0, v0x55cdc3343d80_0;  1 drivers
v0x55cdc334c700_0 .net "EX_RS1data", 31 0, v0x55cdc3343f20_0;  1 drivers
v0x55cdc334c810_0 .net "EX_RS2addr", 4 0, v0x55cdc3344060_0;  1 drivers
v0x55cdc334c920_0 .net "EX_RS2data", 31 0, v0x55cdc3344200_0;  1 drivers
v0x55cdc334ca30_0 .net "EX_Rd", 4 0, v0x55cdc33443a0_0;  1 drivers
v0x55cdc334caf0_0 .net "EX_RegWrite", 0 0, v0x55cdc3344500_0;  1 drivers
v0x55cdc334cbe0_0 .net "EX_forward_RS2data", 31 0, v0x55cdc334a3a0_0;  1 drivers
v0x55cdc334cdb0_0 .net "EX_funct", 9 0, v0x55cdc3344760_0;  1 drivers
v0x55cdc334cec0_0 .net "Flush", 0 0, L_0x55cdc3361970;  1 drivers
v0x55cdc334cf60_0 .net "ForwardA", 1 0, v0x55cdc3341da0_0;  1 drivers
v0x55cdc334d070_0 .net "ForwardB", 1 0, v0x55cdc3341e90_0;  1 drivers
v0x55cdc334d180_0 .net "ID_ALUOp", 1 0, v0x55cdc333f080_0;  1 drivers
v0x55cdc334d290_0 .net "ID_ALUSrc", 0 0, v0x55cdc333f180_0;  1 drivers
v0x55cdc334d380_0 .net "ID_Branch", 0 0, v0x55cdc333f240_0;  1 drivers
v0x55cdc334d470_0 .net "ID_IMMdata", 31 0, v0x55cdc3345910_0;  1 drivers
v0x55cdc334d530_0 .net "ID_IMMdata_shift", 31 0, L_0x55cdc3360550;  1 drivers
v0x55cdc334d640_0 .net "ID_MemRead", 0 0, v0x55cdc333f310_0;  1 drivers
v0x55cdc334d730_0 .net "ID_MemWrite", 0 0, v0x55cdc333f3b0_0;  1 drivers
v0x55cdc334d820_0 .net "ID_MemtoReg", 0 0, v0x55cdc333f4a0_0;  1 drivers
v0x55cdc334d910_0 .net "ID_RS1data", 31 0, L_0x55cdc3360e30;  1 drivers
v0x55cdc334d9d0_0 .net "ID_RS2data", 31 0, L_0x55cdc3361330;  1 drivers
v0x55cdc334da90_0 .net "ID_RegWrite", 0 0, v0x55cdc333f700_0;  1 drivers
v0x55cdc334db80_0 .net "ID_instr", 31 0, v0x55cdc33451b0_0;  1 drivers
v0x55cdc334dc90_0 .net "ID_pc", 31 0, v0x55cdc3345380_0;  1 drivers
v0x55cdc334dda0_0 .net "IF_instr", 31 0, L_0x55cdc3360000;  1 drivers
v0x55cdc334deb0_0 .net "MEM_ALUresult", 31 0, v0x55cdc3340bd0_0;  1 drivers
v0x55cdc334df70_0 .net "MEM_MEMdata", 31 0, L_0x55cdc3362610;  1 drivers
v0x55cdc334e080_0 .net "MEM_MemRead", 0 0, v0x55cdc3340d70_0;  1 drivers
v0x55cdc334e170_0 .net "MEM_MemWrite", 0 0, v0x55cdc3340ee0_0;  1 drivers
v0x55cdc334e260_0 .net "MEM_MemtoReg", 0 0, v0x55cdc3341020_0;  1 drivers
v0x55cdc334e350_0 .net "MEM_RS2data", 31 0, v0x55cdc3341240_0;  1 drivers
v0x55cdc334e460_0 .net "MEM_Rd", 4 0, v0x55cdc33413d0_0;  1 drivers
v0x55cdc334e520_0 .net "MEM_RegWrite", 0 0, v0x55cdc3341570_0;  1 drivers
v0x55cdc334e5c0_0 .net "NoOp", 0 0, v0x55cdc3342a70_0;  1 drivers
v0x55cdc334e6b0_0 .net "PCWrite", 0 0, v0x55cdc3342b60_0;  1 drivers
v0x55cdc334e7a0_0 .net "Stall", 0 0, v0x55cdc3342c00_0;  1 drivers
v0x55cdc334e890_0 .net "WB_ALUresult", 31 0, v0x55cdc3346eb0_0;  1 drivers
v0x55cdc334e9a0_0 .net "WB_MEMdata", 31 0, v0x55cdc3347060_0;  1 drivers
v0x55cdc334eab0_0 .net "WB_MemtoReg", 0 0, v0x55cdc3347210_0;  1 drivers
v0x55cdc334eba0_0 .net "WB_Rd", 4 0, v0x55cdc33473c0_0;  1 drivers
v0x55cdc334ec60_0 .net "WB_RegWrite", 0 0, v0x55cdc3347520_0;  1 drivers
v0x55cdc334ed00_0 .net "WB_WRdata", 31 0, L_0x55cdc3362980;  1 drivers
v0x55cdc334edc0_0 .net *"_s13", 6 0, L_0x55cdc3361a60;  1 drivers
v0x55cdc334eea0_0 .net *"_s15", 2 0, L_0x55cdc3361c50;  1 drivers
v0x55cdc334ef80_0 .net "clk_i", 0 0, v0x55cdc334f5f0_0;  1 drivers
v0x55cdc334f020_0 .net "pc", 31 0, v0x55cdc3348620_0;  1 drivers
v0x55cdc334f170_0 .net "pc_branch", 31 0, L_0x55cdc3360690;  1 drivers
v0x55cdc334f230_0 .net "pc_default", 31 0, L_0x55cdc335ff60;  1 drivers
v0x55cdc334f2f0_0 .net "pc_next", 31 0, L_0x55cdc335fe70;  1 drivers
v0x55cdc334f400_0 .net "rst_i", 0 0, v0x55cdc334f690_0;  1 drivers
v0x55cdc334f4a0_0 .net "start_i", 0 0, v0x55cdc334f7a0_0;  1 drivers
L_0x55cdc33608c0 .part v0x55cdc33451b0_0, 15, 5;
L_0x55cdc3360960 .part v0x55cdc33451b0_0, 20, 5;
L_0x55cdc3360a90 .part v0x55cdc33451b0_0, 0, 7;
L_0x55cdc3361500 .part v0x55cdc33451b0_0, 15, 5;
L_0x55cdc33615a0 .part v0x55cdc33451b0_0, 20, 5;
L_0x55cdc3361a60 .part v0x55cdc33451b0_0, 25, 7;
L_0x55cdc3361c50 .part v0x55cdc33451b0_0, 12, 3;
L_0x55cdc3361cf0 .concat [ 3 7 0 0], L_0x55cdc3361c50, L_0x55cdc3361a60;
L_0x55cdc3361e80 .part v0x55cdc33451b0_0, 15, 5;
L_0x55cdc3361f20 .part v0x55cdc33451b0_0, 20, 5;
L_0x55cdc3362020 .part v0x55cdc33451b0_0, 7, 5;
S_0x55cdc32ff4c0 .scope module, "ALU" "ALU" 3 250, 4 9 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55cdc33269e0_0 .net "ALUCtrl_i", 2 0, v0x55cdc333d5f0_0;  alias, 1 drivers
v0x55cdc32fff50_0 .net/s "data1_i", 31 0, v0x55cdc33499c0_0;  alias, 1 drivers
v0x55cdc330fe80_0 .net/s "data2_i", 31 0, L_0x55cdc33622a0;  alias, 1 drivers
v0x55cdc32f5e10_0 .var "data_o", 31 0;
E_0x55cdc327fb40 .event edge, v0x55cdc33269e0_0, v0x55cdc32fff50_0, v0x55cdc330fe80_0;
S_0x55cdc333cb80 .scope module, "ALUSrc_MUX" "MUX32" 3 242, 5 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55cdc3305af0_0 .net *"_s0", 31 0, L_0x55cdc33620c0;  1 drivers
L_0x7fb06092e2a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdc330f5b0_0 .net *"_s3", 30 0, L_0x7fb06092e2a0;  1 drivers
L_0x7fb06092e2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdc333cdf0_0 .net/2u *"_s4", 31 0, L_0x7fb06092e2e8;  1 drivers
v0x55cdc333ceb0_0 .net *"_s6", 0 0, L_0x55cdc3362160;  1 drivers
v0x55cdc333cf70_0 .net "data1_i", 31 0, v0x55cdc334a3a0_0;  alias, 1 drivers
v0x55cdc333d0a0_0 .net "data2_i", 31 0, v0x55cdc33436e0_0;  alias, 1 drivers
v0x55cdc333d180_0 .net "data_o", 31 0, L_0x55cdc33622a0;  alias, 1 drivers
v0x55cdc333d240_0 .net "select_i", 0 0, v0x55cdc3343520_0;  alias, 1 drivers
L_0x55cdc33620c0 .concat [ 1 31 0 0], v0x55cdc3343520_0, L_0x7fb06092e2a0;
L_0x55cdc3362160 .cmp/eq 32, L_0x55cdc33620c0, L_0x7fb06092e2e8;
L_0x55cdc33622a0 .functor MUXZ 32, v0x55cdc33436e0_0, v0x55cdc334a3a0_0, L_0x55cdc3362160, C4<>;
S_0x55cdc333d390 .scope module, "ALU_Control" "ALU_Control" 3 258, 6 9 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "ALUCtrl_o"
    .port_info 1 /INPUT 10 "funct_i"
    .port_info 2 /INPUT 2 "ALUOp_i"
v0x55cdc333d5f0_0 .var "ALUCtrl_o", 2 0;
v0x55cdc333d700_0 .net "ALUOp_i", 1 0, v0x55cdc3343350_0;  alias, 1 drivers
v0x55cdc333d7c0_0 .net "funct_i", 9 0, v0x55cdc3344760_0;  alias, 1 drivers
E_0x55cdc327f6c0 .event edge, v0x55cdc333d700_0, v0x55cdc333d7c0_0;
S_0x55cdc333d930 .scope module, "Add_Branch_PC" "Adder" 3 132, 7 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x55cdc333db50_0 .net "data1_i", 31 0, L_0x55cdc3360550;  alias, 1 drivers
v0x55cdc333dc50_0 .net "data2_i", 31 0, v0x55cdc3345380_0;  alias, 1 drivers
v0x55cdc333dd30_0 .net "data_o", 31 0, L_0x55cdc3360690;  alias, 1 drivers
L_0x55cdc3360690 .arith/sum 32, L_0x55cdc3360550, v0x55cdc3345380_0;
S_0x55cdc333dea0 .scope module, "Add_PC" "Adder" 3 101, 7 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x55cdc333e110_0 .net "data1_i", 31 0, v0x55cdc3348620_0;  alias, 1 drivers
L_0x7fb06092e0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55cdc333e210_0 .net "data2_i", 31 0, L_0x7fb06092e0a8;  1 drivers
v0x55cdc333e2f0_0 .net "data_o", 31 0, L_0x55cdc335ff60;  alias, 1 drivers
L_0x55cdc335ff60 .arith/sum 32, v0x55cdc3348620_0, L_0x7fb06092e0a8;
S_0x55cdc333e430 .scope module, "Branch" "Branch" 3 175, 8 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RS1data_i"
    .port_info 1 /INPUT 32 "RS2data_i"
    .port_info 2 /INPUT 1 "branch_i"
    .port_info 3 /OUTPUT 1 "result_o"
L_0x55cdc33616e0 .functor AND 1, v0x55cdc333f240_0, L_0x55cdc3361640, C4<1>, C4<1>;
v0x55cdc333e630_0 .net "RS1data_i", 31 0, L_0x55cdc3360e30;  alias, 1 drivers
v0x55cdc333e710_0 .net "RS2data_i", 31 0, L_0x55cdc3361330;  alias, 1 drivers
v0x55cdc333e7f0_0 .net *"_s0", 0 0, L_0x55cdc3361640;  1 drivers
v0x55cdc333e8c0_0 .net *"_s2", 0 0, L_0x55cdc33616e0;  1 drivers
L_0x7fb06092e210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55cdc333e980_0 .net/2s *"_s4", 1 0, L_0x7fb06092e210;  1 drivers
L_0x7fb06092e258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cdc333eab0_0 .net/2s *"_s6", 1 0, L_0x7fb06092e258;  1 drivers
v0x55cdc333eb90_0 .net *"_s8", 1 0, L_0x55cdc3361830;  1 drivers
v0x55cdc333ec70_0 .net "branch_i", 0 0, v0x55cdc333f240_0;  alias, 1 drivers
v0x55cdc333ed30_0 .net "result_o", 0 0, L_0x55cdc3361970;  alias, 1 drivers
L_0x55cdc3361640 .cmp/eq 32, L_0x55cdc3360e30, L_0x55cdc3361330;
L_0x55cdc3361830 .functor MUXZ 2, L_0x7fb06092e258, L_0x7fb06092e210, L_0x55cdc33616e0, C4<>;
L_0x55cdc3361970 .part L_0x55cdc3361830, 0, 1;
S_0x55cdc333ee70 .scope module, "Control" "Control" 3 150, 9 7 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "NoOp_i"
    .port_info 1 /INPUT 7 "Op_i"
    .port_info 2 /OUTPUT 1 "RegWrite_o"
    .port_info 3 /OUTPUT 1 "MemtoReg_o"
    .port_info 4 /OUTPUT 1 "MemRead_o"
    .port_info 5 /OUTPUT 1 "MemWrite_o"
    .port_info 6 /OUTPUT 2 "ALUOp_o"
    .port_info 7 /OUTPUT 1 "ALUSrc_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
v0x55cdc333f080_0 .var "ALUOp_o", 1 0;
v0x55cdc333f180_0 .var "ALUSrc_o", 0 0;
v0x55cdc333f240_0 .var "Branch_o", 0 0;
v0x55cdc333f310_0 .var "MemRead_o", 0 0;
v0x55cdc333f3b0_0 .var "MemWrite_o", 0 0;
v0x55cdc333f4a0_0 .var "MemtoReg_o", 0 0;
v0x55cdc333f560_0 .net "NoOp_i", 0 0, v0x55cdc3342a70_0;  alias, 1 drivers
v0x55cdc333f620_0 .net "Op_i", 6 0, L_0x55cdc3360a90;  1 drivers
v0x55cdc333f700_0 .var "RegWrite_o", 0 0;
E_0x55cdc327f900 .event edge, v0x55cdc333f560_0, v0x55cdc333f620_0;
S_0x55cdc333f970 .scope module, "Data_Memory" "Data_Memory" 3 312, 10 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x55cdc333fbd0_0 .net "MemRead_i", 0 0, v0x55cdc3340d70_0;  alias, 1 drivers
v0x55cdc333fcb0_0 .net "MemWrite_i", 0 0, v0x55cdc3340ee0_0;  alias, 1 drivers
v0x55cdc333fd70_0 .net *"_s0", 31 0, L_0x55cdc3362390;  1 drivers
v0x55cdc333fe30_0 .net *"_s2", 31 0, L_0x55cdc33624d0;  1 drivers
v0x55cdc333ff10_0 .net *"_s4", 29 0, L_0x55cdc3362430;  1 drivers
L_0x7fb06092e330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cdc3340040_0 .net *"_s6", 1 0, L_0x7fb06092e330;  1 drivers
L_0x7fb06092e378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdc3340120_0 .net/2s *"_s8", 31 0, L_0x7fb06092e378;  1 drivers
v0x55cdc3340200_0 .net "addr_i", 31 0, v0x55cdc3340bd0_0;  alias, 1 drivers
v0x55cdc33402e0_0 .net "clk_i", 0 0, v0x55cdc334f5f0_0;  alias, 1 drivers
v0x55cdc3340430_0 .net "data_i", 31 0, v0x55cdc3341240_0;  alias, 1 drivers
v0x55cdc3340510_0 .net "data_o", 31 0, L_0x55cdc3362610;  alias, 1 drivers
v0x55cdc33405f0 .array/s "memory", 1023 0, 31 0;
E_0x55cdc33264b0 .event posedge, v0x55cdc33402e0_0;
L_0x55cdc3362390 .array/port v0x55cdc33405f0, L_0x55cdc33624d0;
L_0x55cdc3362430 .part v0x55cdc3340bd0_0, 2, 30;
L_0x55cdc33624d0 .concat [ 30 2 0 0], L_0x55cdc3362430, L_0x7fb06092e330;
L_0x55cdc3362610 .functor MUXZ 32, L_0x7fb06092e378, L_0x55cdc3362390, v0x55cdc3340d70_0, C4<>;
S_0x55cdc3340770 .scope module, "EX_MEM" "EX_MEM" 3 277, 11 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 32 "ALUresult_i"
    .port_info 6 /INPUT 32 "RS2data_i"
    .port_info 7 /INPUT 5 "Rd_i"
    .port_info 8 /OUTPUT 1 "RegWrite_o"
    .port_info 9 /OUTPUT 1 "MemtoReg_o"
    .port_info 10 /OUTPUT 1 "MemRead_o"
    .port_info 11 /OUTPUT 1 "MemWrite_o"
    .port_info 12 /OUTPUT 32 "ALUresult_o"
    .port_info 13 /OUTPUT 32 "RS2data_o"
    .port_info 14 /OUTPUT 5 "Rd_o"
v0x55cdc3340af0_0 .net "ALUresult_i", 31 0, v0x55cdc32f5e10_0;  alias, 1 drivers
v0x55cdc3340bd0_0 .var "ALUresult_o", 31 0;
v0x55cdc3340ca0_0 .net "MemRead_i", 0 0, v0x55cdc3343850_0;  alias, 1 drivers
v0x55cdc3340d70_0 .var "MemRead_o", 0 0;
v0x55cdc3340e40_0 .net "MemWrite_i", 0 0, v0x55cdc3343a70_0;  alias, 1 drivers
v0x55cdc3340ee0_0 .var "MemWrite_o", 0 0;
v0x55cdc3340f80_0 .net "MemtoReg_i", 0 0, v0x55cdc3343c10_0;  alias, 1 drivers
v0x55cdc3341020_0 .var "MemtoReg_o", 0 0;
v0x55cdc33410c0_0 .net "RS2data_i", 31 0, v0x55cdc334a3a0_0;  alias, 1 drivers
v0x55cdc3341240_0 .var "RS2data_o", 31 0;
v0x55cdc3341310_0 .net "Rd_i", 4 0, v0x55cdc33443a0_0;  alias, 1 drivers
v0x55cdc33413d0_0 .var "Rd_o", 4 0;
v0x55cdc33414b0_0 .net "RegWrite_i", 0 0, v0x55cdc3344500_0;  alias, 1 drivers
v0x55cdc3341570_0 .var "RegWrite_o", 0 0;
v0x55cdc3341630_0 .net "clk_i", 0 0, v0x55cdc334f5f0_0;  alias, 1 drivers
S_0x55cdc33418c0 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 265, 12 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_RS1_i"
    .port_info 1 /INPUT 5 "EX_RS2_i"
    .port_info 2 /INPUT 5 "WB_Rd_i"
    .port_info 3 /INPUT 1 "WB_RegWrite_i"
    .port_info 4 /INPUT 5 "MEM_Rd_i"
    .port_info 5 /INPUT 1 "MEM_RegWrite_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
v0x55cdc3341bc0_0 .net "EX_RS1_i", 4 0, v0x55cdc3343d80_0;  alias, 1 drivers
v0x55cdc3341cc0_0 .net "EX_RS2_i", 4 0, v0x55cdc3344060_0;  alias, 1 drivers
v0x55cdc3341da0_0 .var "ForwardA_o", 1 0;
v0x55cdc3341e90_0 .var "ForwardB_o", 1 0;
v0x55cdc3341f70_0 .net "MEM_Rd_i", 4 0, v0x55cdc33413d0_0;  alias, 1 drivers
v0x55cdc3342080_0 .net "MEM_RegWrite_i", 0 0, v0x55cdc3341570_0;  alias, 1 drivers
v0x55cdc3342150_0 .net "WB_Rd_i", 4 0, v0x55cdc33473c0_0;  alias, 1 drivers
v0x55cdc33421f0_0 .net "WB_RegWrite_i", 0 0, v0x55cdc3347520_0;  alias, 1 drivers
E_0x55cdc327f420/0 .event edge, v0x55cdc3341570_0, v0x55cdc33413d0_0, v0x55cdc3341bc0_0, v0x55cdc33421f0_0;
E_0x55cdc327f420/1 .event edge, v0x55cdc3342150_0, v0x55cdc3341cc0_0;
E_0x55cdc327f420 .event/or E_0x55cdc327f420/0, E_0x55cdc327f420/1;
S_0x55cdc3342400 .scope module, "Hazard_Detection" "Hazard_Detection" 3 139, 13 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_RS1_i"
    .port_info 1 /INPUT 5 "ID_RS2_i"
    .port_info 2 /INPUT 5 "EX_Rd_i"
    .port_info 3 /INPUT 1 "EX_MemRead_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "stall_o"
    .port_info 6 /OUTPUT 1 "NoOp_o"
v0x55cdc3342700_0 .net "EX_MemRead_i", 0 0, v0x55cdc3343850_0;  alias, 1 drivers
v0x55cdc33427f0_0 .net "EX_Rd_i", 4 0, v0x55cdc33443a0_0;  alias, 1 drivers
v0x55cdc33428c0_0 .net "ID_RS1_i", 4 0, L_0x55cdc33608c0;  1 drivers
v0x55cdc3342990_0 .net "ID_RS2_i", 4 0, L_0x55cdc3360960;  1 drivers
v0x55cdc3342a70_0 .var "NoOp_o", 0 0;
v0x55cdc3342b60_0 .var "PCWrite_o", 0 0;
v0x55cdc3342c00_0 .var "stall_o", 0 0;
E_0x55cdc3342670 .event edge, v0x55cdc3340ca0_0, v0x55cdc33428c0_0, v0x55cdc3341310_0, v0x55cdc3342990_0;
S_0x55cdc3342de0 .scope module, "ID_EX" "ID_EX" 3 190, 14 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 2 "ALUOp_i"
    .port_info 6 /INPUT 1 "ALUSrc_i"
    .port_info 7 /INPUT 32 "RS1data_i"
    .port_info 8 /INPUT 32 "RS2data_i"
    .port_info 9 /INPUT 32 "IMMdata_i"
    .port_info 10 /INPUT 10 "funct_i"
    .port_info 11 /INPUT 5 "RS1addr_i"
    .port_info 12 /INPUT 5 "RS2addr_i"
    .port_info 13 /INPUT 5 "Rd_i"
    .port_info 14 /OUTPUT 1 "RegWrite_o"
    .port_info 15 /OUTPUT 1 "MemtoReg_o"
    .port_info 16 /OUTPUT 1 "MemRead_o"
    .port_info 17 /OUTPUT 1 "MemWrite_o"
    .port_info 18 /OUTPUT 2 "ALUOp_o"
    .port_info 19 /OUTPUT 1 "ALUSrc_o"
    .port_info 20 /OUTPUT 32 "RS1data_o"
    .port_info 21 /OUTPUT 32 "RS2data_o"
    .port_info 22 /OUTPUT 32 "IMMdata_o"
    .port_info 23 /OUTPUT 10 "funct_o"
    .port_info 24 /OUTPUT 5 "RS1addr_o"
    .port_info 25 /OUTPUT 5 "RS2addr_o"
    .port_info 26 /OUTPUT 5 "Rd_o"
v0x55cdc3343240_0 .net "ALUOp_i", 1 0, v0x55cdc333f080_0;  alias, 1 drivers
v0x55cdc3343350_0 .var "ALUOp_o", 1 0;
v0x55cdc3343420_0 .net "ALUSrc_i", 0 0, v0x55cdc333f180_0;  alias, 1 drivers
v0x55cdc3343520_0 .var "ALUSrc_o", 0 0;
v0x55cdc33435f0_0 .net "IMMdata_i", 31 0, v0x55cdc3345910_0;  alias, 1 drivers
v0x55cdc33436e0_0 .var "IMMdata_o", 31 0;
v0x55cdc3343780_0 .net "MemRead_i", 0 0, v0x55cdc333f310_0;  alias, 1 drivers
v0x55cdc3343850_0 .var "MemRead_o", 0 0;
v0x55cdc3343940_0 .net "MemWrite_i", 0 0, v0x55cdc333f3b0_0;  alias, 1 drivers
v0x55cdc3343a70_0 .var "MemWrite_o", 0 0;
v0x55cdc3343b40_0 .net "MemtoReg_i", 0 0, v0x55cdc333f4a0_0;  alias, 1 drivers
v0x55cdc3343c10_0 .var "MemtoReg_o", 0 0;
v0x55cdc3343ce0_0 .net "RS1addr_i", 4 0, L_0x55cdc3361e80;  1 drivers
v0x55cdc3343d80_0 .var "RS1addr_o", 4 0;
v0x55cdc3343e50_0 .net "RS1data_i", 31 0, L_0x55cdc3360e30;  alias, 1 drivers
v0x55cdc3343f20_0 .var "RS1data_o", 31 0;
v0x55cdc3343fc0_0 .net "RS2addr_i", 4 0, L_0x55cdc3361f20;  1 drivers
v0x55cdc3344060_0 .var "RS2addr_o", 4 0;
v0x55cdc3344130_0 .net "RS2data_i", 31 0, L_0x55cdc3361330;  alias, 1 drivers
v0x55cdc3344200_0 .var "RS2data_o", 31 0;
v0x55cdc33442c0_0 .net "Rd_i", 4 0, L_0x55cdc3362020;  1 drivers
v0x55cdc33443a0_0 .var "Rd_o", 4 0;
v0x55cdc3344460_0 .net "RegWrite_i", 0 0, v0x55cdc333f700_0;  alias, 1 drivers
v0x55cdc3344500_0 .var "RegWrite_o", 0 0;
v0x55cdc33445d0_0 .net "clk_i", 0 0, v0x55cdc334f5f0_0;  alias, 1 drivers
v0x55cdc33446c0_0 .net "funct_i", 9 0, L_0x55cdc3361cf0;  1 drivers
v0x55cdc3344760_0 .var "funct_o", 9 0;
S_0x55cdc3344c40 .scope module, "IF_ID" "IF_ID" 3 114, 15 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
    .port_info 2 /INPUT 32 "pc_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /INPUT 32 "instr_i"
    .port_info 6 /OUTPUT 32 "pc_o"
    .port_info 7 /OUTPUT 32 "instr_o"
v0x55cdc3344f30_0 .net "clk_i", 0 0, v0x55cdc334f5f0_0;  alias, 1 drivers
v0x55cdc3344ff0_0 .net "flush_i", 0 0, L_0x55cdc3361970;  alias, 1 drivers
v0x55cdc33450e0_0 .net "instr_i", 31 0, L_0x55cdc3360000;  alias, 1 drivers
v0x55cdc33451b0_0 .var "instr_o", 31 0;
v0x55cdc3345270_0 .net "pc_i", 31 0, v0x55cdc3348620_0;  alias, 1 drivers
v0x55cdc3345380_0 .var "pc_o", 31 0;
v0x55cdc3345450_0 .net "stall_i", 0 0, v0x55cdc3342c00_0;  alias, 1 drivers
v0x55cdc3345520_0 .net "start_i", 0 0, v0x55cdc334f7a0_0;  alias, 1 drivers
S_0x55cdc33456f0 .scope module, "Imm_Gen" "Imm_Gen" 3 183, 16 6 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 32 "IMMdata_o"
v0x55cdc3345910_0 .var "IMMdata_o", 31 0;
v0x55cdc3345a20_0 .net "instr_i", 31 0, v0x55cdc33451b0_0;  alias, 1 drivers
E_0x55cdc3345890 .event edge, v0x55cdc33451b0_0;
S_0x55cdc3345b30 .scope module, "Instruction_Memory" "Instruction_Memory" 3 108, 17 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x55cdc3360000 .functor BUFZ 32, L_0x55cdc3360100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55cdc3345d40_0 .net *"_s0", 31 0, L_0x55cdc3360100;  1 drivers
v0x55cdc3345e40_0 .net *"_s2", 31 0, L_0x55cdc3360240;  1 drivers
v0x55cdc3345f20_0 .net *"_s4", 29 0, L_0x55cdc33601a0;  1 drivers
L_0x7fb06092e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cdc3346010_0 .net *"_s6", 1 0, L_0x7fb06092e0f0;  1 drivers
v0x55cdc33460f0_0 .net "addr_i", 31 0, v0x55cdc3348620_0;  alias, 1 drivers
v0x55cdc3346250_0 .net "instr_o", 31 0, L_0x55cdc3360000;  alias, 1 drivers
v0x55cdc3346310 .array "memory", 255 0, 31 0;
L_0x55cdc3360100 .array/port v0x55cdc3346310, L_0x55cdc3360240;
L_0x55cdc33601a0 .part v0x55cdc3348620_0, 2, 30;
L_0x55cdc3360240 .concat [ 30 2 0 0], L_0x55cdc33601a0, L_0x7fb06092e0f0;
S_0x55cdc3346410 .scope module, "Left_Shifter" "Left_Shifter" 3 126, 18 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
P_0x55cdc33465e0 .param/l "shift" 0 18 10, +C4<00000000000000000000000000000001>;
v0x55cdc33466c0_0 .net *"_s2", 30 0, L_0x55cdc3360420;  1 drivers
L_0x7fb06092e138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55cdc33467c0_0 .net *"_s4", 0 0, L_0x7fb06092e138;  1 drivers
v0x55cdc33468a0_0 .net "data_i", 31 0, v0x55cdc3345910_0;  alias, 1 drivers
v0x55cdc33469c0_0 .net "data_o", 31 0, L_0x55cdc3360550;  alias, 1 drivers
L_0x55cdc3360420 .part v0x55cdc3345910_0, 0, 31;
L_0x55cdc3360550 .concat [ 1 31 0 0], L_0x7fb06092e138, L_0x55cdc3360420;
S_0x55cdc3346ac0 .scope module, "MEM_WB" "MEM_WB" 3 297, 19 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 32 "ALUresult_i"
    .port_info 4 /INPUT 32 "MEMdata_i"
    .port_info 5 /INPUT 5 "Rd_i"
    .port_info 6 /OUTPUT 1 "RegWrite_o"
    .port_info 7 /OUTPUT 1 "MemtoReg_o"
    .port_info 8 /OUTPUT 32 "ALUresult_o"
    .port_info 9 /OUTPUT 32 "MEMdata_o"
    .port_info 10 /OUTPUT 5 "Rd_o"
v0x55cdc3346da0_0 .net "ALUresult_i", 31 0, v0x55cdc3340bd0_0;  alias, 1 drivers
v0x55cdc3346eb0_0 .var "ALUresult_o", 31 0;
v0x55cdc3346f90_0 .net "MEMdata_i", 31 0, L_0x55cdc3362610;  alias, 1 drivers
v0x55cdc3347060_0 .var "MEMdata_o", 31 0;
v0x55cdc3347120_0 .net "MemtoReg_i", 0 0, v0x55cdc3341020_0;  alias, 1 drivers
v0x55cdc3347210_0 .var "MemtoReg_o", 0 0;
v0x55cdc33472b0_0 .net "Rd_i", 4 0, v0x55cdc33413d0_0;  alias, 1 drivers
v0x55cdc33473c0_0 .var "Rd_o", 4 0;
v0x55cdc3347480_0 .net "RegWrite_i", 0 0, v0x55cdc3341570_0;  alias, 1 drivers
v0x55cdc3347520_0 .var "RegWrite_o", 0 0;
v0x55cdc33475c0_0 .net "clk_i", 0 0, v0x55cdc334f5f0_0;  alias, 1 drivers
S_0x55cdc3347780 .scope module, "MUX_ALUSrc" "MUX32" 3 325, 5 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55cdc3347930_0 .net *"_s0", 31 0, L_0x55cdc3362750;  1 drivers
L_0x7fb06092e3c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdc3347a30_0 .net *"_s3", 30 0, L_0x7fb06092e3c0;  1 drivers
L_0x7fb06092e408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdc3347b10_0 .net/2u *"_s4", 31 0, L_0x7fb06092e408;  1 drivers
v0x55cdc3347c00_0 .net *"_s6", 0 0, L_0x55cdc3362840;  1 drivers
v0x55cdc3347cc0_0 .net "data1_i", 31 0, v0x55cdc3346eb0_0;  alias, 1 drivers
v0x55cdc3347dd0_0 .net "data2_i", 31 0, v0x55cdc3347060_0;  alias, 1 drivers
v0x55cdc3347ea0_0 .net "data_o", 31 0, L_0x55cdc3362980;  alias, 1 drivers
v0x55cdc3347f60_0 .net "select_i", 0 0, v0x55cdc3347210_0;  alias, 1 drivers
L_0x55cdc3362750 .concat [ 1 31 0 0], v0x55cdc3347210_0, L_0x7fb06092e3c0;
L_0x55cdc3362840 .cmp/eq 32, L_0x55cdc3362750, L_0x7fb06092e408;
L_0x55cdc3362980 .functor MUXZ 32, v0x55cdc3347060_0, v0x55cdc3346eb0_0, L_0x55cdc3362840, C4<>;
S_0x55cdc33480c0 .scope module, "PC" "PC" 3 91, 20 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x55cdc33483f0_0 .net "PCWrite_i", 0 0, v0x55cdc3342b60_0;  alias, 1 drivers
v0x55cdc33484b0_0 .net "clk_i", 0 0, v0x55cdc334f5f0_0;  alias, 1 drivers
v0x55cdc3348550_0 .net "pc_i", 31 0, L_0x55cdc335fe70;  alias, 1 drivers
v0x55cdc3348620_0 .var "pc_o", 31 0;
v0x55cdc33486e0_0 .net "rst_i", 0 0, v0x55cdc334f690_0;  alias, 1 drivers
v0x55cdc33487f0_0 .net "start_i", 0 0, v0x55cdc334f7a0_0;  alias, 1 drivers
E_0x55cdc3348370 .event posedge, v0x55cdc33486e0_0, v0x55cdc33402e0_0;
S_0x55cdc3348970 .scope module, "PC_MUX" "MUX32" 3 83, 5 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55cdc3348be0_0 .net *"_s0", 31 0, L_0x55cdc334fcb0;  1 drivers
L_0x7fb06092e018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdc3348ce0_0 .net *"_s3", 30 0, L_0x7fb06092e018;  1 drivers
L_0x7fb06092e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cdc3348dc0_0 .net/2u *"_s4", 31 0, L_0x7fb06092e060;  1 drivers
v0x55cdc3348eb0_0 .net *"_s6", 0 0, L_0x55cdc335fd80;  1 drivers
v0x55cdc3348f70_0 .net "data1_i", 31 0, L_0x55cdc335ff60;  alias, 1 drivers
v0x55cdc3349080_0 .net "data2_i", 31 0, L_0x55cdc3360690;  alias, 1 drivers
v0x55cdc3349150_0 .net "data_o", 31 0, L_0x55cdc335fe70;  alias, 1 drivers
v0x55cdc3349220_0 .net "select_i", 0 0, L_0x55cdc3361970;  alias, 1 drivers
L_0x55cdc334fcb0 .concat [ 1 31 0 0], L_0x55cdc3361970, L_0x7fb06092e018;
L_0x55cdc335fd80 .cmp/eq 32, L_0x55cdc334fcb0, L_0x7fb06092e060;
L_0x55cdc335fe70 .functor MUXZ 32, L_0x55cdc3360690, L_0x55cdc335ff60, L_0x55cdc335fd80, C4<>;
S_0x55cdc3349370 .scope module, "RS1_MUX" "MUX32_4" 3 222, 21 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 32 "data4_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
    .port_info 6 /NODIR 0 ""
v0x55cdc3349680_0 .net "data1_i", 31 0, v0x55cdc3343f20_0;  alias, 1 drivers
v0x55cdc3349760_0 .net "data2_i", 31 0, L_0x55cdc3362980;  alias, 1 drivers
v0x55cdc3349830_0 .net "data3_i", 31 0, v0x55cdc3340bd0_0;  alias, 1 drivers
o0x7fb060979aa8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cdc3349900_0 .net "data4_i", 31 0, o0x7fb060979aa8;  0 drivers
v0x55cdc33499c0_0 .var "data_o", 31 0;
v0x55cdc3349ad0_0 .net "select_i", 1 0, v0x55cdc3341da0_0;  alias, 1 drivers
E_0x55cdc33495f0/0 .event edge, v0x55cdc3341da0_0, v0x55cdc3343f20_0, v0x55cdc3347ea0_0, v0x55cdc3340200_0;
E_0x55cdc33495f0/1 .event edge, v0x55cdc3349900_0;
E_0x55cdc33495f0 .event/or E_0x55cdc33495f0/0, E_0x55cdc33495f0/1;
S_0x55cdc3349c80 .scope module, "RS2_MUX" "MUX32_4" 3 232, 21 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 32 "data4_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
    .port_info 6 /NODIR 0 ""
v0x55cdc3349f90_0 .net "data1_i", 31 0, v0x55cdc3344200_0;  alias, 1 drivers
v0x55cdc334a0a0_0 .net "data2_i", 31 0, L_0x55cdc3362980;  alias, 1 drivers
v0x55cdc334a190_0 .net "data3_i", 31 0, v0x55cdc3340bd0_0;  alias, 1 drivers
o0x7fb060979bf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55cdc334a2c0_0 .net "data4_i", 31 0, o0x7fb060979bf8;  0 drivers
v0x55cdc334a3a0_0 .var "data_o", 31 0;
v0x55cdc334a4b0_0 .net "select_i", 1 0, v0x55cdc3341e90_0;  alias, 1 drivers
E_0x55cdc3349f00/0 .event edge, v0x55cdc3341e90_0, v0x55cdc3344200_0, v0x55cdc3347ea0_0, v0x55cdc3340200_0;
E_0x55cdc3349f00/1 .event edge, v0x55cdc334a2c0_0;
E_0x55cdc3349f00 .event/or E_0x55cdc3349f00/0, E_0x55cdc3349f00/1;
S_0x55cdc334a650 .scope module, "Registers" "Registers" 3 163, 22 1 0, S_0x55cdc33066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x55cdc3360730 .functor AND 1, L_0x55cdc3360b30, v0x55cdc3347520_0, C4<1>, C4<1>;
L_0x55cdc3361000 .functor AND 1, L_0x55cdc3360f60, v0x55cdc3347520_0, C4<1>, C4<1>;
v0x55cdc334a940_0 .net "RDaddr_i", 4 0, v0x55cdc33473c0_0;  alias, 1 drivers
v0x55cdc334aa70_0 .net "RDdata_i", 31 0, L_0x55cdc3362980;  alias, 1 drivers
v0x55cdc334ab30_0 .net "RS1addr_i", 4 0, L_0x55cdc3361500;  1 drivers
v0x55cdc334abf0_0 .net "RS1data_o", 31 0, L_0x55cdc3360e30;  alias, 1 drivers
v0x55cdc334ad00_0 .net "RS2addr_i", 4 0, L_0x55cdc33615a0;  1 drivers
v0x55cdc334ae30_0 .net "RS2data_o", 31 0, L_0x55cdc3361330;  alias, 1 drivers
v0x55cdc334af40_0 .net "RegWrite_i", 0 0, v0x55cdc3347520_0;  alias, 1 drivers
v0x55cdc334b030_0 .net *"_s0", 0 0, L_0x55cdc3360b30;  1 drivers
v0x55cdc334b0f0_0 .net *"_s12", 0 0, L_0x55cdc3360f60;  1 drivers
v0x55cdc334b240_0 .net *"_s14", 0 0, L_0x55cdc3361000;  1 drivers
v0x55cdc334b300_0 .net *"_s16", 31 0, L_0x55cdc33610c0;  1 drivers
v0x55cdc334b3e0_0 .net *"_s18", 6 0, L_0x55cdc33611a0;  1 drivers
v0x55cdc334b4c0_0 .net *"_s2", 0 0, L_0x55cdc3360730;  1 drivers
L_0x7fb06092e1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cdc334b580_0 .net *"_s21", 1 0, L_0x7fb06092e1c8;  1 drivers
v0x55cdc334b660_0 .net *"_s4", 31 0, L_0x55cdc3360cf0;  1 drivers
v0x55cdc334b740_0 .net *"_s6", 6 0, L_0x55cdc3360d90;  1 drivers
L_0x7fb06092e180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cdc334b820_0 .net *"_s9", 1 0, L_0x7fb06092e180;  1 drivers
v0x55cdc334ba10_0 .net "clk_i", 0 0, v0x55cdc334f5f0_0;  alias, 1 drivers
v0x55cdc334bab0 .array/s "register", 31 0, 31 0;
L_0x55cdc3360b30 .cmp/eq 5, L_0x55cdc3361500, v0x55cdc33473c0_0;
L_0x55cdc3360cf0 .array/port v0x55cdc334bab0, L_0x55cdc3360d90;
L_0x55cdc3360d90 .concat [ 5 2 0 0], L_0x55cdc3361500, L_0x7fb06092e180;
L_0x55cdc3360e30 .functor MUXZ 32, L_0x55cdc3360cf0, L_0x55cdc3362980, L_0x55cdc3360730, C4<>;
L_0x55cdc3360f60 .cmp/eq 5, L_0x55cdc33615a0, v0x55cdc33473c0_0;
L_0x55cdc33610c0 .array/port v0x55cdc334bab0, L_0x55cdc33611a0;
L_0x55cdc33611a0 .concat [ 5 2 0 0], L_0x55cdc33615a0, L_0x7fb06092e1c8;
L_0x55cdc3361330 .functor MUXZ 32, L_0x55cdc33610c0, L_0x55cdc3362980, L_0x55cdc3361000, C4<>;
    .scope S_0x55cdc33480c0;
T_0 ;
    %wait E_0x55cdc3348370;
    %load/vec4 v0x55cdc33486e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cdc3348620_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55cdc33483f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55cdc33487f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55cdc3348550_0;
    %assign/vec4 v0x55cdc3348620_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55cdc3348620_0;
    %assign/vec4 v0x55cdc3348620_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55cdc3344c40;
T_1 ;
    %wait E_0x55cdc33264b0;
    %load/vec4 v0x55cdc3345520_0;
    %load/vec4 v0x55cdc3345450_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55cdc3344ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cdc33451b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55cdc3345380_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55cdc33450e0_0;
    %assign/vec4 v0x55cdc33451b0_0, 0;
    %load/vec4 v0x55cdc3345270_0;
    %assign/vec4 v0x55cdc3345380_0, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55cdc3342400;
T_2 ;
    %wait E_0x55cdc3342670;
    %load/vec4 v0x55cdc3342700_0;
    %load/vec4 v0x55cdc33428c0_0;
    %load/vec4 v0x55cdc33427f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55cdc3342990_0;
    %load/vec4 v0x55cdc33427f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc3342c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3342b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc3342a70_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3342c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc3342b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3342a70_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55cdc333ee70;
T_3 ;
    %wait E_0x55cdc327f900;
    %load/vec4 v0x55cdc333f560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x55cdc333f620_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cdc333f080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f240_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cdc333f080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc333f700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f240_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55cdc333f080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc333f180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc333f700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f240_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cdc333f080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc333f180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc333f700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc333f4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc333f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f240_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cdc333f080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc333f180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc333f3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f240_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55cdc333f080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc333f240_0, 0, 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cdc333f080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc333f240_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55cdc334a650;
T_4 ;
    %wait E_0x55cdc33264b0;
    %load/vec4 v0x55cdc334af40_0;
    %load/vec4 v0x55cdc334a940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55cdc334aa70_0;
    %load/vec4 v0x55cdc334a940_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdc334bab0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55cdc33456f0;
T_5 ;
    %wait E_0x55cdc3345890;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 3, 12, 5;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.5, 4;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cdc3345910_0, 0, 32;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 1, 24, 6;
    %replicate 27;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cdc3345910_0, 0, 32;
T_5.7 ;
T_5.6 ;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cdc3345910_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cdc3345910_0, 0, 32;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55cdc3345a20_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55cdc3345910_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55cdc3342de0;
T_6 ;
    %wait E_0x55cdc33264b0;
    %load/vec4 v0x55cdc3344460_0;
    %assign/vec4 v0x55cdc3344500_0, 0;
    %load/vec4 v0x55cdc3343b40_0;
    %assign/vec4 v0x55cdc3343c10_0, 0;
    %load/vec4 v0x55cdc3343780_0;
    %assign/vec4 v0x55cdc3343850_0, 0;
    %load/vec4 v0x55cdc3343940_0;
    %assign/vec4 v0x55cdc3343a70_0, 0;
    %load/vec4 v0x55cdc3343240_0;
    %assign/vec4 v0x55cdc3343350_0, 0;
    %load/vec4 v0x55cdc3343420_0;
    %assign/vec4 v0x55cdc3343520_0, 0;
    %load/vec4 v0x55cdc3343e50_0;
    %assign/vec4 v0x55cdc3343f20_0, 0;
    %load/vec4 v0x55cdc3344130_0;
    %assign/vec4 v0x55cdc3344200_0, 0;
    %load/vec4 v0x55cdc33435f0_0;
    %assign/vec4 v0x55cdc33436e0_0, 0;
    %load/vec4 v0x55cdc33446c0_0;
    %assign/vec4 v0x55cdc3344760_0, 0;
    %load/vec4 v0x55cdc3343ce0_0;
    %assign/vec4 v0x55cdc3343d80_0, 0;
    %load/vec4 v0x55cdc3343fc0_0;
    %assign/vec4 v0x55cdc3344060_0, 0;
    %load/vec4 v0x55cdc33442c0_0;
    %assign/vec4 v0x55cdc33443a0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55cdc3349370;
T_7 ;
    %wait E_0x55cdc33495f0;
    %load/vec4 v0x55cdc3349ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x55cdc3349680_0;
    %store/vec4 v0x55cdc33499c0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x55cdc3349760_0;
    %store/vec4 v0x55cdc33499c0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x55cdc3349830_0;
    %store/vec4 v0x55cdc33499c0_0, 0, 32;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x55cdc3349900_0;
    %store/vec4 v0x55cdc33499c0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55cdc3349c80;
T_8 ;
    %wait E_0x55cdc3349f00;
    %load/vec4 v0x55cdc334a4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x55cdc3349f90_0;
    %store/vec4 v0x55cdc334a3a0_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x55cdc334a0a0_0;
    %store/vec4 v0x55cdc334a3a0_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x55cdc334a190_0;
    %store/vec4 v0x55cdc334a3a0_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x55cdc334a2c0_0;
    %store/vec4 v0x55cdc334a3a0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55cdc32ff4c0;
T_9 ;
    %wait E_0x55cdc327fb40;
    %load/vec4 v0x55cdc33269e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x55cdc32fff50_0;
    %load/vec4 v0x55cdc330fe80_0;
    %and;
    %assign/vec4 v0x55cdc32f5e10_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x55cdc32fff50_0;
    %load/vec4 v0x55cdc330fe80_0;
    %add;
    %assign/vec4 v0x55cdc32f5e10_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x55cdc32fff50_0;
    %load/vec4 v0x55cdc330fe80_0;
    %sub;
    %assign/vec4 v0x55cdc32f5e10_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x55cdc32fff50_0;
    %load/vec4 v0x55cdc330fe80_0;
    %mul;
    %assign/vec4 v0x55cdc32f5e10_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x55cdc32fff50_0;
    %load/vec4 v0x55cdc330fe80_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x55cdc32f5e10_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x55cdc32fff50_0;
    %load/vec4 v0x55cdc330fe80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x55cdc32f5e10_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55cdc32fff50_0;
    %load/vec4 v0x55cdc330fe80_0;
    %xor;
    %assign/vec4 v0x55cdc32f5e10_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55cdc333d390;
T_10 ;
    %wait E_0x55cdc327f6c0;
    %load/vec4 v0x55cdc333d700_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55cdc333d7c0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55cdc333d5f0_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55cdc333d5f0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55cdc333d700_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.5, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55cdc333d5f0_0, 0;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0x55cdc333d700_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.7, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55cdc333d5f0_0, 0;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x55cdc333d7c0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %jmp T_10.15;
T_10.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55cdc333d5f0_0, 0;
    %jmp T_10.15;
T_10.10 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55cdc333d5f0_0, 0;
    %jmp T_10.15;
T_10.11 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55cdc333d5f0_0, 0;
    %jmp T_10.15;
T_10.12 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55cdc333d5f0_0, 0;
    %jmp T_10.15;
T_10.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55cdc333d5f0_0, 0;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55cdc333d5f0_0, 0;
    %jmp T_10.15;
T_10.15 ;
    %pop/vec4 1;
T_10.8 ;
T_10.6 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55cdc33418c0;
T_11 ;
    %wait E_0x55cdc327f420;
    %load/vec4 v0x55cdc3342080_0;
    %load/vec4 v0x55cdc3341f70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55cdc3341f70_0;
    %load/vec4 v0x55cdc3341bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cdc3341da0_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55cdc33421f0_0;
    %load/vec4 v0x55cdc3342150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55cdc3342150_0;
    %load/vec4 v0x55cdc3341bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55cdc3341da0_0, 0, 2;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cdc3341da0_0, 0, 2;
T_11.3 ;
T_11.1 ;
    %load/vec4 v0x55cdc3342080_0;
    %load/vec4 v0x55cdc3341f70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55cdc3341f70_0;
    %load/vec4 v0x55cdc3341cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cdc3341e90_0, 0, 2;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55cdc33421f0_0;
    %load/vec4 v0x55cdc3342150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55cdc3342150_0;
    %load/vec4 v0x55cdc3341cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55cdc3341e90_0, 0, 2;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cdc3341e90_0, 0, 2;
T_11.7 ;
T_11.5 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55cdc3340770;
T_12 ;
    %wait E_0x55cdc33264b0;
    %load/vec4 v0x55cdc33414b0_0;
    %assign/vec4 v0x55cdc3341570_0, 0;
    %load/vec4 v0x55cdc3340f80_0;
    %assign/vec4 v0x55cdc3341020_0, 0;
    %load/vec4 v0x55cdc3340ca0_0;
    %assign/vec4 v0x55cdc3340d70_0, 0;
    %load/vec4 v0x55cdc3340e40_0;
    %assign/vec4 v0x55cdc3340ee0_0, 0;
    %load/vec4 v0x55cdc3340af0_0;
    %assign/vec4 v0x55cdc3340bd0_0, 0;
    %load/vec4 v0x55cdc33410c0_0;
    %assign/vec4 v0x55cdc3341240_0, 0;
    %load/vec4 v0x55cdc3341310_0;
    %assign/vec4 v0x55cdc33413d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55cdc3346ac0;
T_13 ;
    %wait E_0x55cdc33264b0;
    %load/vec4 v0x55cdc3347480_0;
    %assign/vec4 v0x55cdc3347520_0, 0;
    %load/vec4 v0x55cdc3347120_0;
    %assign/vec4 v0x55cdc3347210_0, 0;
    %load/vec4 v0x55cdc3346da0_0;
    %assign/vec4 v0x55cdc3346eb0_0, 0;
    %load/vec4 v0x55cdc3346f90_0;
    %assign/vec4 v0x55cdc3347060_0, 0;
    %load/vec4 v0x55cdc33472b0_0;
    %assign/vec4 v0x55cdc33473c0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55cdc333f970;
T_14 ;
    %wait E_0x55cdc33264b0;
    %load/vec4 v0x55cdc333fcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55cdc3340430_0;
    %load/vec4 v0x55cdc3340200_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cdc33405f0, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55cdc32f84f0;
T_15 ;
    %delay 25, 0;
    %load/vec4 v0x55cdc334f5f0_0;
    %inv;
    %store/vec4 v0x55cdc334f5f0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55cdc32f84f0;
T_16 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc334f840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc334fbd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc334f8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc334fa10_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x55cdc334fa10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55cdc334fa10_0;
    %store/vec4a v0x55cdc3346310, 4, 0;
    %load/vec4 v0x55cdc334fa10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cdc334fa10_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc334fa10_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x55cdc334fa10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55cdc334fa10_0;
    %store/vec4a v0x55cdc33405f0, 4, 0;
    %load/vec4 v0x55cdc334fa10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cdc334fa10_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc33405f0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc33405f0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc33405f0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc33405f0, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc33405f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc334fa10_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x55cdc334fa10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55cdc334fa10_0;
    %store/vec4a v0x55cdc334bab0, 4, 0;
    %load/vec4 v0x55cdc334fa10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cdc334fa10_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc334bab0, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc334bab0, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc334bab0, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc334bab0, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc334bab0, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc334bab0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc334bab0, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cdc334bab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3342c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc3342b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3342a70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc33451b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc3345380_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3344500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3343c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3343850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3343a70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55cdc3343350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3343520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc3343f20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc3344200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc33436e0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55cdc3344760_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55cdc3343d80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55cdc3344060_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55cdc33443a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3341570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3341020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3340d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3340ee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc3340bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc3341240_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55cdc33413d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3347520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc3347210_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc3346eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cdc3347060_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55cdc33473c0_0, 0, 5;
    %vpi_call 2 99 "$readmemb", "../testdata/instruction_4.txt", v0x55cdc3346310 {0 0 0};
    %vpi_func 2 104 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x55cdc334faf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc334f5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc334f690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc334f7a0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdc334f690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdc334f7a0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55cdc32f84f0;
T_17 ;
    %wait E_0x55cdc33264b0;
    %load/vec4 v0x55cdc334f840_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 119 "$finish" {0 0 0};
T_17.0 ;
    %load/vec4 v0x55cdc3342c00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55cdc333f240_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55cdc334fbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cdc334fbd0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x55cdc334cec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x55cdc334f8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cdc334f8e0_0, 0, 32;
T_17.4 ;
    %vpi_call 2 127 "$fdisplay", v0x55cdc334faf0_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x55cdc334f840_0, v0x55cdc334f7a0_0, v0x55cdc334fbd0_0, v0x55cdc334f8e0_0, v0x55cdc3348620_0 {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x55cdc334faf0_0, "Registers" {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x55cdc334faf0_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x55cdc334bab0, 0>, &A<v0x55cdc334bab0, 8>, &A<v0x55cdc334bab0, 16>, &A<v0x55cdc334bab0, 24> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x55cdc334faf0_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x55cdc334bab0, 1>, &A<v0x55cdc334bab0, 9>, &A<v0x55cdc334bab0, 17>, &A<v0x55cdc334bab0, 25> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0x55cdc334faf0_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x55cdc334bab0, 2>, &A<v0x55cdc334bab0, 10>, &A<v0x55cdc334bab0, 18>, &A<v0x55cdc334bab0, 26> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x55cdc334faf0_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x55cdc334bab0, 3>, &A<v0x55cdc334bab0, 11>, &A<v0x55cdc334bab0, 19>, &A<v0x55cdc334bab0, 27> {0 0 0};
    %vpi_call 2 136 "$fdisplay", v0x55cdc334faf0_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x55cdc334bab0, 4>, &A<v0x55cdc334bab0, 12>, &A<v0x55cdc334bab0, 20>, &A<v0x55cdc334bab0, 28> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0x55cdc334faf0_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x55cdc334bab0, 5>, &A<v0x55cdc334bab0, 13>, &A<v0x55cdc334bab0, 21>, &A<v0x55cdc334bab0, 29> {0 0 0};
    %vpi_call 2 138 "$fdisplay", v0x55cdc334faf0_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x55cdc334bab0, 6>, &A<v0x55cdc334bab0, 14>, &A<v0x55cdc334bab0, 22>, &A<v0x55cdc334bab0, 30> {0 0 0};
    %vpi_call 2 139 "$fdisplay", v0x55cdc334faf0_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x55cdc334bab0, 7>, &A<v0x55cdc334bab0, 15>, &A<v0x55cdc334bab0, 23>, &A<v0x55cdc334bab0, 31> {0 0 0};
    %vpi_call 2 143 "$fdisplay", v0x55cdc334faf0_0, "Data Memory: 0x00 = %10d", &A<v0x55cdc33405f0, 0> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v0x55cdc334faf0_0, "Data Memory: 0x04 = %10d", &A<v0x55cdc33405f0, 1> {0 0 0};
    %vpi_call 2 145 "$fdisplay", v0x55cdc334faf0_0, "Data Memory: 0x08 = %10d", &A<v0x55cdc33405f0, 2> {0 0 0};
    %vpi_call 2 146 "$fdisplay", v0x55cdc334faf0_0, "Data Memory: 0x0C = %10d", &A<v0x55cdc33405f0, 3> {0 0 0};
    %vpi_call 2 147 "$fdisplay", v0x55cdc334faf0_0, "Data Memory: 0x10 = %10d", &A<v0x55cdc33405f0, 4> {0 0 0};
    %vpi_call 2 148 "$fdisplay", v0x55cdc334faf0_0, "Data Memory: 0x14 = %10d", &A<v0x55cdc33405f0, 5> {0 0 0};
    %vpi_call 2 149 "$fdisplay", v0x55cdc334faf0_0, "Data Memory: 0x18 = %10d", &A<v0x55cdc33405f0, 6> {0 0 0};
    %vpi_call 2 150 "$fdisplay", v0x55cdc334faf0_0, "Data Memory: 0x1C = %10d", &A<v0x55cdc33405f0, 7> {0 0 0};
    %vpi_call 2 152 "$fdisplay", v0x55cdc334faf0_0, "\012" {0 0 0};
    %load/vec4 v0x55cdc334f840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cdc334f840_0, 0, 32;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "MUX32.v";
    "ALU_Control.v";
    "Adder.v";
    "Branch.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "ID_EX.v";
    "IF_ID.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "Left_Shifter.v";
    "MEM_WB.v";
    "PC.v";
    "MUX32_4.v";
    "Registers.v";
