// Seed: 3798015548
module module_0 (
    input supply1 id_0
    , id_12,
    input tri0 id_1,
    output tri1 id_2,
    output uwire id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input wire id_8,
    output logic id_9,
    input tri1 id_10
);
  wire id_13;
  assign id_4 = (-1);
  wire id_14;
  always
    if (1'b0) disable id_15;
    else begin : LABEL_0
      id_9 <= id_6;
    end
endmodule
module module_1 #(
    parameter id_1 = 32'd81
) (
    output uwire id_0,
    input wire _id_1,
    output wand id_2,
    output logic id_3,
    input supply1 id_4
);
  assign id_2 = -1'b0;
  wire id_6;
  always_comb @(posedge -1) begin : LABEL_0
    id_3 = id_4;
  end
  assign id_6 = id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_0,
      id_0,
      id_0,
      id_4,
      id_4,
      id_0,
      id_4,
      id_3,
      id_4
  );
  integer [id_1 : 1] id_7;
endmodule
