# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" \
"../../../../lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/new/ALU.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/new/PC.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/rtl/adder.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/new/alu_decoder.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/new/controller.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/new/datapath.v" \
"../../../../lab4.srcs/sources_1/new/eqcmp.v" \
"../../../../lab4.srcs/sources_1/new/flopenrc.v" \
"../../../../lab4.srcs/sources_1/new/flopr.v" \
"../../../../lab4.srcs/sources_1/new/floprc.v" \
"../../../../lab4.srcs/sources_1/new/hazard.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/new/main_decoder.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/rtl/mips.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/new/mux2.v" \
"../../../../lab4.srcs/sources_1/new/mux3.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/rtl/regfile.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/new/signext.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/new/sl2.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/rtl/top.v" \
"../../../../lab4.srcs/sim_1/imports/sim/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
