vendor_name = ModelSim
source_file = 1, C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad2/zad2.vhdl
source_file = 1, C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad2/zad2_tb.vhdl
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad2/db/zad2.cbx.xml
design_name = hard_block
design_name = zad2
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, zad2, 1
instance = comp, \oCODE[0]~output\, oCODE[0]~output, zad2, 1
instance = comp, \oCODE[1]~output\, oCODE[1]~output, zad2, 1
instance = comp, \oCODE[2]~output\, oCODE[2]~output, zad2, 1
instance = comp, \oGREAT~output\, oGREAT~output, zad2, 1
instance = comp, \oZERO~output\, oZERO~output, zad2, 1
instance = comp, \iCLK~input\, iCLK~input, zad2, 1
instance = comp, \iCLK~inputclkctrl\, iCLK~inputclkctrl, zad2, 1
instance = comp, \iDATA[0]~input\, iDATA[0]~input, zad2, 1
instance = comp, \iLOAD~input\, iLOAD~input, zad2, 1
instance = comp, \iDATA[1]~input\, iDATA[1]~input, zad2, 1
instance = comp, \iDATA[2]~input\, iDATA[2]~input, zad2, 1
instance = comp, \iDATA[3]~input\, iDATA[3]~input, zad2, 1
instance = comp, \iDATA[4]~input\, iDATA[4]~input, zad2, 1
instance = comp, \iDATA[5]~input\, iDATA[5]~input, zad2, 1
instance = comp, \iDATA[6]~input\, iDATA[6]~input, zad2, 1
instance = comp, \iDATA[7]~input\, iDATA[7]~input, zad2, 1
instance = comp, \iEN~input\, iEN~input, zad2, 1
instance = comp, \sCOUNT[0]~4\, sCOUNT[0]~4, zad2, 1
instance = comp, \iRST~input\, iRST~input, zad2, 1
instance = comp, \iRST~inputclkctrl\, iRST~inputclkctrl, zad2, 1
instance = comp, \sCOUNT[0]\, sCOUNT[0], zad2, 1
instance = comp, \sSHR~8\, sSHR~8, zad2, 1
instance = comp, \sSHR[7]\, sSHR[7], zad2, 1
instance = comp, \sSHR~5\, sSHR~5, zad2, 1
instance = comp, \sSHR[0]~1\, sSHR[0]~1, zad2, 1
instance = comp, \sSHR[6]\, sSHR[6], zad2, 1
instance = comp, \sSHR~4\, sSHR~4, zad2, 1
instance = comp, \sSHR[5]\, sSHR[5], zad2, 1
instance = comp, \sSHR~6\, sSHR~6, zad2, 1
instance = comp, \sSHR[4]\, sSHR[4], zad2, 1
instance = comp, \sSHR~7\, sSHR~7, zad2, 1
instance = comp, \sSHR[3]\, sSHR[3], zad2, 1
instance = comp, \sSHR~0\, sSHR~0, zad2, 1
instance = comp, \sSHR[2]\, sSHR[2], zad2, 1
instance = comp, \sSHR~2\, sSHR~2, zad2, 1
instance = comp, \sSHR[1]\, sSHR[1], zad2, 1
instance = comp, \sSHR~3\, sSHR~3, zad2, 1
instance = comp, \sSHR[0]\, sSHR[0], zad2, 1
instance = comp, \oCODE~0\, oCODE~0, zad2, 1
instance = comp, \oCODE~1\, oCODE~1, zad2, 1
instance = comp, \oCODE~2\, oCODE~2, zad2, 1
instance = comp, \oCODE~3\, oCODE~3, zad2, 1
instance = comp, \Equal0~0\, Equal0~0, zad2, 1
instance = comp, \sCOUNT[1]~3\, sCOUNT[1]~3, zad2, 1
instance = comp, \sCOUNT[1]\, sCOUNT[1], zad2, 1
instance = comp, \sCOUNT[2]~2\, sCOUNT[2]~2, zad2, 1
instance = comp, \sCOUNT[2]\, sCOUNT[2], zad2, 1
instance = comp, \sCOUNT[3]~0\, sCOUNT[3]~0, zad2, 1
instance = comp, \sCOUNT[3]~1\, sCOUNT[3]~1, zad2, 1
instance = comp, \sCOUNT[3]\, sCOUNT[3], zad2, 1
instance = comp, \LessThan0~0\, LessThan0~0, zad2, 1
instance = comp, \Equal0~1\, Equal0~1, zad2, 1
instance = comp, \Equal0~2\, Equal0~2, zad2, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, zad2, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, zad2, 1
