{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 14 22:36:46 2016 " "Info: Processing started: Sun Feb 14 22:36:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderSubtractor -c AdderSubtractor --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AdderSubtractor -c AdderSubtractor --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-LogicFunc " "Info: Found design unit 1: adder-LogicFunc" {  } { { "Adder.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/AdderSubtractor/Adder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder_package " "Info: Found design unit 2: adder_package" {  } { { "Adder.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/AdderSubtractor/Adder.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "Adder.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/AdderSubtractor/Adder.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubtractor.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORGate-func " "Info: Found design unit 1: XORGate-func" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/AdderSubtractor/AdderSubtractor.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AdderSubtractor-Structure " "Info: Found design unit 2: AdderSubtractor-Structure" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/AdderSubtractor/AdderSubtractor.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 XORGate " "Info: Found entity 1: XORGate" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/AdderSubtractor/AdderSubtractor.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 AdderSubtractor " "Info: Found entity 2: AdderSubtractor" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/AdderSubtractor/AdderSubtractor.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Schematic " "Info: Found entity 1: Schematic" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/AdderSubtractor/Schematic.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AdderSubtractor " "Info: Elaborating entity \"AdderSubtractor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XORGate XORGate:gate0 " "Info: Elaborating entity \"XORGate\" for hierarchy \"XORGate:gate0\"" {  } { { "AdderSubtractor.vhd" "gate0" { Text "C:/Users/Tyler/Documents/CEEN 3130/AdderSubtractor/AdderSubtractor.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:stage0 " "Info: Elaborating entity \"adder\" for hierarchy \"adder:stage0\"" {  } { { "AdderSubtractor.vhd" "stage0" { Text "C:/Users/Tyler/Documents/CEEN 3130/AdderSubtractor/AdderSubtractor.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 14 22:36:47 2016 " "Info: Processing ended: Sun Feb 14 22:36:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
