INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Desktop/LAB3AdderNEWEST/LAB3AdderNEWEST.srcs/sources_1/new/Rippleadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module ADDER4
INFO: [VRFC 10-311] analyzing module Ripple_ADDER16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Desktop/design_source/lookahead_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lookahead_adder
INFO: [VRFC 10-311] analyzing module carrylookaheadadder
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pg' is not allowed [U:/Desktop/design_source/lookahead_adder.sv:52]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "U:/Desktop/LAB3AdderNEWEST/LAB3AdderNEWEST.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
