/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [34:0] _01_;
  reg [6:0] _02_;
  wire [2:0] _03_;
  reg [3:0] _04_;
  reg [3:0] _05_;
  wire [27:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire [18:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [5:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_56z;
  wire [16:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [30:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [32:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = ~(in_data[5] | _00_);
  assign celloutsig_0_30z = ~(celloutsig_0_15z | celloutsig_0_22z[3]);
  assign celloutsig_0_4z = ~celloutsig_0_3z[2];
  assign celloutsig_0_42z = ~((celloutsig_0_27z[7] | celloutsig_0_18z) & (celloutsig_0_26z[1] | celloutsig_0_35z[5]));
  assign celloutsig_0_44z = ~((celloutsig_0_42z | celloutsig_0_35z[2]) & (celloutsig_0_1z | celloutsig_0_22z[3]));
  assign celloutsig_0_6z = ~((celloutsig_0_2z | celloutsig_0_1z) & (in_data[53] | celloutsig_0_0z[22]));
  assign celloutsig_0_19z = ~(celloutsig_0_6z ^ celloutsig_0_0z[9]);
  reg [34:0] _13_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 35'h000000000;
    else _13_ <= { celloutsig_0_58z[15:3], celloutsig_0_45z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_41z, celloutsig_0_22z, celloutsig_0_43z, celloutsig_0_2z };
  assign { out_data[63:32], _01_[2:0] } = _13_;
  reg [3:0] _14_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 4'h0;
    else _14_ <= { celloutsig_0_56z[3], celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_12z };
  assign out_data[3:0] = _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= in_data[123:117];
  reg [2:0] _16_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 3'h0;
    else _16_ <= { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_10z };
  assign { _03_[2:1], _00_ } = _16_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 4'h0;
    else _04_ <= celloutsig_0_9z;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 4'h0;
    else _05_ <= { in_data[88], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_35z = { celloutsig_0_23z[6:1], celloutsig_0_6z, celloutsig_0_5z } / { 1'h1, celloutsig_0_33z[15:11], celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_58z = { celloutsig_0_14z[4:3], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_56z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_39z } / { 1'h1, celloutsig_0_27z, celloutsig_0_47z };
  assign celloutsig_0_0z = in_data[38:11] / { 1'h1, in_data[58:32] };
  assign celloutsig_0_47z = { celloutsig_0_37z[2:0], celloutsig_0_12z, celloutsig_0_38z, celloutsig_0_5z } / { 1'h1, celloutsig_0_15z, _05_ };
  assign celloutsig_0_56z = { celloutsig_0_32z[5:4], celloutsig_0_4z, celloutsig_0_44z } / { 1'h1, _03_[2:1], _00_ };
  assign celloutsig_1_7z = in_data[126:116] / { 1'h1, in_data[121:112] };
  assign celloutsig_0_3z = in_data[90:82] / { 1'h1, celloutsig_0_0z[11:4] };
  assign celloutsig_0_33z = { celloutsig_0_23z[7:0], celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_1z, _03_[2:1], _00_ } / { 1'h1, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_30z, _04_, celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_10z };
  assign celloutsig_0_5z = { celloutsig_0_0z[14:13], celloutsig_0_1z, celloutsig_0_1z } === celloutsig_0_0z[20:17];
  assign celloutsig_0_10z = { in_data[71:56], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z } === { celloutsig_0_3z[6:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_39z = { celloutsig_0_35z[4:0], celloutsig_0_28z } >= { celloutsig_0_23z[4:0], celloutsig_0_8z };
  assign celloutsig_0_7z = celloutsig_0_3z[8:3] >= { celloutsig_0_0z[9:5], celloutsig_0_5z };
  assign celloutsig_0_1z = { celloutsig_0_0z[22:5], celloutsig_0_0z } >= { in_data[28:11], celloutsig_0_0z };
  assign celloutsig_0_31z = { _04_, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_4z } >= { in_data[81:72], celloutsig_0_16z, _05_ };
  assign celloutsig_1_0z = in_data[121:116] > in_data[145:140];
  assign celloutsig_0_41z = { celloutsig_0_37z, celloutsig_0_7z, celloutsig_0_9z } && { celloutsig_0_37z[2], celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_45z = { celloutsig_0_1z, celloutsig_0_31z, celloutsig_0_42z, celloutsig_0_39z } && { celloutsig_0_9z[3], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_9z[0], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_16z } < { in_data[34:33], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_37z = in_data[60:57] * { celloutsig_0_3z[7:5], celloutsig_0_2z };
  assign celloutsig_0_43z = celloutsig_0_22z[4:1] * { celloutsig_0_26z[5], _03_[2:1], _00_ };
  assign celloutsig_1_17z = celloutsig_1_14z[13:10] * { _02_[5:4], celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_0z[23:22], celloutsig_0_4z, celloutsig_0_4z } * { in_data[16:14], celloutsig_0_5z };
  assign celloutsig_0_26z = { _04_[2], celloutsig_0_4z, celloutsig_0_22z } * { celloutsig_0_14z[5:1], celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_27z = { celloutsig_0_0z[15:12], celloutsig_0_22z, celloutsig_0_11z } * { celloutsig_0_3z[7:3], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_1_10z = { celloutsig_1_1z[22:20], celloutsig_1_2z } | in_data[115:112];
  assign celloutsig_0_32z = { celloutsig_0_23z[6:3], celloutsig_0_28z, celloutsig_0_12z } | celloutsig_0_14z;
  assign celloutsig_0_38z = & { celloutsig_0_20z, celloutsig_0_9z };
  assign celloutsig_1_6z = & { celloutsig_1_3z, celloutsig_1_1z[30:21] };
  assign celloutsig_0_11z = & { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_17z = & { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_21z = & { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z[6:5] };
  assign celloutsig_0_8z = | { celloutsig_0_0z[24:14], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_12z = | { in_data[69:62], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_18z = | celloutsig_1_7z[10:8];
  assign celloutsig_0_15z = | { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, in_data[69:62] };
  assign celloutsig_0_16z = | { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_2z = ~^ in_data[67:52];
  assign celloutsig_0_28z = ~^ celloutsig_0_3z[8:1];
  assign celloutsig_1_3z = ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_13z = ^ { celloutsig_1_1z[5:4], celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[168:136] >> in_data[171:139];
  assign celloutsig_1_19z = celloutsig_1_5z[4:0] << { celloutsig_1_17z[2:1], celloutsig_1_13z, 1'h1, celloutsig_1_18z };
  assign celloutsig_0_22z = { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_21z } << in_data[54:50];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z[4:1], 1'h0, celloutsig_1_0z, celloutsig_1_2z } >>> { celloutsig_1_4z[4:1], 1'h0, celloutsig_1_4z[4:1], 1'h0 };
  assign celloutsig_0_14z = { in_data[81], celloutsig_0_9z, celloutsig_0_12z } >>> celloutsig_0_3z[7:2];
  assign celloutsig_0_23z = { in_data[30:23], celloutsig_0_12z } ^ { in_data[10:3], celloutsig_0_4z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z[11] & in_data[139]) | celloutsig_1_1z[32]);
  assign celloutsig_1_4z[4:1] = in_data[110:107] ^ { celloutsig_1_1z[21], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign { celloutsig_1_14z[5:2], celloutsig_1_14z[11], celloutsig_1_14z[15:12], celloutsig_1_14z[8:7], celloutsig_1_14z[30:17], celloutsig_1_14z[10] } = { celloutsig_1_4z[4:1], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z[21:8], celloutsig_1_0z } & { celloutsig_1_1z[4:1], celloutsig_1_1z[10], celloutsig_1_1z[14:11], celloutsig_1_1z[7:6], celloutsig_1_1z[29:16], celloutsig_1_1z[9] };
  assign _01_[34:3] = out_data[63:32];
  assign _03_[0] = _00_;
  assign { celloutsig_1_14z[16], celloutsig_1_14z[9], celloutsig_1_14z[6], celloutsig_1_14z[1:0] } = { 1'h0, celloutsig_1_1z[8], celloutsig_1_1z[5], 2'h0 };
  assign celloutsig_1_4z[0] = 1'h0;
  assign { out_data[128], out_data[100:96] } = { celloutsig_1_18z, celloutsig_1_19z };
endmodule
