# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do asg2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2 {C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:33 on Sep 24,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2" C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v 
# -- Compiling module _inv
# -- Compiling module _and2
# -- Compiling module _nand2
# -- Compiling module _or2
# -- Compiling module _nor2
# -- Compiling module _xor2
# -- Compiling module _xnor2
# 
# Top level modules:
# 	_inv
# 	_and2
# 	_nand2
# 	_or2
# 	_nor2
# 	_xor2
# 	_xnor2
# End time: 00:54:33 on Sep 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2 {C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/xor2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:33 on Sep 24,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2" C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/xor2.v 
# -- Compiling module xor2
# 
# Top level modules:
# 	xor2
# End time: 00:54:33 on Sep 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2 {C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/xor_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:54:33 on Sep 24,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2" C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/xor_test.v 
# -- Compiling module tb_mx2
# 
# Top level modules:
# 	tb_mx2
# End time: 00:54:33 on Sep 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  xor_test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" xor_test 
# Start time: 00:54:33 on Sep 24,2022
# ** Error: (vsim-3170) Could not find 'xor_test'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/simulation/modelsim/rtl_work
#             C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./asg2_run_msim_rtl_verilog.do PAUSED at line 13
# End time: 00:54:47 on Sep 24,2022, Elapsed time: 0:00:14
# Errors: 1, Warnings: 0
