`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date:    21:34:44 03/12/2012
// Design Name:
// Module Name:    REGS EX/MEM Latch
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////

module   REG_EX_MEM(input clk,                                      //EX/MEM Latch
                    input rst,
                    input EN,                                       //æµæ°´å¯„å­˜å™¨ä½¿ï¿??
                    input flush,                                    //å¼‚å¸¸æ—¶æ¸…é™¤å¼‚å¸¸æŒ‡ä»¤å¹¶ç­‰å¾…ä¸­æ–­å¤„ç†(ä¿ç•™)ï¿??
                    input [31:0] IR_EX,                             //å½“å‰æ‰§è¡ŒæŒ‡ä»¤(æµ‹è¯•)
                    input [31:0] PCurrent_EX,                       //å½“å‰æ‰§è¡ŒæŒ‡ä»¤å­˜å‚¨å™¨æŒ‡ï¿??
                    input [31:0] ALUO_EX,                           //å½“å‰ALUæ‰§è¡Œè¾“å‡ºï¼šæœ‰æ•ˆåœ°ï¿??æˆ–ALUæ“ä½œ
                    input [31:0] B_EX,RES_EX,                              //IDçº§è¯»å‡ºå¯„å­˜å™¨Bæ•°æ®ï¼šCPUè¾“å‡ºæ•°æ®
                    input [4:0]  rd_EX,                             //ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤å†™ç›®çš„å¯„å­˜å™¨åœ°ï¿??
                    input  DatatoReg_EX,                      //ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤REGå†™æ•°æ®ï¿½?ï¿½é“é€‰æ‹©
                    input RegWrite_EX,                              //ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤å¯„å­˜å™¨å†™ä¿¡ï¿??
                    input WR_EX,                                    //ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤å­˜å‚¨å™¨è¯»å†™ä¿¡å·
                    input[2:0] u_b_h_w_EX,
                    input MIO_EX,

                    output reg[31:0] B_MEM,
                    output reg[31:0] PCurrent_MEM,                  //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤åœ°ï¿??
                    output reg[31:0] IR_MEM,                        //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ï¿??(æµ‹è¯•)
                    output reg[31:0] ALUO_MEM,                      //é”å­˜ALUæ“ä½œç»“æœï¼šæœ‰æ•ˆåœ°ï¿??æˆ–ALUæ“ä½œ
                    output reg[31:0] Datao_MEM,                     //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤è¾“å‡ºMIOæ•°æ®
                    output reg[4:0]  rd_MEM,                        //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤å†™ç›®çš„å¯„å­˜å™¨åœ°ï¿??
                    output reg    DatatoReg_MEM,                 //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤REGå†™æ•°æ®ï¿½?ï¿½é“é€‰æ‹©
                    output reg       RegWrite_MEM,                  //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤å¯„å­˜å™¨å†™ä¿¡ï¿??
                    output reg       WR_MEM,                         //é”å­˜ä¼ ï¿½?ï¿½å½“å‰æŒ‡ä»¤å­˜å‚¨å™¨è¯»å†™ä¿¡å·
                    output reg[2:0]  u_b_h_w_MEM,
                    output reg       MIO_MEM
                );

    always @(posedge clk or posedge rst) begin
        if(rst ) begin
            IR_MEM       <= 0;
            PCurrent_MEM <= 32'h00000033;
            rd_MEM       <= 0;
            RegWrite_MEM <= 0;
            WR_MEM       <= 0;
            MIO_MEM      <= 0;
            ALUO_MEM     <=  0;
            Datao_MEM    <= 0;
            DatatoReg_MEM <= 0;
            RegWrite_MEM  <= 0;
            u_b_h_w_MEM   <= 0;
            B_MEM <= 0;
        end
        else if(EN) begin                                      
                IR_MEM       <= IR_EX;
                PCurrent_MEM <= PCurrent_EX;                  
                ALUO_MEM     <= ALUO_EX;                      
                Datao_MEM    <= RES_EX;                         
                DatatoReg_MEM <= DatatoReg_EX;                      
                RegWrite_MEM  <= RegWrite_EX;                 
                WR_MEM        <= WR_EX;                       
                rd_MEM        <= rd_EX;                       
                u_b_h_w_MEM   <= u_b_h_w_EX;
                MIO_MEM       <= MIO_EX;
                B_MEM <= B_EX;
        end
    end

endmodule