// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fe_sq2,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.360000,HLS_SYN_LAT=16,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=176,HLS_SYN_FF=2368,HLS_SYN_LUT=3952,HLS_VERSION=2019_1}" *)

module fe_sq2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        h_address0,
        h_ce0,
        h_we0,
        h_d0,
        h_address1,
        h_ce1,
        h_we1,
        h_d1,
        f_address0,
        f_ce0,
        f_q0,
        f_address1,
        f_ce1,
        f_q1
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] h_address0;
output   h_ce0;
output   h_we0;
output  [31:0] h_d0;
output  [9:0] h_address1;
output   h_ce1;
output   h_we1;
output  [31:0] h_d1;
output  [9:0] f_address0;
output   f_ce0;
input  [31:0] f_q0;
output  [9:0] f_address1;
output   f_ce1;
input  [31:0] f_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] h_address0;
reg h_ce0;
reg h_we0;
reg[31:0] h_d0;
reg[9:0] h_address1;
reg h_ce1;
reg h_we1;
reg[31:0] h_d1;
reg[9:0] f_address0;
reg f_ce0;
reg[9:0] f_address1;
reg f_ce1;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg  signed [31:0] f0_reg_1596;
wire    ap_CS_fsm_state2;
reg  signed [31:0] f1_reg_1611;
reg  signed [31:0] f2_reg_1636;
wire    ap_CS_fsm_state3;
reg  signed [31:0] f3_reg_1651;
reg  signed [31:0] f4_reg_1676;
wire    ap_CS_fsm_state4;
reg  signed [31:0] f5_reg_1691;
reg  signed [31:0] f6_reg_1716;
wire    ap_CS_fsm_state5;
reg  signed [31:0] f7_reg_1729;
reg  signed [31:0] f8_reg_1750;
wire    ap_CS_fsm_state6;
reg  signed [31:0] f9_reg_1759;
wire  signed [31:0] f6_19_fu_262_p2;
reg  signed [31:0] f6_19_reg_1766;
wire    ap_CS_fsm_state7;
wire  signed [31:0] f7_38_fu_267_p2;
reg  signed [31:0] f7_38_reg_1773;
wire  signed [31:0] f8_19_fu_272_p2;
reg  signed [31:0] f8_19_reg_1782;
wire  signed [31:0] f9_38_fu_277_p2;
reg  signed [31:0] f9_38_reg_1793;
wire  signed [31:0] mul_ln85_fu_282_p2;
reg  signed [31:0] mul_ln85_reg_1806;
wire   [29:0] trunc_ln101_fu_295_p1;
reg   [29:0] trunc_ln101_reg_1811;
wire    ap_CS_fsm_state8;
wire   [29:0] trunc_ln103_fu_313_p1;
reg   [29:0] trunc_ln103_reg_1816;
wire   [29:0] trunc_ln105_fu_331_p1;
reg   [29:0] trunc_ln105_reg_1821;
wire   [29:0] trunc_ln109_fu_369_p1;
reg   [29:0] trunc_ln109_reg_1826;
wire   [29:0] trunc_ln102_fu_377_p1;
reg   [29:0] trunc_ln102_reg_1831;
wire   [29:0] trunc_ln103_1_fu_385_p1;
reg   [29:0] trunc_ln103_1_reg_1836;
wire   [28:0] trunc_ln59_fu_419_p1;
reg   [28:0] trunc_ln59_reg_1841;
wire   [29:0] trunc_ln107_fu_427_p1;
reg   [29:0] trunc_ln107_reg_1846;
wire   [28:0] trunc_ln61_fu_435_p1;
reg   [28:0] trunc_ln61_reg_1851;
wire   [29:0] trunc_ln109_1_fu_443_p1;
reg   [29:0] trunc_ln109_1_reg_1856;
wire   [29:0] trunc_ln100_fu_451_p1;
reg   [29:0] trunc_ln100_reg_1861;
wire   [31:0] mul_ln68_fu_507_p2;
reg   [31:0] mul_ln68_reg_1866;
wire   [29:0] trunc_ln109_2_fu_515_p1;
reg   [29:0] trunc_ln109_2_reg_1871;
wire   [29:0] trunc_ln100_1_fu_523_p1;
reg   [29:0] trunc_ln100_1_reg_1876;
wire   [31:0] f2f9_38_fu_527_p2;
reg   [31:0] f2f9_38_reg_1881;
wire   [31:0] mul_ln74_fu_563_p2;
reg   [31:0] mul_ln74_reg_1886;
wire   [29:0] trunc_ln109_3_fu_571_p1;
reg   [29:0] trunc_ln109_3_reg_1891;
wire   [29:0] trunc_ln100_2_fu_579_p1;
reg   [29:0] trunc_ln100_2_reg_1896;
wire   [31:0] mul_ln77_fu_583_p2;
reg   [31:0] mul_ln77_reg_1901;
wire   [31:0] f4f4_fu_603_p2;
reg   [31:0] f4f4_reg_1906;
wire   [29:0] trunc_ln109_4_fu_611_p1;
reg   [29:0] trunc_ln109_4_reg_1911;
wire   [29:0] trunc_ln100_3_fu_619_p1;
reg   [29:0] trunc_ln100_3_reg_1916;
wire   [31:0] f4f7_38_fu_623_p2;
reg   [31:0] f4f7_38_reg_1921;
wire   [31:0] f4f9_38_fu_643_p2;
reg   [31:0] f4f9_38_reg_1926;
wire   [29:0] trunc_ln101_1_fu_655_p1;
reg   [29:0] trunc_ln101_1_reg_1931;
wire   [29:0] trunc_ln102_3_fu_663_p1;
reg   [29:0] trunc_ln102_3_reg_1936;
wire   [31:0] mul_ln88_fu_667_p2;
reg   [31:0] mul_ln88_reg_1941;
wire   [31:0] f6f7_38_fu_691_p2;
reg   [31:0] f6f7_38_reg_1946;
wire   [29:0] trunc_ln106_2_fu_733_p1;
reg   [29:0] trunc_ln106_2_reg_1951;
wire   [30:0] trunc_ln100_4_fu_755_p1;
reg   [30:0] trunc_ln100_4_reg_1956;
wire   [30:0] trunc_ln102_4_fu_765_p1;
reg   [30:0] trunc_ln102_4_reg_1961;
wire   [30:0] trunc_ln104_2_fu_781_p1;
reg   [30:0] trunc_ln104_2_reg_1966;
wire   [30:0] trunc_ln104_3_fu_785_p1;
reg   [30:0] trunc_ln104_3_reg_1971;
wire   [30:0] trunc_ln105_3_fu_795_p1;
reg   [30:0] trunc_ln105_3_reg_1976;
wire   [30:0] add_ln105_1_fu_799_p2;
reg   [30:0] add_ln105_1_reg_1981;
wire   [30:0] trunc_ln106_3_fu_811_p1;
reg   [30:0] trunc_ln106_3_reg_1986;
wire   [30:0] add_ln106_1_fu_815_p2;
reg   [30:0] add_ln106_1_reg_1991;
wire   [30:0] trunc_ln107_3_fu_827_p1;
reg   [30:0] trunc_ln107_3_reg_1996;
wire   [30:0] add_ln107_1_fu_831_p2;
reg   [30:0] add_ln107_1_reg_2001;
wire   [30:0] trunc_ln108_fu_843_p1;
reg   [30:0] trunc_ln108_reg_2006;
wire   [30:0] add_ln123_2_fu_847_p2;
reg   [30:0] add_ln123_2_reg_2011;
wire   [30:0] add_ln125_1_fu_853_p2;
reg   [30:0] add_ln125_1_reg_2016;
wire   [30:0] add_ln121_fu_1125_p2;
reg   [30:0] add_ln121_reg_2021;
wire    ap_CS_fsm_state9;
wire   [30:0] add_ln122_fu_1131_p2;
reg   [30:0] add_ln122_reg_2026;
wire   [30:0] add_ln123_fu_1143_p2;
reg   [30:0] add_ln123_reg_2031;
wire   [30:0] add_ln124_fu_1148_p2;
reg   [30:0] add_ln124_reg_2036;
wire   [31:0] h4_fu_1159_p3;
reg   [31:0] h4_reg_2041;
wire   [30:0] add_ln127_fu_1180_p2;
reg   [30:0] add_ln127_reg_2046;
wire   [30:0] add_ln128_fu_1186_p2;
reg   [30:0] add_ln128_reg_2051;
wire   [30:0] add_ln129_fu_1191_p2;
reg   [30:0] add_ln129_reg_2056;
wire   [30:0] add_ln130_fu_1215_p2;
reg   [30:0] add_ln130_reg_2061;
wire   [31:0] h5_1_fu_1241_p2;
reg   [31:0] h5_1_reg_2066;
reg   [6:0] trunc_ln9_reg_2071;
wire   [31:0] h6_1_fu_1280_p2;
reg   [31:0] h6_1_reg_2076;
wire    ap_CS_fsm_state10;
wire   [31:0] h7_1_fu_1306_p2;
reg   [31:0] h7_1_reg_2081;
reg   [6:0] trunc_ln3_reg_2086;
wire   [31:0] h8_1_fu_1345_p2;
reg   [31:0] h8_1_reg_2091;
wire    ap_CS_fsm_state11;
wire   [31:0] h9_1_fu_1371_p2;
reg   [31:0] h9_1_reg_2096;
reg  signed [6:0] trunc_ln10_reg_2101;
wire   [31:0] h2_1_fu_1460_p2;
reg   [31:0] h2_1_reg_2106;
wire    ap_CS_fsm_state12;
wire   [31:0] h1_2_fu_1488_p2;
reg   [31:0] h1_2_reg_2112;
wire   [31:0] h3_1_fu_1520_p2;
reg   [31:0] h3_1_reg_2117;
wire    ap_CS_fsm_state13;
wire   [31:0] h5_2_fu_1571_p2;
reg   [31:0] h5_2_reg_2123;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire  signed [31:0] grp_fu_1576_p3;
wire   [31:0] h4_1_fu_1545_p2;
wire   [31:0] mul_ln46_fu_291_p2;
wire   [31:0] mul_ln47_fu_299_p2;
wire   [31:0] mul_ln48_fu_309_p2;
wire   [31:0] mul_ln49_fu_317_p2;
wire   [31:0] mul_ln50_fu_327_p2;
wire   [31:0] mul_ln51_fu_335_p2;
wire   [31:0] mul_ln52_fu_345_p2;
wire   [31:0] mul_ln53_fu_355_p2;
wire   [31:0] mul_ln54_fu_365_p2;
wire   [31:0] mul_ln55_fu_373_p2;
wire   [31:0] mul_ln56_fu_381_p2;
wire   [31:0] mul_ln57_fu_389_p2;
wire   [31:0] mul_ln58_fu_399_p2;
wire   [29:0] trunc_ln105_1_fu_403_p1;
wire   [31:0] mul_ln59_fu_415_p2;
wire   [31:0] mul_ln60_fu_423_p2;
wire   [31:0] mul_ln61_fu_431_p2;
wire   [31:0] mul_ln62_fu_439_p2;
wire   [31:0] mul_ln63_fu_447_p2;
wire   [31:0] mul_ln65_fu_459_p2;
wire   [29:0] trunc_ln105_2_fu_463_p1;
wire   [31:0] mul_ln66_fu_475_p2;
wire   [29:0] trunc_ln106_fu_479_p1;
wire   [31:0] mul_ln67_fu_491_p2;
wire   [29:0] trunc_ln107_1_fu_495_p1;
wire   [31:0] mul_ln69_fu_511_p2;
wire   [31:0] mul_ln70_fu_519_p2;
wire   [31:0] mul_ln72_fu_531_p2;
wire   [29:0] trunc_ln106_1_fu_535_p1;
wire   [31:0] mul_ln73_fu_547_p2;
wire   [29:0] trunc_ln107_2_fu_551_p1;
wire   [31:0] mul_ln75_fu_567_p2;
wire   [31:0] mul_ln76_fu_575_p2;
wire   [31:0] mul_ln78_fu_587_p2;
wire   [29:0] trunc_ln102_1_fu_591_p1;
wire   [31:0] mul_ln80_fu_607_p2;
wire   [31:0] mul_ln81_fu_615_p2;
wire   [31:0] mul_ln83_fu_627_p2;
wire   [29:0] trunc_ln102_2_fu_631_p1;
wire   [31:0] mul_ln86_fu_651_p2;
wire   [31:0] mul_ln87_fu_659_p2;
wire   [31:0] mul_ln89_fu_671_p2;
wire   [29:0] trunc_ln104_fu_675_p1;
wire   [31:0] mul_ln92_fu_695_p2;
wire   [29:0] trunc_ln104_1_fu_699_p1;
wire   [31:0] mul_ln95_fu_719_p2;
wire   [31:0] mul_ln96_fu_729_p2;
wire   [31:0] f0f0_fu_287_p2;
wire   [31:0] f5f5_38_fu_647_p2;
wire   [31:0] add_ln100_fu_749_p2;
wire   [31:0] f0f2_2_fu_303_p2;
wire   [31:0] f6f6_19_fu_687_p2;
wire   [31:0] add_ln102_fu_759_p2;
wire   [31:0] f2f2_fu_455_p2;
wire   [31:0] f1f3_4_fu_393_p2;
wire   [31:0] f0f4_2_fu_321_p2;
wire   [31:0] f7f7_38_fu_715_p2;
wire   [31:0] add_ln104_fu_769_p2;
wire   [31:0] add_ln104_1_fu_775_p2;
wire   [31:0] f7f8_38_fu_723_p2;
wire   [31:0] f6f9_38_fu_711_p2;
wire   [31:0] add_ln105_fu_789_p2;
wire   [30:0] shl_ln105_1_fu_407_p3;
wire   [30:0] shl_ln105_2_fu_467_p3;
wire   [31:0] f0f6_2_fu_339_p2;
wire   [31:0] f8f8_19_fu_737_p2;
wire   [31:0] add_ln106_fu_805_p2;
wire   [30:0] shl_ln106_1_fu_483_p3;
wire   [30:0] shl_ln106_2_fu_539_p3;
wire   [31:0] f0f7_2_fu_349_p2;
wire   [31:0] f8f9_38_fu_741_p2;
wire   [31:0] add_ln107_fu_821_p2;
wire   [30:0] shl_ln107_1_fu_499_p3;
wire   [30:0] shl_ln107_2_fu_555_p3;
wire   [31:0] f0f8_2_fu_359_p2;
wire   [31:0] f9f9_38_fu_745_p2;
wire   [31:0] add_ln108_2_fu_837_p2;
wire   [30:0] shl_ln102_1_fu_635_p3;
wire   [30:0] shl_ln8_fu_595_p3;
wire   [30:0] shl_ln104_1_fu_703_p3;
wire   [30:0] shl_ln9_fu_679_p3;
wire   [31:0] f3f8_38_fu_974_p2;
wire   [31:0] add_ln101_fu_1019_p2;
wire   [30:0] shl_ln101_1_fu_993_p3;
wire   [30:0] shl_ln_fu_859_p3;
wire   [31:0] add_ln101_1_fu_1024_p2;
wire   [30:0] shl_ln102_3_fu_887_p3;
wire   [31:0] f5f8_38_fu_1007_p2;
wire   [31:0] add_ln103_fu_1044_p2;
wire   [30:0] shl_ln1_fu_866_p3;
wire   [30:0] shl_ln103_1_fu_894_p3;
wire   [31:0] add_ln103_1_fu_1049_p2;
wire   [30:0] shl_ln2_fu_873_p3;
wire   [30:0] shl_ln4_fu_901_p3;
wire   [30:0] add_ln106_2_fu_1073_p2;
wire   [30:0] shl_ln5_fu_908_p3;
wire   [31:0] f3f5_4_fu_955_p2;
wire   [31:0] f2f6_2_fu_936_p2;
wire   [31:0] add_ln108_fu_1088_p2;
wire   [31:0] add_ln108_1_fu_1094_p2;
wire   [30:0] shl_ln6_fu_915_p3;
wire   [30:0] shl_ln100_3_fu_986_p3;
wire   [30:0] shl_ln100_1_fu_948_p3;
wire   [30:0] shl_ln7_fu_929_p3;
wire   [30:0] add_ln121_2_fu_1113_p2;
wire   [30:0] shl_ln100_2_fu_967_p3;
wire   [30:0] add_ln121_3_fu_1119_p2;
wire   [30:0] add_ln121_1_fu_1108_p2;
wire   [30:0] add_ln101_2_fu_1029_p2;
wire   [30:0] trunc_ln101_2_fu_1035_p1;
wire   [30:0] add_ln102_1_fu_1039_p2;
wire   [30:0] shl_ln102_2_fu_1000_p3;
wire   [30:0] add_ln123_1_fu_1137_p2;
wire   [30:0] add_ln103_2_fu_1054_p2;
wire   [30:0] trunc_ln103_2_fu_1060_p1;
wire   [30:0] add_ln104_2_fu_1064_p2;
wire   [30:0] add_ln125_fu_1154_p2;
wire   [30:0] add_ln105_2_fu_1068_p2;
wire   [30:0] add_ln126_fu_1167_p2;
wire   [30:0] add_ln106_3_fu_1078_p2;
wire   [30:0] shl_ln10_fu_1012_p3;
wire   [30:0] add_ln107_2_fu_1083_p2;
wire   [30:0] trunc_ln108_1_fu_1099_p1;
wire   [30:0] add_ln108_3_fu_1103_p2;
wire   [30:0] shl_ln109_3_fu_960_p3;
wire   [30:0] shl_ln109_4_fu_979_p3;
wire   [30:0] shl_ln109_1_fu_922_p3;
wire   [30:0] shl_ln3_fu_880_p3;
wire   [30:0] add_ln130_2_fu_1203_p2;
wire   [30:0] shl_ln109_2_fu_941_p3;
wire   [30:0] add_ln130_3_fu_1209_p2;
wire   [30:0] add_ln130_1_fu_1197_p2;
wire   [31:0] carry4_fu_1221_p2;
wire   [5:0] trunc_ln7_fu_1227_p4;
wire   [31:0] h5_fu_1172_p3;
wire  signed [31:0] sext_ln133_fu_1237_p1;
wire   [31:0] carry5_fu_1247_p2;
wire   [31:0] h6_fu_1263_p3;
wire  signed [31:0] sext_ln136_fu_1277_p1;
wire   [31:0] carry6_fu_1286_p2;
wire   [5:0] trunc_ln1_fu_1292_p4;
wire   [31:0] h7_fu_1270_p3;
wire  signed [31:0] sext_ln139_fu_1302_p1;
wire   [31:0] carry7_fu_1312_p2;
wire   [31:0] h8_fu_1328_p3;
wire  signed [31:0] sext_ln142_fu_1342_p1;
wire   [31:0] carry8_fu_1351_p2;
wire   [5:0] trunc_ln5_fu_1357_p4;
wire   [31:0] h9_fu_1335_p3;
wire  signed [31:0] sext_ln145_fu_1367_p1;
wire   [31:0] carry9_fu_1377_p2;
wire  signed [31:0] h0_fu_1393_p3;
wire   [31:0] carry0_fu_1414_p2;
wire   [5:0] trunc_ln6_fu_1420_p4;
wire   [31:0] h1_fu_1400_p3;
wire  signed [31:0] sext_ln132_fu_1430_p1;
wire   [31:0] h1_1_fu_1434_p2;
wire   [31:0] carry1_fu_1440_p2;
wire   [6:0] trunc_ln8_fu_1446_p4;
wire   [31:0] h2_fu_1407_p3;
wire  signed [31:0] sext_ln135_fu_1456_p1;
(* use_dsp48 = "no" *) wire   [31:0] carry0_1_fu_1469_p2;
wire   [5:0] trunc_ln11_fu_1474_p4;
wire  signed [31:0] sext_ln149_fu_1484_p1;
wire   [31:0] carry2_fu_1501_p2;
wire   [5:0] trunc_ln_fu_1506_p4;
wire   [31:0] h3_fu_1494_p3;
wire  signed [31:0] sext_ln138_fu_1516_p1;
wire   [31:0] carry3_fu_1526_p2;
wire   [6:0] trunc_ln2_fu_1531_p4;
wire  signed [31:0] sext_ln141_fu_1541_p1;
wire   [31:0] carry4_1_fu_1551_p2;
wire   [5:0] trunc_ln4_fu_1557_p4;
wire  signed [31:0] sext_ln144_fu_1567_p1;
reg   [16:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
end

fe_sq2_mac_muladd_13s_7s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fe_sq2_mac_muladd_13s_7s_32s_32_1_1_U1(
    .din0(13'd19),
    .din1(trunc_ln10_reg_2101),
    .din2(h0_fu_1393_p3),
    .dout(grp_fu_1576_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln105_1_reg_1981[30 : 1] <= add_ln105_1_fu_799_p2[30 : 1];
        add_ln106_1_reg_1991[30 : 1] <= add_ln106_1_fu_815_p2[30 : 1];
        add_ln107_1_reg_2001[30 : 1] <= add_ln107_1_fu_831_p2[30 : 1];
        add_ln123_2_reg_2011[30 : 1] <= add_ln123_2_fu_847_p2[30 : 1];
        add_ln125_1_reg_2016[30 : 1] <= add_ln125_1_fu_853_p2[30 : 1];
        f2f9_38_reg_1881 <= f2f9_38_fu_527_p2;
        f4f4_reg_1906 <= f4f4_fu_603_p2;
        f4f7_38_reg_1921 <= f4f7_38_fu_623_p2;
        f4f9_38_reg_1926 <= f4f9_38_fu_643_p2;
        f6f7_38_reg_1946 <= f6f7_38_fu_691_p2;
        mul_ln68_reg_1866 <= mul_ln68_fu_507_p2;
        mul_ln74_reg_1886 <= mul_ln74_fu_563_p2;
        mul_ln77_reg_1901 <= mul_ln77_fu_583_p2;
        mul_ln88_reg_1941 <= mul_ln88_fu_667_p2;
        trunc_ln100_1_reg_1876 <= trunc_ln100_1_fu_523_p1;
        trunc_ln100_2_reg_1896 <= trunc_ln100_2_fu_579_p1;
        trunc_ln100_3_reg_1916 <= trunc_ln100_3_fu_619_p1;
        trunc_ln100_4_reg_1956 <= trunc_ln100_4_fu_755_p1;
        trunc_ln100_reg_1861 <= trunc_ln100_fu_451_p1;
        trunc_ln101_1_reg_1931 <= trunc_ln101_1_fu_655_p1;
        trunc_ln101_reg_1811 <= trunc_ln101_fu_295_p1;
        trunc_ln102_3_reg_1936 <= trunc_ln102_3_fu_663_p1;
        trunc_ln102_4_reg_1961 <= trunc_ln102_4_fu_765_p1;
        trunc_ln102_reg_1831 <= trunc_ln102_fu_377_p1;
        trunc_ln103_1_reg_1836 <= trunc_ln103_1_fu_385_p1;
        trunc_ln103_reg_1816 <= trunc_ln103_fu_313_p1;
        trunc_ln104_2_reg_1966 <= trunc_ln104_2_fu_781_p1;
        trunc_ln104_3_reg_1971 <= trunc_ln104_3_fu_785_p1;
        trunc_ln105_3_reg_1976 <= trunc_ln105_3_fu_795_p1;
        trunc_ln105_reg_1821 <= trunc_ln105_fu_331_p1;
        trunc_ln106_2_reg_1951 <= trunc_ln106_2_fu_733_p1;
        trunc_ln106_3_reg_1986 <= trunc_ln106_3_fu_811_p1;
        trunc_ln107_3_reg_1996 <= trunc_ln107_3_fu_827_p1;
        trunc_ln107_reg_1846 <= trunc_ln107_fu_427_p1;
        trunc_ln108_reg_2006 <= trunc_ln108_fu_843_p1;
        trunc_ln109_1_reg_1856 <= trunc_ln109_1_fu_443_p1;
        trunc_ln109_2_reg_1871 <= trunc_ln109_2_fu_515_p1;
        trunc_ln109_3_reg_1891 <= trunc_ln109_3_fu_571_p1;
        trunc_ln109_4_reg_1911 <= trunc_ln109_4_fu_611_p1;
        trunc_ln109_reg_1826 <= trunc_ln109_fu_369_p1;
        trunc_ln59_reg_1841 <= trunc_ln59_fu_419_p1;
        trunc_ln61_reg_1851 <= trunc_ln61_fu_435_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln121_reg_2021 <= add_ln121_fu_1125_p2;
        add_ln122_reg_2026 <= add_ln122_fu_1131_p2;
        add_ln123_reg_2031 <= add_ln123_fu_1143_p2;
        add_ln124_reg_2036 <= add_ln124_fu_1148_p2;
        add_ln127_reg_2046 <= add_ln127_fu_1180_p2;
        add_ln128_reg_2051 <= add_ln128_fu_1186_p2;
        add_ln129_reg_2056 <= add_ln129_fu_1191_p2;
        add_ln130_reg_2061[30 : 1] <= add_ln130_fu_1215_p2[30 : 1];
        h4_reg_2041[31 : 1] <= h4_fu_1159_p3[31 : 1];
        h5_1_reg_2066 <= h5_1_fu_1241_p2;
        trunc_ln9_reg_2071 <= {{carry5_fu_1247_p2[31:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        f0_reg_1596 <= f_q0;
        f1_reg_1611 <= f_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        f2_reg_1636 <= f_q0;
        f3_reg_1651 <= f_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        f4_reg_1676 <= f_q0;
        f5_reg_1691 <= f_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        f6_19_reg_1766 <= f6_19_fu_262_p2;
        f7_38_reg_1773 <= f7_38_fu_267_p2;
        f8_19_reg_1782 <= f8_19_fu_272_p2;
        f9_38_reg_1793 <= f9_38_fu_277_p2;
        mul_ln85_reg_1806 <= mul_ln85_fu_282_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        f6_reg_1716 <= f_q0;
        f7_reg_1729 <= f_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        f8_reg_1750 <= f_q0;
        f9_reg_1759 <= f_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        h1_2_reg_2112 <= h1_2_fu_1488_p2;
        h2_1_reg_2106 <= h2_1_fu_1460_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        h3_1_reg_2117 <= h3_1_fu_1520_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        h5_2_reg_2123 <= h5_2_fu_1571_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        h6_1_reg_2076 <= h6_1_fu_1280_p2;
        h7_1_reg_2081 <= h7_1_fu_1306_p2;
        trunc_ln3_reg_2086 <= {{carry7_fu_1312_p2[31:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        h8_1_reg_2091 <= h8_1_fu_1345_p2;
        h9_1_reg_2096 <= h9_1_fu_1371_p2;
        trunc_ln10_reg_2101 <= {{carry9_fu_1377_p2[31:25]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        f_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        f_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        f_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        f_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        f_address0 = 64'd0;
    end else begin
        f_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        f_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        f_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        f_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        f_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        f_address1 = 64'd1;
    end else begin
        f_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        f_ce0 = 1'b1;
    end else begin
        f_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        f_ce1 = 1'b1;
    end else begin
        f_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        h_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        h_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        h_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        h_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        h_address0 = 64'd0;
    end else begin
        h_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        h_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        h_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        h_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        h_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        h_address1 = 64'd2;
    end else begin
        h_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        h_ce0 = 1'b1;
    end else begin
        h_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        h_ce1 = 1'b1;
    end else begin
        h_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        h_d0 = h8_1_reg_2091;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        h_d0 = h6_1_reg_2076;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        h_d0 = h4_1_fu_1545_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        h_d0 = h1_2_reg_2112;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        h_d0 = grp_fu_1576_p3;
    end else begin
        h_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        h_d1 = h9_1_reg_2096;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        h_d1 = h7_1_reg_2081;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        h_d1 = h5_2_reg_2123;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        h_d1 = h3_1_reg_2117;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        h_d1 = h2_1_reg_2106;
    end else begin
        h_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        h_we0 = 1'b1;
    end else begin
        h_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        h_we1 = 1'b1;
    end else begin
        h_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_fu_749_p2 = (f0f0_fu_287_p2 + f5f5_38_fu_647_p2);

assign add_ln101_1_fu_1024_p2 = (add_ln101_fu_1019_p2 + f4f7_38_reg_1921);

assign add_ln101_2_fu_1029_p2 = (shl_ln101_1_fu_993_p3 + shl_ln_fu_859_p3);

assign add_ln101_fu_1019_p2 = (f3f8_38_fu_974_p2 + f2f9_38_reg_1881);

assign add_ln102_1_fu_1039_p2 = (shl_ln102_3_fu_887_p3 + trunc_ln102_4_reg_1961);

assign add_ln102_fu_759_p2 = (f0f2_2_fu_303_p2 + f6f6_19_fu_687_p2);

assign add_ln103_1_fu_1049_p2 = (add_ln103_fu_1044_p2 + f6f7_38_reg_1946);

assign add_ln103_2_fu_1054_p2 = (shl_ln1_fu_866_p3 + shl_ln103_1_fu_894_p3);

assign add_ln103_fu_1044_p2 = (f5f8_38_fu_1007_p2 + f4f9_38_reg_1926);

assign add_ln104_1_fu_775_p2 = (f0f4_2_fu_321_p2 + f7f7_38_fu_715_p2);

assign add_ln104_2_fu_1064_p2 = (trunc_ln104_2_reg_1966 + trunc_ln104_3_reg_1971);

assign add_ln104_fu_769_p2 = (f2f2_fu_455_p2 + f1f3_4_fu_393_p2);

assign add_ln105_1_fu_799_p2 = (shl_ln105_1_fu_407_p3 + shl_ln105_2_fu_467_p3);

assign add_ln105_2_fu_1068_p2 = (shl_ln2_fu_873_p3 + trunc_ln105_3_reg_1976);

assign add_ln105_fu_789_p2 = (f7f8_38_fu_723_p2 + f6f9_38_fu_711_p2);

assign add_ln106_1_fu_815_p2 = (shl_ln106_1_fu_483_p3 + shl_ln106_2_fu_539_p3);

assign add_ln106_2_fu_1073_p2 = (shl_ln4_fu_901_p3 + trunc_ln106_3_reg_1986);

assign add_ln106_3_fu_1078_p2 = (add_ln106_1_reg_1991 + add_ln106_2_fu_1073_p2);

assign add_ln106_fu_805_p2 = (f0f6_2_fu_339_p2 + f8f8_19_fu_737_p2);

assign add_ln107_1_fu_831_p2 = (shl_ln107_1_fu_499_p3 + shl_ln107_2_fu_555_p3);

assign add_ln107_2_fu_1083_p2 = (shl_ln5_fu_908_p3 + trunc_ln107_3_reg_1996);

assign add_ln107_fu_821_p2 = (f0f7_2_fu_349_p2 + f8f9_38_fu_741_p2);

assign add_ln108_1_fu_1094_p2 = (add_ln108_fu_1088_p2 + f4f4_reg_1906);

assign add_ln108_2_fu_837_p2 = (f0f8_2_fu_359_p2 + f9f9_38_fu_745_p2);

assign add_ln108_3_fu_1103_p2 = (shl_ln6_fu_915_p3 + trunc_ln108_reg_2006);

assign add_ln108_fu_1088_p2 = (f3f5_4_fu_955_p2 + f2f6_2_fu_936_p2);

assign add_ln121_1_fu_1108_p2 = (trunc_ln100_4_reg_1956 + shl_ln100_3_fu_986_p3);

assign add_ln121_2_fu_1113_p2 = (shl_ln100_1_fu_948_p3 + shl_ln7_fu_929_p3);

assign add_ln121_3_fu_1119_p2 = (add_ln121_2_fu_1113_p2 + shl_ln100_2_fu_967_p3);

assign add_ln121_fu_1125_p2 = (add_ln121_3_fu_1119_p2 + add_ln121_1_fu_1108_p2);

assign add_ln122_fu_1131_p2 = (add_ln101_2_fu_1029_p2 + trunc_ln101_2_fu_1035_p1);

assign add_ln123_1_fu_1137_p2 = (add_ln102_1_fu_1039_p2 + shl_ln102_2_fu_1000_p3);

assign add_ln123_2_fu_847_p2 = (shl_ln102_1_fu_635_p3 + shl_ln8_fu_595_p3);

assign add_ln123_fu_1143_p2 = (add_ln123_2_reg_2011 + add_ln123_1_fu_1137_p2);

assign add_ln124_fu_1148_p2 = (add_ln103_2_fu_1054_p2 + trunc_ln103_2_fu_1060_p1);

assign add_ln125_1_fu_853_p2 = (shl_ln104_1_fu_703_p3 + shl_ln9_fu_679_p3);

assign add_ln125_fu_1154_p2 = (add_ln125_1_reg_2016 + add_ln104_2_fu_1064_p2);

assign add_ln126_fu_1167_p2 = (add_ln105_1_reg_1981 + add_ln105_2_fu_1068_p2);

assign add_ln127_fu_1180_p2 = (add_ln106_3_fu_1078_p2 + shl_ln10_fu_1012_p3);

assign add_ln128_fu_1186_p2 = (add_ln107_1_reg_2001 + add_ln107_2_fu_1083_p2);

assign add_ln129_fu_1191_p2 = (trunc_ln108_1_fu_1099_p1 + add_ln108_3_fu_1103_p2);

assign add_ln130_1_fu_1197_p2 = (shl_ln109_3_fu_960_p3 + shl_ln109_4_fu_979_p3);

assign add_ln130_2_fu_1203_p2 = (shl_ln109_1_fu_922_p3 + shl_ln3_fu_880_p3);

assign add_ln130_3_fu_1209_p2 = (add_ln130_2_fu_1203_p2 + shl_ln109_2_fu_941_p3);

assign add_ln130_fu_1215_p2 = (add_ln130_3_fu_1209_p2 + add_ln130_1_fu_1197_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign carry0_1_fu_1469_p2 = ($signed(32'd33554432) + $signed(grp_fu_1576_p3));

assign carry0_fu_1414_p2 = ($signed(32'd33554432) + $signed(h0_fu_1393_p3));

assign carry1_fu_1440_p2 = (32'd16777216 + h1_1_fu_1434_p2);

assign carry2_fu_1501_p2 = (32'd33554432 + h2_1_reg_2106);

assign carry3_fu_1526_p2 = (32'd16777216 + h3_1_reg_2117);

assign carry4_1_fu_1551_p2 = (32'd33554432 + h4_1_fu_1545_p2);

assign carry4_fu_1221_p2 = (32'd33554432 + h4_fu_1159_p3);

assign carry5_fu_1247_p2 = (32'd16777216 + h5_1_fu_1241_p2);

assign carry6_fu_1286_p2 = (32'd33554432 + h6_1_fu_1280_p2);

assign carry7_fu_1312_p2 = (32'd16777216 + h7_1_fu_1306_p2);

assign carry8_fu_1351_p2 = (32'd33554432 + h8_1_fu_1345_p2);

assign carry9_fu_1377_p2 = (32'd16777216 + h9_1_fu_1371_p2);

assign f0f0_fu_287_p2 = ($signed(f0_reg_1596) * $signed(f0_reg_1596));

assign f0f2_2_fu_303_p2 = mul_ln47_fu_299_p2 << 32'd1;

assign f0f4_2_fu_321_p2 = mul_ln49_fu_317_p2 << 32'd1;

assign f0f6_2_fu_339_p2 = mul_ln51_fu_335_p2 << 32'd1;

assign f0f7_2_fu_349_p2 = mul_ln52_fu_345_p2 << 32'd1;

assign f0f8_2_fu_359_p2 = mul_ln53_fu_355_p2 << 32'd1;

assign f1f3_4_fu_393_p2 = mul_ln57_fu_389_p2 << 32'd2;

assign f2f2_fu_455_p2 = ($signed(f2_reg_1636) * $signed(f2_reg_1636));

assign f2f6_2_fu_936_p2 = mul_ln68_reg_1866 << 32'd1;

assign f2f9_38_fu_527_p2 = ($signed(f2_reg_1636) * $signed(f9_38_reg_1793));

assign f3f5_4_fu_955_p2 = mul_ln74_reg_1886 << 32'd2;

assign f3f8_38_fu_974_p2 = mul_ln77_reg_1901 << 32'd1;

assign f4f4_fu_603_p2 = ($signed(f4_reg_1676) * $signed(f4_reg_1676));

assign f4f7_38_fu_623_p2 = ($signed(f4_reg_1676) * $signed(f7_38_reg_1773));

assign f4f9_38_fu_643_p2 = ($signed(f4_reg_1676) * $signed(f9_38_reg_1793));

assign f5f5_38_fu_647_p2 = ($signed(mul_ln85_reg_1806) * $signed(f5_reg_1691));

assign f5f8_38_fu_1007_p2 = mul_ln88_reg_1941 << 32'd1;

assign f6_19_fu_262_p2 = ($signed({{1'b0}, {32'd19}}) * $signed(f6_reg_1716));

assign f6f6_19_fu_687_p2 = ($signed(f6_reg_1716) * $signed(f6_19_reg_1766));

assign f6f7_38_fu_691_p2 = ($signed(f6_reg_1716) * $signed(f7_38_reg_1773));

assign f6f9_38_fu_711_p2 = ($signed(f6_reg_1716) * $signed(f9_38_reg_1793));

assign f7_38_fu_267_p2 = ($signed({{1'b0}, {32'd38}}) * $signed(f7_reg_1729));

assign f7f7_38_fu_715_p2 = ($signed(f7_reg_1729) * $signed(f7_38_reg_1773));

assign f7f8_38_fu_723_p2 = mul_ln95_fu_719_p2 << 32'd1;

assign f8_19_fu_272_p2 = ($signed({{1'b0}, {32'd19}}) * $signed(f8_reg_1750));

assign f8f8_19_fu_737_p2 = ($signed(f8_reg_1750) * $signed(f8_19_reg_1782));

assign f8f9_38_fu_741_p2 = ($signed(f8_reg_1750) * $signed(f9_38_reg_1793));

assign f9_38_fu_277_p2 = ($signed({{1'b0}, {32'd38}}) * $signed(f9_reg_1759));

assign f9f9_38_fu_745_p2 = ($signed(f9_reg_1759) * $signed(f9_38_reg_1793));

assign h0_fu_1393_p3 = {{add_ln121_reg_2021}, {1'd0}};

assign h1_1_fu_1434_p2 = ($signed(h1_fu_1400_p3) + $signed(sext_ln132_fu_1430_p1));

assign h1_2_fu_1488_p2 = ($signed(h1_1_fu_1434_p2) + $signed(sext_ln149_fu_1484_p1));

assign h1_fu_1400_p3 = {{add_ln122_reg_2026}, {1'd0}};

assign h2_1_fu_1460_p2 = ($signed(h2_fu_1407_p3) + $signed(sext_ln135_fu_1456_p1));

assign h2_fu_1407_p3 = {{add_ln123_reg_2031}, {1'd0}};

assign h3_1_fu_1520_p2 = ($signed(h3_fu_1494_p3) + $signed(sext_ln138_fu_1516_p1));

assign h3_fu_1494_p3 = {{add_ln124_reg_2036}, {1'd0}};

assign h4_1_fu_1545_p2 = ($signed(h4_reg_2041) + $signed(sext_ln141_fu_1541_p1));

assign h4_fu_1159_p3 = {{add_ln125_fu_1154_p2}, {1'd0}};

assign h5_1_fu_1241_p2 = ($signed(h5_fu_1172_p3) + $signed(sext_ln133_fu_1237_p1));

assign h5_2_fu_1571_p2 = ($signed(h5_1_reg_2066) + $signed(sext_ln144_fu_1567_p1));

assign h5_fu_1172_p3 = {{add_ln126_fu_1167_p2}, {1'd0}};

assign h6_1_fu_1280_p2 = ($signed(h6_fu_1263_p3) + $signed(sext_ln136_fu_1277_p1));

assign h6_fu_1263_p3 = {{add_ln127_reg_2046}, {1'd0}};

assign h7_1_fu_1306_p2 = ($signed(h7_fu_1270_p3) + $signed(sext_ln139_fu_1302_p1));

assign h7_fu_1270_p3 = {{add_ln128_reg_2051}, {1'd0}};

assign h8_1_fu_1345_p2 = ($signed(h8_fu_1328_p3) + $signed(sext_ln142_fu_1342_p1));

assign h8_fu_1328_p3 = {{add_ln129_reg_2056}, {1'd0}};

assign h9_1_fu_1371_p2 = ($signed(h9_fu_1335_p3) + $signed(sext_ln145_fu_1367_p1));

assign h9_fu_1335_p3 = {{add_ln130_reg_2061}, {1'd0}};

assign mul_ln46_fu_291_p2 = ($signed(f0_reg_1596) * $signed(f1_reg_1611));

assign mul_ln47_fu_299_p2 = ($signed(f0_reg_1596) * $signed(f2_reg_1636));

assign mul_ln48_fu_309_p2 = ($signed(f0_reg_1596) * $signed(f3_reg_1651));

assign mul_ln49_fu_317_p2 = ($signed(f0_reg_1596) * $signed(f4_reg_1676));

assign mul_ln50_fu_327_p2 = ($signed(f0_reg_1596) * $signed(f5_reg_1691));

assign mul_ln51_fu_335_p2 = ($signed(f0_reg_1596) * $signed(f6_reg_1716));

assign mul_ln52_fu_345_p2 = ($signed(f0_reg_1596) * $signed(f7_reg_1729));

assign mul_ln53_fu_355_p2 = ($signed(f0_reg_1596) * $signed(f8_reg_1750));

assign mul_ln54_fu_365_p2 = ($signed(f0_reg_1596) * $signed(f9_reg_1759));

assign mul_ln55_fu_373_p2 = ($signed(f1_reg_1611) * $signed(f1_reg_1611));

assign mul_ln56_fu_381_p2 = ($signed(f1_reg_1611) * $signed(f2_reg_1636));

assign mul_ln57_fu_389_p2 = ($signed(f1_reg_1611) * $signed(f3_reg_1651));

assign mul_ln58_fu_399_p2 = ($signed(f1_reg_1611) * $signed(f4_reg_1676));

assign mul_ln59_fu_415_p2 = ($signed(f1_reg_1611) * $signed(f5_reg_1691));

assign mul_ln60_fu_423_p2 = ($signed(f1_reg_1611) * $signed(f6_reg_1716));

assign mul_ln61_fu_431_p2 = ($signed(f1_reg_1611) * $signed(f7_reg_1729));

assign mul_ln62_fu_439_p2 = ($signed(f1_reg_1611) * $signed(f8_reg_1750));

assign mul_ln63_fu_447_p2 = ($signed(f1_reg_1611) * $signed(f9_38_reg_1793));

assign mul_ln65_fu_459_p2 = ($signed(f2_reg_1636) * $signed(f3_reg_1651));

assign mul_ln66_fu_475_p2 = ($signed(f2_reg_1636) * $signed(f4_reg_1676));

assign mul_ln67_fu_491_p2 = ($signed(f2_reg_1636) * $signed(f5_reg_1691));

assign mul_ln68_fu_507_p2 = ($signed(f2_reg_1636) * $signed(f6_reg_1716));

assign mul_ln69_fu_511_p2 = ($signed(f2_reg_1636) * $signed(f7_reg_1729));

assign mul_ln70_fu_519_p2 = ($signed(f2_reg_1636) * $signed(f8_19_reg_1782));

assign mul_ln72_fu_531_p2 = ($signed(f3_reg_1651) * $signed(f3_reg_1651));

assign mul_ln73_fu_547_p2 = ($signed(f3_reg_1651) * $signed(f4_reg_1676));

assign mul_ln74_fu_563_p2 = ($signed(f3_reg_1651) * $signed(f5_reg_1691));

assign mul_ln75_fu_567_p2 = ($signed(f3_reg_1651) * $signed(f6_reg_1716));

assign mul_ln76_fu_575_p2 = ($signed(f3_reg_1651) * $signed(f7_38_reg_1773));

assign mul_ln77_fu_583_p2 = ($signed(f3_reg_1651) * $signed(f8_19_reg_1782));

assign mul_ln78_fu_587_p2 = ($signed(f3_reg_1651) * $signed(f9_38_reg_1793));

assign mul_ln80_fu_607_p2 = ($signed(f4_reg_1676) * $signed(f5_reg_1691));

assign mul_ln81_fu_615_p2 = ($signed(f4_reg_1676) * $signed(f6_19_reg_1766));

assign mul_ln83_fu_627_p2 = ($signed(f4_reg_1676) * $signed(f8_19_reg_1782));

assign mul_ln85_fu_282_p2 = ($signed({{1'b0}, {32'd38}}) * $signed(f5_reg_1691));

assign mul_ln86_fu_651_p2 = ($signed(f5_reg_1691) * $signed(f6_19_reg_1766));

assign mul_ln87_fu_659_p2 = ($signed(f5_reg_1691) * $signed(f7_38_reg_1773));

assign mul_ln88_fu_667_p2 = ($signed(f5_reg_1691) * $signed(f8_19_reg_1782));

assign mul_ln89_fu_671_p2 = ($signed(f5_reg_1691) * $signed(f9_38_reg_1793));

assign mul_ln92_fu_695_p2 = ($signed(f6_reg_1716) * $signed(f8_19_reg_1782));

assign mul_ln95_fu_719_p2 = ($signed(f7_reg_1729) * $signed(f8_19_reg_1782));

assign mul_ln96_fu_729_p2 = ($signed(f7_reg_1729) * $signed(f9_38_reg_1793));

assign sext_ln132_fu_1430_p1 = $signed(trunc_ln6_fu_1420_p4);

assign sext_ln133_fu_1237_p1 = $signed(trunc_ln7_fu_1227_p4);

assign sext_ln135_fu_1456_p1 = $signed(trunc_ln8_fu_1446_p4);

assign sext_ln136_fu_1277_p1 = $signed(trunc_ln9_reg_2071);

assign sext_ln138_fu_1516_p1 = $signed(trunc_ln_fu_1506_p4);

assign sext_ln139_fu_1302_p1 = $signed(trunc_ln1_fu_1292_p4);

assign sext_ln141_fu_1541_p1 = $signed(trunc_ln2_fu_1531_p4);

assign sext_ln142_fu_1342_p1 = $signed(trunc_ln3_reg_2086);

assign sext_ln144_fu_1567_p1 = $signed(trunc_ln4_fu_1557_p4);

assign sext_ln145_fu_1367_p1 = $signed(trunc_ln5_fu_1357_p4);

assign sext_ln149_fu_1484_p1 = $signed(trunc_ln11_fu_1474_p4);

assign shl_ln100_1_fu_948_p3 = {{trunc_ln100_1_reg_1876}, {1'd0}};

assign shl_ln100_2_fu_967_p3 = {{trunc_ln100_2_reg_1896}, {1'd0}};

assign shl_ln100_3_fu_986_p3 = {{trunc_ln100_3_reg_1916}, {1'd0}};

assign shl_ln101_1_fu_993_p3 = {{trunc_ln101_1_reg_1931}, {1'd0}};

assign shl_ln102_1_fu_635_p3 = {{trunc_ln102_2_fu_631_p1}, {1'd0}};

assign shl_ln102_2_fu_1000_p3 = {{trunc_ln102_3_reg_1936}, {1'd0}};

assign shl_ln102_3_fu_887_p3 = {{trunc_ln102_reg_1831}, {1'd0}};

assign shl_ln103_1_fu_894_p3 = {{trunc_ln103_1_reg_1836}, {1'd0}};

assign shl_ln104_1_fu_703_p3 = {{trunc_ln104_1_fu_699_p1}, {1'd0}};

assign shl_ln105_1_fu_407_p3 = {{trunc_ln105_1_fu_403_p1}, {1'd0}};

assign shl_ln105_2_fu_467_p3 = {{trunc_ln105_2_fu_463_p1}, {1'd0}};

assign shl_ln106_1_fu_483_p3 = {{trunc_ln106_fu_479_p1}, {1'd0}};

assign shl_ln106_2_fu_539_p3 = {{trunc_ln106_1_fu_535_p1}, {1'd0}};

assign shl_ln107_1_fu_499_p3 = {{trunc_ln107_1_fu_495_p1}, {1'd0}};

assign shl_ln107_2_fu_555_p3 = {{trunc_ln107_2_fu_551_p1}, {1'd0}};

assign shl_ln109_1_fu_922_p3 = {{trunc_ln109_1_reg_1856}, {1'd0}};

assign shl_ln109_2_fu_941_p3 = {{trunc_ln109_2_reg_1871}, {1'd0}};

assign shl_ln109_3_fu_960_p3 = {{trunc_ln109_3_reg_1891}, {1'd0}};

assign shl_ln109_4_fu_979_p3 = {{trunc_ln109_4_reg_1911}, {1'd0}};

assign shl_ln10_fu_1012_p3 = {{trunc_ln106_2_reg_1951}, {1'd0}};

assign shl_ln1_fu_866_p3 = {{trunc_ln103_reg_1816}, {1'd0}};

assign shl_ln2_fu_873_p3 = {{trunc_ln105_reg_1821}, {1'd0}};

assign shl_ln3_fu_880_p3 = {{trunc_ln109_reg_1826}, {1'd0}};

assign shl_ln4_fu_901_p3 = {{trunc_ln59_reg_1841}, {2'd0}};

assign shl_ln5_fu_908_p3 = {{trunc_ln107_reg_1846}, {1'd0}};

assign shl_ln6_fu_915_p3 = {{trunc_ln61_reg_1851}, {2'd0}};

assign shl_ln7_fu_929_p3 = {{trunc_ln100_reg_1861}, {1'd0}};

assign shl_ln8_fu_595_p3 = {{trunc_ln102_1_fu_591_p1}, {1'd0}};

assign shl_ln9_fu_679_p3 = {{trunc_ln104_fu_675_p1}, {1'd0}};

assign shl_ln_fu_859_p3 = {{trunc_ln101_reg_1811}, {1'd0}};

assign trunc_ln100_1_fu_523_p1 = mul_ln70_fu_519_p2[29:0];

assign trunc_ln100_2_fu_579_p1 = mul_ln76_fu_575_p2[29:0];

assign trunc_ln100_3_fu_619_p1 = mul_ln81_fu_615_p2[29:0];

assign trunc_ln100_4_fu_755_p1 = add_ln100_fu_749_p2[30:0];

assign trunc_ln100_fu_451_p1 = mul_ln63_fu_447_p2[29:0];

assign trunc_ln101_1_fu_655_p1 = mul_ln86_fu_651_p2[29:0];

assign trunc_ln101_2_fu_1035_p1 = add_ln101_1_fu_1024_p2[30:0];

assign trunc_ln101_fu_295_p1 = mul_ln46_fu_291_p2[29:0];

assign trunc_ln102_1_fu_591_p1 = mul_ln78_fu_587_p2[29:0];

assign trunc_ln102_2_fu_631_p1 = mul_ln83_fu_627_p2[29:0];

assign trunc_ln102_3_fu_663_p1 = mul_ln87_fu_659_p2[29:0];

assign trunc_ln102_4_fu_765_p1 = add_ln102_fu_759_p2[30:0];

assign trunc_ln102_fu_377_p1 = mul_ln55_fu_373_p2[29:0];

assign trunc_ln103_1_fu_385_p1 = mul_ln56_fu_381_p2[29:0];

assign trunc_ln103_2_fu_1060_p1 = add_ln103_1_fu_1049_p2[30:0];

assign trunc_ln103_fu_313_p1 = mul_ln48_fu_309_p2[29:0];

assign trunc_ln104_1_fu_699_p1 = mul_ln92_fu_695_p2[29:0];

assign trunc_ln104_2_fu_781_p1 = add_ln104_fu_769_p2[30:0];

assign trunc_ln104_3_fu_785_p1 = add_ln104_1_fu_775_p2[30:0];

assign trunc_ln104_fu_675_p1 = mul_ln89_fu_671_p2[29:0];

assign trunc_ln105_1_fu_403_p1 = mul_ln58_fu_399_p2[29:0];

assign trunc_ln105_2_fu_463_p1 = mul_ln65_fu_459_p2[29:0];

assign trunc_ln105_3_fu_795_p1 = add_ln105_fu_789_p2[30:0];

assign trunc_ln105_fu_331_p1 = mul_ln50_fu_327_p2[29:0];

assign trunc_ln106_1_fu_535_p1 = mul_ln72_fu_531_p2[29:0];

assign trunc_ln106_2_fu_733_p1 = mul_ln96_fu_729_p2[29:0];

assign trunc_ln106_3_fu_811_p1 = add_ln106_fu_805_p2[30:0];

assign trunc_ln106_fu_479_p1 = mul_ln66_fu_475_p2[29:0];

assign trunc_ln107_1_fu_495_p1 = mul_ln67_fu_491_p2[29:0];

assign trunc_ln107_2_fu_551_p1 = mul_ln73_fu_547_p2[29:0];

assign trunc_ln107_3_fu_827_p1 = add_ln107_fu_821_p2[30:0];

assign trunc_ln107_fu_427_p1 = mul_ln60_fu_423_p2[29:0];

assign trunc_ln108_1_fu_1099_p1 = add_ln108_1_fu_1094_p2[30:0];

assign trunc_ln108_fu_843_p1 = add_ln108_2_fu_837_p2[30:0];

assign trunc_ln109_1_fu_443_p1 = mul_ln62_fu_439_p2[29:0];

assign trunc_ln109_2_fu_515_p1 = mul_ln69_fu_511_p2[29:0];

assign trunc_ln109_3_fu_571_p1 = mul_ln75_fu_567_p2[29:0];

assign trunc_ln109_4_fu_611_p1 = mul_ln80_fu_607_p2[29:0];

assign trunc_ln109_fu_369_p1 = mul_ln54_fu_365_p2[29:0];

assign trunc_ln11_fu_1474_p4 = {{carry0_1_fu_1469_p2[31:26]}};

assign trunc_ln1_fu_1292_p4 = {{carry6_fu_1286_p2[31:26]}};

assign trunc_ln2_fu_1531_p4 = {{carry3_fu_1526_p2[31:25]}};

assign trunc_ln4_fu_1557_p4 = {{carry4_1_fu_1551_p2[31:26]}};

assign trunc_ln59_fu_419_p1 = mul_ln59_fu_415_p2[28:0];

assign trunc_ln5_fu_1357_p4 = {{carry8_fu_1351_p2[31:26]}};

assign trunc_ln61_fu_435_p1 = mul_ln61_fu_431_p2[28:0];

assign trunc_ln6_fu_1420_p4 = {{carry0_fu_1414_p2[31:26]}};

assign trunc_ln7_fu_1227_p4 = {{carry4_fu_1221_p2[31:26]}};

assign trunc_ln8_fu_1446_p4 = {{carry1_fu_1440_p2[31:25]}};

assign trunc_ln_fu_1506_p4 = {{carry2_fu_1501_p2[31:26]}};

always @ (posedge ap_clk) begin
    add_ln105_1_reg_1981[0] <= 1'b0;
    add_ln106_1_reg_1991[0] <= 1'b0;
    add_ln107_1_reg_2001[0] <= 1'b0;
    add_ln123_2_reg_2011[0] <= 1'b0;
    add_ln125_1_reg_2016[0] <= 1'b0;
    h4_reg_2041[0] <= 1'b0;
    add_ln130_reg_2061[0] <= 1'b0;
end

endmodule //fe_sq2
