INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_coder/2_coder.srcs/sources_1/new/decoder38.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder38
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_coder/2_coder.srcs/sim_1/new/decoder38_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder38_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_coder/2_coder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
