<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='usimplez.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: usimplez
    <br/>
    Created: Mar  9, 2011
    <br/>
    Updated: Nov 11, 2011
    <br/>
    SVN Updated: Nov  9, 2011
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This project is developed at Reconfigurable Computer Laboratory - FRM - UTN, and allows
     <br/>
     simulate and synthetize the Simplez processor. It is a didactic processor created by
     <br/>
     Gregorio Fern&#225;ndez in his book "Conceptos B&#225;sicos de Arquitectura y Sistemas Operativos",
     <br/>
     2003 Edition.
     <br/>
     This theoretical processor has a von Neuman architecture, with a set of eight instructions
     <br/>
     and 512 memory words. Each twelve bits word, contains two fields: operation code and
     <br/>
     data address. Basically, Simplez repeats cyclically the next three steps:
     <br/>
     - Reads the instruction stored in a main memory's address.
     <br/>
     - Decodes the instruction and executes it.
     <br/>
     - Generates the address in the main memory of the next instruction.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
