[
  {
    "start": "0",
    "end": "0"
  },
  {
    "text": "We can use a 2-to-1 multiplexer to build a\nsettable storage element.",
    "start": "680",
    "end": "4970"
  },
  {
    "text": "Recall that a MUX selects as its output value\nthe value of one of its two data inputs.",
    "start": "4970",
    "end": "10170"
  },
  {
    "text": "The output of the MUX serves as the state\noutput of the memory component.",
    "start": "10170",
    "end": "15050"
  },
  {
    "text": "Internally to the memory component we'll also\nconnect the output of the MUX to its D0 data",
    "start": "15050",
    "end": "19250"
  },
  {
    "text": "input.",
    "start": "19250",
    "end": "20670"
  },
  {
    "text": "The MUX's D1 data input will become the data\ninput of the memory component.",
    "start": "20670",
    "end": "26060"
  },
  {
    "text": "And the select line of the MUX will become\nthe memory component's load signal, here called",
    "start": "26060",
    "end": "30330"
  },
  {
    "text": "the gate.",
    "start": "30330",
    "end": "32640"
  },
  {
    "text": "When the gate input is LOW, the MUX's output\nis looped back through MUX through the D0",
    "start": "32640",
    "end": "37530"
  },
  {
    "text": "data input,\nforming the bi-stable positive feedback loop",
    "start": "37530",
    "end": "41079"
  },
  {
    "text": "discussed in the last section.",
    "start": "41079",
    "end": "43870"
  },
  {
    "text": "Note our circuit now has a cycle, so it no\nlonger qualifies as a combinational circuit.",
    "start": "43870",
    "end": "50390"
  },
  {
    "text": "When the gate input is HIGH, the MUX's output\nis determined by the value of the D1 input,",
    "start": "50390",
    "end": "55239"
  },
  {
    "text": "i.e., the data input of the memory component.",
    "start": "55239",
    "end": "59000"
  },
  {
    "text": "To load new data into the memory component,\nwe set the gate input HIGH for long enough",
    "start": "59000",
    "end": "63880"
  },
  {
    "text": "for the Q output to become valid and stable.",
    "start": "63880",
    "end": "66110"
  },
  {
    "text": "Looking at the truth table, we see that when\nG is 1, the Q output follows the D input.",
    "start": "66110",
    "end": "72000"
  },
  {
    "text": "While the G input is HIGH, any changes in\nthe D input will be reflected as changes in",
    "start": "72000",
    "end": "76790"
  },
  {
    "text": "the Q output, the timing being determined\nby the tPD of the MUX.",
    "start": "76790",
    "end": "82090"
  },
  {
    "text": "Then we can set the gate input LOW to switch\nthe memory component into memory mode,",
    "start": "82090",
    "end": "87210"
  },
  {
    "text": "where the stable Q value is maintained indefinitely\nby the positive feedback loop as shown in",
    "start": "87210",
    "end": "92409"
  },
  {
    "text": "the first two rows of the truth table.",
    "start": "92409",
    "end": "94820"
  },
  {
    "text": "Our memory device is a called a D latch, or\njust a latch for short, with the schematic",
    "start": "94820",
    "end": "99850"
  },
  {
    "start": "95000",
    "end": "95000"
  },
  {
    "text": "symbol shown here.",
    "start": "99850",
    "end": "102159"
  },
  {
    "text": "When the latch's gate is HIGH, the latch is\nopen and information flows from the D input",
    "start": "102160",
    "end": "106520"
  },
  {
    "text": "to the Q output.",
    "start": "106520",
    "end": "108670"
  },
  {
    "text": "When the latch's gate is LOW, the latch is\nclosed and in \"memory mode\", remembering whatever",
    "start": "108670",
    "end": "113650"
  },
  {
    "text": "value was on the D input when the gate transitioned\nfrom HIGH to LOW.",
    "start": "113650",
    "end": "118729"
  },
  {
    "text": "This is shown in the timing diagrams on the\nright.",
    "start": "118729",
    "end": "121950"
  },
  {
    "text": "The waveforms show when a signal is stable,\ni.e., a constant signal that's either LOW",
    "start": "121950",
    "end": "126479"
  },
  {
    "text": "or HIGH,\nand when a signal is changing, shown as one",
    "start": "126479",
    "end": "130188"
  },
  {
    "text": "or more transitions between LOW and HIGH.",
    "start": "130189",
    "end": "132840"
  },
  {
    "text": "When G is HIGH, we can see Q changing to a\nnew stable output value no later than tPD",
    "start": "132840",
    "end": "139980"
  },
  {
    "text": "after D reaches a new stable value.",
    "start": "139980",
    "end": "143629"
  },
  {
    "text": "Our theory is that after G transitions to\na LOW value, Q will stay stable at whatever",
    "start": "143629",
    "end": "148549"
  },
  {
    "text": "value was on D when G made the HIGH to LOW\ntransition.",
    "start": "148549",
    "end": "152590"
  },
  {
    "text": "But, we know that in general, we can't assume\nanything about the output of a combinational",
    "start": "152590",
    "end": "157448"
  },
  {
    "text": "device until tPD after the input transition.",
    "start": "157449",
    "end": "161279"
  },
  {
    "text": "The device is allowed to do whatever it wants\nin the interval between tCD and tPD after",
    "start": "161279",
    "end": "167130"
  },
  {
    "text": "the input transition.",
    "start": "167130",
    "end": "168389"
  },
  {
    "text": "But how will our memory work if the 1-to-0\ntransition on G causes the Q output to become",
    "start": "168389",
    "end": "174750"
  },
  {
    "text": "invalid for a brief interval?",
    "start": "174750",
    "end": "177590"
  },
  {
    "text": "After all it's the value on the Q output we're\ntrying to remember!",
    "start": "177590",
    "end": "181730"
  },
  {
    "text": "We're going to have ensure that a 1-to-0 transition\non G doesn't affect the Q output.",
    "start": "181730",
    "end": "187989"
  },
  {
    "text": "That's why we specified a lenient MUX for\nour memory component.",
    "start": "187989",
    "end": "191999"
  },
  {
    "start": "188000",
    "end": "188000"
  },
  {
    "text": "The truth table for a lenient MUX is shown\nhere.",
    "start": "191999",
    "end": "195010"
  },
  {
    "text": "The output of a lenient MUX remains valid\nand stable even after an input transition",
    "start": "195010",
    "end": "199808"
  },
  {
    "text": "under any of the following three conditions.",
    "start": "199809",
    "end": "202930"
  },
  {
    "text": "(1) When we're loading the latch by setting\nG HIGH, once the D input has been valid and",
    "start": "202930",
    "end": "208829"
  },
  {
    "text": "stable for tPD,\nwe are guaranteed that the Q output will be",
    "start": "208829",
    "end": "212930"
  },
  {
    "text": "stable and valid with the same value as the\nD input, independently of Q's initial value.",
    "start": "212930",
    "end": "219609"
  },
  {
    "text": "Or (2) If both Q and D are valid and stable\nfor tPD, the Q output will be unaffected by",
    "start": "219609",
    "end": "226389"
  },
  {
    "text": "subsequent transitions on the G input.",
    "start": "226389",
    "end": "229830"
  },
  {
    "text": "This is the situation that will allow us to\nhave a 1-to-0 transition on G without contaminating",
    "start": "229830",
    "end": "235359"
  },
  {
    "text": "the Q output.",
    "start": "235359",
    "end": "236609"
  },
  {
    "text": "Or, finally, (3) if G is LOW and Q has been\nstable for at least tPD, the output will be",
    "start": "236609",
    "end": "244010"
  },
  {
    "text": "unaffected by subsequent transitions on the\nD input.",
    "start": "244010",
    "end": "248500"
  },
  {
    "text": "Does lenience guarantee a working latch?",
    "start": "248500",
    "end": "250719"
  },
  {
    "text": "Well, only if we're careful about ensuring\nthat signals are stable at the right times",
    "start": "250719",
    "end": "255150"
  },
  {
    "text": "so we can leverage the lenient behavior of\nthe MUX.",
    "start": "255150",
    "end": "259090"
  },
  {
    "start": "259000",
    "end": "259000"
  },
  {
    "text": "Here are the steps we need to follow in order\nto ensure the latch will work as we want.",
    "start": "259090",
    "end": "263789"
  },
  {
    "text": "First, while the G input is HIGH, set the\nD input to the value we wish store in the",
    "start": "263789",
    "end": "268990"
  },
  {
    "text": "latch.",
    "start": "268990",
    "end": "269990"
  },
  {
    "text": "Then, after tPD, we're guaranteed that value\nwill be stable and valid on the Q output.",
    "start": "269990",
    "end": "276009"
  },
  {
    "text": "This is condition (1) from the previous slide.",
    "start": "276009",
    "end": "280120"
  },
  {
    "text": "Now we wait another tPD so that the information\nabout the new value on the Q' input propagates",
    "start": "280120",
    "end": "286120"
  },
  {
    "text": "through the internal circuitry of the latch.",
    "start": "286120",
    "end": "288879"
  },
  {
    "text": "Now, both D *and* Q' have been stable for\nat least tPD, giving us condition (2) from",
    "start": "288879",
    "end": "295330"
  },
  {
    "text": "the previous slide.",
    "start": "295330",
    "end": "297939"
  },
  {
    "text": "So if D is stable for 2*tPD, transitions on\nG will not affect the Q output.",
    "start": "297940",
    "end": "304889"
  },
  {
    "text": "This requirement on D is called the setup\ntime of the latch: it's how long D must be",
    "start": "304889",
    "end": "309509"
  },
  {
    "text": "stable and valid before the HIGH-to-LOW transition\nof G.",
    "start": "309509",
    "end": "312950"
  },
  {
    "text": "Now we can set G to LOW, still holding D stable\nand valid.",
    "start": "312950",
    "end": "318800"
  },
  {
    "text": "After another tPD to allow the new G value\nto propagate through the internal circuitry",
    "start": "318800",
    "end": "323379"
  },
  {
    "text": "of the latch, we've satisfied condition (3)\nfrom the previous slide,",
    "start": "323380",
    "end": "328330"
  },
  {
    "text": "and the Q output will be unaffected by subsequent\ntransitions on D.",
    "start": "328330",
    "end": "334180"
  },
  {
    "text": "This further requirement on D's stability\nis called the hold time of the latch:",
    "start": "334180",
    "end": "338270"
  },
  {
    "text": "it's how long after the transition on G that\nD must stay stable and valid.",
    "start": "338270",
    "end": "343990"
  },
  {
    "text": "Together the setup and hold time requirements\nare called the dynamic discipline, which must",
    "start": "343990",
    "end": "348039"
  },
  {
    "text": "be followed if the latch is to operate correctly.",
    "start": "348039",
    "end": "351550"
  },
  {
    "text": "In summary, the dynamic discipline requires\nthat the D input be stable and valid both",
    "start": "351550",
    "end": "357270"
  },
  {
    "text": "before and after a transition on G.",
    "start": "357270",
    "end": "360039"
  },
  {
    "text": "If our circuit is designed to obey the dynamic\ndiscipline, we can guarantee that this memory",
    "start": "360040",
    "end": "365259"
  },
  {
    "text": "component will reliably store the information\non D when the gate makes a HIGH-to-LOW transition.",
    "start": "365259",
    "end": "370849"
  }
]