#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov 16 00:44:35 2022
# Process ID: 20316
# Current directory: E:/Semesters/FA22/VE370/Labs/Lab5/Lab5_lyf/Lab5_lyf.runs/synth_1
# Command line: vivado.exe -log pipeline2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline2.tcl
# Log file: E:/Semesters/FA22/VE370/Labs/Lab5/Lab5_lyf/Lab5_lyf.runs/synth_1/pipeline2.vds
# Journal file: E:/Semesters/FA22/VE370/Labs/Lab5/Lab5_lyf/Lab5_lyf.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pipeline2.tcl -notrace
Command: synth_design -top pipeline2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19328
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipeline2' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:406]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:21]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux21' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:28]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux21' (2#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:28]
INFO: [Synth 8-6157] synthesizing module 'mux42' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:40]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:46]
INFO: [Synth 8-6155] done synthesizing module 'mux42' (3#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:40]
INFO: [Synth 8-6157] synthesizing module 'mux21__parameterized0' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:28]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux21__parameterized0' (3#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:28]
INFO: [Synth 8-6157] synthesizing module 'hazard_detection' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:56]
INFO: [Synth 8-6155] done synthesizing module 'hazard_detection' (4#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:56]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:85]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (5#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:85]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:246]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (6#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:246]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:227]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (7#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:227]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:130]
	Parameter addr_width bound to: 5 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter number bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (8#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:130]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:111]
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (9#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:111]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:207]
INFO: [Synth 8-6157] synthesizing module 'sign_extension' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:199]
	Parameter in_len bound to: 12 - type: integer 
	Parameter out_len bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sign_extension' (10#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:199]
INFO: [Synth 8-6157] synthesizing module 'sign_extension__parameterized0' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:199]
	Parameter in_len bound to: 20 - type: integer 
	Parameter out_len bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sign_extension__parameterized0' (10#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:199]
WARNING: [Synth 8-567] referenced signal 'num_out_I' should be on the sensitivity list [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:217]
WARNING: [Synth 8-567] referenced signal 'num_out_S' should be on the sensitivity list [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:217]
WARNING: [Synth 8-567] referenced signal 'num_out_B' should be on the sensitivity list [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:217]
WARNING: [Synth 8-567] referenced signal 'num_out_U' should be on the sensitivity list [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:217]
WARNING: [Synth 8-567] referenced signal 'num_out_J' should be on the sensitivity list [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:217]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (11#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:207]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:152]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:152]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:173]
INFO: [Synth 8-226] default block is never used [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:178]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (13#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:173]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:277]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (14#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:277]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Reg' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:309]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Reg' (15#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:309]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Reg' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:325]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Reg' (16#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:325]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Reg' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:358]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Reg' (17#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:358]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Reg' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:385]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Reg' (18#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:385]
WARNING: [Synth 8-7071] port 'imm_out' of module 'MEM_WB_Reg' is unconnected for instance 'MEM_WB' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:469]
WARNING: [Synth 8-7023] instance 'MEM_WB' of module 'MEM_WB_Reg' has 17 connections declared, but only 16 given [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:469]
INFO: [Synth 8-6155] done synthesizing module 'pipeline2' (19#1) [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:406]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.715 ; gain = 9.207
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[31]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[30]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[29]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[28]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[27]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[26]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[25]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[24]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[23]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[22]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[21]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[20]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[19]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[18]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[17]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[16]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[15]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[14]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[13]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[12]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[11]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[10]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[9]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[8]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[7]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[6]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[5]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[4]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[3]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[2]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[1]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'Register_File_reg[0]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'comp_reg' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'R_data_reg' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:300]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[31]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[30]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[29]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[28]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[27]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[26]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[25]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[24]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[23]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[22]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[21]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[20]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[19]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[18]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[17]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[16]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[15]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[14]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[13]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[12]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[11]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[10]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[9]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[8]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[7]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[6]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[5]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[4]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[3]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[2]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[1]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'Dmem_reg[0]' [E:/Semesters/FA22/VE370/Labs/Lab5/pipeline.v:287]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 5     
	  21 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 18    
	   2 Input    8 Bit        Muxes := 62    
	   3 Input    8 Bit        Muxes := 32    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 107   
	   4 Input    1 Bit        Muxes := 33    
	  32 Input    1 Bit        Muxes := 32    
	   3 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1040.715 ; gain = 9.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1040.715 ; gain = 9.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1040.715 ; gain = 9.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1040.715 ; gain = 27.195
INFO: [Common 17-1381] The checkpoint 'E:/Semesters/FA22/VE370/Labs/Lab5/Lab5_lyf/Lab5_lyf.runs/synth_1/pipeline2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipeline2_utilization_synth.rpt -pb pipeline2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 16 00:44:50 2022...
