#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug  8 21:07:07 2025
# Process ID         : 506903
# Current directory  : /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado
# Command line       : vivado
# Log file           : /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/vivado.log
# Journal file       : /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/vivado.jou
# Running On         : prabathbk-GF63-Thin-11UC
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency      : 840.891 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16454 MB
# Swap memory        : 0 MB
# Total Virtual      : 16454 MB
# Available Virtual  : 9687 MB
#-----------------------------------------------------------
start_gui
open_project /home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 8014.492 ; gain = 370.406 ; free physical = 4968 ; free virtual = 8188
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gemma_accelerator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16(ACCUM_WIDTH...
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gemma_accelerator_tb_behav -key {Behavioral:sim_1:Functional:gemma_accelerator_tb} -tclbatch {gemma_accelerator_tb.tcl} -view {/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/gemma_accelerator_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/gemma_accelerator_tb_behav.wcfg
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /accumulator was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /north_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /west_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /accumulator was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /north_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /west_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /accumulator was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /north_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /west_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /accumulator was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /north_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /west_reg was not found in the design.
source gemma_accelerator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gemma_accelerator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8467.242 ; gain = 412.266 ; free physical = 4702 ; free virtual = 7903
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gemma_accelerator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16(ACCUM_WIDTH...
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8819.457 ; gain = 0.000 ; free physical = 4223 ; free virtual = 7604
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
ERROR: [VRFC 10-2989] 'input_cycle_count' is not declared [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:970]
ERROR: [VRFC 10-2989] 'input_cycle_count' is not declared [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:971]
ERROR: [VRFC 10-2989] 'input_cycle_count' is not declared [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:972]
ERROR: [VRFC 10-8530] module 'gemma_accelerator' is ignored due to previous errors [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:498]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16(ACCUM_WIDTH...
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8925.863 ; gain = 52.527 ; free physical = 4184 ; free virtual = 7556
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16(ACCUM_WIDTH...
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 9053.926 ; gain = 24.121 ; free physical = 4005 ; free virtual = 7381
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
ERROR: [VRFC 10-2951] 'i' is not a constant [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:2078]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:2078]
ERROR: [VRFC 10-8530] module 'gemma_accelerator' is ignored due to previous errors [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:1663]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16(ACCUM_WIDTH...
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9053.926 ; gain = 0.000 ; free physical = 4074 ; free virtual = 7520
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16(ACCUM_WIDTH...
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9167.008 ; gain = 113.082 ; free physical = 4060 ; free virtual = 7502
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
ERROR: [VRFC 10-1280] procedural assignment to a non-register west_valid_to_east is not permitted, left-hand side should be reg/integer/time/genvar [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:162]
ERROR: [VRFC 10-1280] procedural assignment to a non-register west_valid_to_east is not permitted, left-hand side should be reg/integer/time/genvar [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:164]
ERROR: [VRFC 10-8530] module 'systolic_array_16x16' is ignored due to previous errors [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:83]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'north_valid_to_south' is not permitted [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:132]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'west_valid_to_east' is not permitted [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:140]
ERROR: [VRFC 10-8530] module 'systolic_array_16x16' is ignored due to previous errors [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:83]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'north_valid_to_south' is not permitted [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:132]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'west_valid_to_east' is not permitted [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:140]
ERROR: [VRFC 10-8530] module 'systolic_array_16x16' is ignored due to previous errors [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:83]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9167.008 ; gain = 0.000 ; free physical = 3617 ; free virtual = 7139
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 9184.988 ; gain = 17.980 ; free physical = 3611 ; free virtual = 7147
current_wave_config {gemma_accelerator_tb_behav.wcfg}
gemma_accelerator_tb_behav.wcfg
add_wave {{/gemma_accelerator_tb/dut/systolic_array_inst/\ROW[0].COL[0].pe_inst }} 
current_wave_config {gemma_accelerator_tb_behav.wcfg}
gemma_accelerator_tb_behav.wcfg
add_wave {{/gemma_accelerator_tb/dut/systolic_array_inst/\ROW[0].COL[1].pe_inst }} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9297.043 ; gain = 0.000 ; free physical = 3749 ; free virtual = 7257
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 9324.055 ; gain = 20.016 ; free physical = 2520 ; free virtual = 5668
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 9342.062 ; gain = 18.008 ; free physical = 2297 ; free virtual = 5531
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 9353.070 ; gain = 11.008 ; free physical = 703 ; free virtual = 4904
current_wave_config {gemma_accelerator_tb_behav.wcfg}
gemma_accelerator_tb_behav.wcfg
add_wave {{/gemma_accelerator_tb/dut/systolic_array_inst/\ROW[0].COL[0].pe_inst }} 
current_wave_config {gemma_accelerator_tb_behav.wcfg}
gemma_accelerator_tb_behav.wcfg
add_wave {{/gemma_accelerator_tb/dut/systolic_array_inst/\ROW[0].COL[1].pe_inst }} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 9353.070 ; gain = 0.000 ; free physical = 721 ; free virtual = 4919
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8(ACCUM_WIDTH=20)
Compiling module xil_defaultlib.systolic_array_16x16(ACCUM_WIDTH...
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 9353.070 ; gain = 0.000 ; free physical = 794 ; free virtual = 4907
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gemma_accelerator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8(ACCUM_WIDTH=20)
Compiling module xil_defaultlib.systolic_array_16x16(ACCUM_WIDTH...
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gemma_accelerator_tb_behav -key {Behavioral:sim_1:Functional:gemma_accelerator_tb} -tclbatch {gemma_accelerator_tb.tcl} -view {/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/gemma_accelerator_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/gemma_accelerator_tb_behav.wcfg
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /clk was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /rst was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /accum_reset was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /inp_north was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /inp_west was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /outp_south was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /outp_east was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /result was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /accumulator was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /north_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /west_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /DATA_WIDTH was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[0].pe_inst /ACCUM_WIDTH was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /clk was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /rst was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /accum_reset was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /inp_north was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /inp_west was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /outp_south was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /outp_east was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /result was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /accumulator was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /north_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /west_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /DATA_WIDTH was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[0].col_gen[1].pe_inst /ACCUM_WIDTH was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /clk was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /rst was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /accum_reset was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /inp_north was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /inp_west was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /outp_south was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /outp_east was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /result was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /accumulator was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /north_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /west_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /DATA_WIDTH was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[0].pe_inst /ACCUM_WIDTH was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /clk was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /rst was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /accum_reset was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /inp_north was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /inp_west was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /outp_south was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /outp_east was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /result was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /accumulator was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /north_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /west_reg was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /DATA_WIDTH was not found in the design.
WARNING: Simulation object /gemma_accelerator_tb/dut/systolic_array_inst/\row_gen[1].col_gen[1].pe_inst /ACCUM_WIDTH was not found in the design.
source gemma_accelerator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gemma_accelerator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 9353.070 ; gain = 0.000 ; free physical = 794 ; free virtual = 4910
current_wave_config {gemma_accelerator_tb_behav.wcfg}
gemma_accelerator_tb_behav.wcfg
add_wave {{/gemma_accelerator_tb/dut/systolic_array_inst/\ROW[0].COL[0].pe_inst }} 
current_wave_config {gemma_accelerator_tb_behav.wcfg}
gemma_accelerator_tb_behav.wcfg
add_wave {{/gemma_accelerator_tb/dut/systolic_array_inst/\ROW[0].COL[1].pe_inst }} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8(ACCUM_WIDTH=20)
Compiling module xil_defaultlib.systolic_array_16x16(ACCUM_WIDTH...
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 9430.078 ; gain = 0.000 ; free physical = 748 ; free virtual = 4863
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 9513.086 ; gain = 83.008 ; free physical = 753 ; free virtual = 4879
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 9723.102 ; gain = 62.012 ; free physical = 510 ; free virtual = 4660
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
ERROR: [VRFC 10-2989] 'accumulator' is not declared [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:58]
ERROR: [VRFC 10-8530] module 'pe_int8' is ignored due to previous errors [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9723.102 ; gain = 0.000 ; free physical = 615 ; free virtual = 4759
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9723.102 ; gain = 0.000 ; free physical = 615 ; free virtual = 4759
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9758.926 ; gain = 35.824 ; free physical = 597 ; free virtual = 4742
current_wave_config {gemma_accelerator_tb_behav.wcfg}
gemma_accelerator_tb_behav.wcfg
add_wave {{/gemma_accelerator_tb/dut/systolic_array_inst/\ROW[1].COL[0].pe_inst }} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9759.109 ; gain = 0.184 ; free physical = 506 ; free virtual = 4696
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3423] illegal output port connection to 'valid_out' [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:203]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'north_valid_pipe' is not permitted [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:202]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9856.117 ; gain = 97.008 ; free physical = 577 ; free virtual = 4659
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 9856.117 ; gain = 0.000 ; free physical = 497 ; free virtual = 4600
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:228]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:227]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:235]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:240]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:246]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:245]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:252]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:251]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9894.488 ; gain = 0.000 ; free physical = 757 ; free virtual = 3552
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
ERROR: [VRFC 10-2989] 'clk' is not declared [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:1080]
ERROR: [VRFC 10-8530] module 'gemma_accelerator' is ignored due to previous errors [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:614]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:228]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:227]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:235]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:240]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:246]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:245]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:252]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:251]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9994.488 ; gain = 0.000 ; free physical = 751 ; free virtual = 3532
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 10048.500 ; gain = 54.012 ; free physical = 753 ; free virtual = 3529
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:228]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:227]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:235]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:240]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:246]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:245]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:252]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:251]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 10048.500 ; gain = 0.000 ; free physical = 669 ; free virtual = 3435
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
ERROR: [VRFC 10-4982] syntax error near 'else' [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:889]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:889]
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:904]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:904]
ERROR: [VRFC 10-2989] 'clk' is not declared [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:1020]
ERROR: [VRFC 10-8530] module 'gemma_accelerator' is ignored due to previous errors [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:614]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10048.500 ; gain = 0.000 ; free physical = 677 ; free virtual = 3467
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 10137.520 ; gain = 89.020 ; free physical = 655 ; free virtual = 3442
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 10162.531 ; gain = 25.012 ; free physical = 791 ; free virtual = 3591
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 10210.535 ; gain = 48.004 ; free physical = 578 ; free virtual = 3418
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
ERROR: [VRFC 10-2989] 'accumulator' is not declared [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:58]
ERROR: [VRFC 10-8530] module 'pe_int8' is ignored due to previous errors [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 10298.559 ; gain = 88.023 ; free physical = 646 ; free virtual = 3473
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:229]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:228]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:236]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:241]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:247]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:246]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:253]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:252]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 10322.570 ; gain = 24.012 ; free physical = 684 ; free virtual = 3510
current_wave_config {gemma_accelerator_tb_behav.wcfg}
gemma_accelerator_tb_behav.wcfg
add_wave {{/gemma_accelerator_tb/dut/systolic_array_inst/north_valid_pipeline}} {{/gemma_accelerator_tb/dut/systolic_array_inst/west_valid_pipeline}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:229]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:228]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:236]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:241]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:247]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:246]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:253]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:252]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10322.570 ; gain = 0.000 ; free physical = 1308 ; free virtual = 4144
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:229]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:228]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:236]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:241]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:247]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:246]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:253]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:252]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10339.570 ; gain = 17.000 ; free physical = 1316 ; free virtual = 4186
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16_early_valid
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:334]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:333]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:341]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:346]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:352]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:351]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:358]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:357]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 10339.570 ; gain = 0.000 ; free physical = 1114 ; free virtual = 3960
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:229]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:228]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:236]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:241]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:247]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:246]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:253]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:252]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'valid' on this module [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:271]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:229]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:228]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:236]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:241]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:247]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:246]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:253]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:252]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 10364.523 ; gain = 15.984 ; free physical = 1185 ; free virtual = 4029
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-311] analyzing module pe_int8
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pe_int8' [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'valid' on this module [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v:164]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 10432.523 ; gain = 23.945 ; free physical = 2890 ; free virtual = 5811
current_wave_config {gemma_accelerator_tb_behav.wcfg}
gemma_accelerator_tb_behav.wcfg
add_wave {{/gemma_accelerator_tb/dut/systolic_array_inst/north_valid_to_south}} {{/gemma_accelerator_tb/dut/systolic_array_inst/west_valid_to_east}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 10537.570 ; gain = 0.000 ; free physical = 2545 ; free virtual = 5799
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 10537.570 ; gain = 0.000 ; free physical = 2220 ; free virtual = 5545
current_wave_config {gemma_accelerator_tb_behav.wcfg}
gemma_accelerator_tb_behav.wcfg
add_wave {{/gemma_accelerator_tb/dut/systolic_array_inst/north_valid_to_south_comb}} {{/gemma_accelerator_tb/dut/systolic_array_inst/west_valid_to_east_comb}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10537.570 ; gain = 0.000 ; free physical = 2396 ; free virtual = 5704
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gemma_accelerator_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/accelerator_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gemma_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_int8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/systolic_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_16x16
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gemma_accelerator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gemma_accelerator_tb_behav xil_defaultlib.gemma_accelerator_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelerator_buffer(ADDR_WIDTH=5)
Compiling module xil_defaultlib.pe_int8
Compiling module xil_defaultlib.systolic_array_16x16_default
Compiling module xil_defaultlib.gemma_accelerator(BUFFER_ADDR_WI...
Compiling module xil_defaultlib.gemma_accelerator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gemma_accelerator_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 10537.570 ; gain = 0.000 ; free physical = 2192 ; free virtual = 5514
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/tb_gemma_accelerator.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/gemma_accelerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/prabathbk/dvcon/GEMMA_ACC_IP/standalone/src/pe_int8.v:]
run all
