#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562efd902910 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x562efd925210_0 .net "binary_wptr", 3 0, v0x562efd924920_0;  1 drivers
v0x562efd925320_0 .net "full", 0 0, v0x562efd924ac0_0;  1 drivers
v0x562efd9253f0_0 .var "gray_rptr", 3 0;
v0x562efd9254f0_0 .net "gray_wptr", 3 0, v0x562efd924d00_0;  1 drivers
v0x562efd9255c0_0 .var "pass", 0 0;
v0x562efd925660_0 .var "rst_done", 0 0;
v0x562efd925700_0 .var "w_en", 0 0;
v0x562efd9257a0_0 .var "wclk", 0 0;
v0x562efd925870_0 .var "wrst_n", 0 0;
E_0x562efd903420 .event edge, v0x562efd9255c0_0;
E_0x562efd902de0 .event posedge, v0x562efd924f70_0;
E_0x562efd903110 .event edge, v0x562efd925660_0;
S_0x562efd902a90 .scope module, "dut" "wr_ptr_handler" 2 10, 3 4 0, S_0x562efd902910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wclk"
    .port_info 1 /INPUT 1 "wrst_n"
    .port_info 2 /INPUT 1 "w_en"
    .port_info 3 /OUTPUT 4 "binary_wptr"
    .port_info 4 /OUTPUT 4 "gray_wptr"
    .port_info 5 /OUTPUT 1 "full"
    .port_info 6 /INPUT 4 "gray_rptr"
L_0x562efd8f4f20 .functor AND 1, v0x562efd925700_0, L_0x562efd926340, C4<1>, C4<1>;
L_0x562efd9266b0 .functor NOT 1, L_0x562efd9267c0, C4<0>, C4<0>, C4<0>;
v0x562efd924200_0 .net *"_s1", 0 0, L_0x562efd926340;  1 drivers
v0x562efd9242c0_0 .net *"_s11", 0 0, L_0x562efd9267c0;  1 drivers
v0x562efd9243a0_0 .net *"_s12", 0 0, L_0x562efd9266b0;  1 drivers
v0x562efd924490_0 .net *"_s15", 2 0, L_0x562efd926900;  1 drivers
v0x562efd924570_0 .net *"_s16", 3 0, L_0x562efd9269a0;  1 drivers
v0x562efd9246a0_0 .net *"_s2", 0 0, L_0x562efd8f4f20;  1 drivers
v0x562efd924760_0 .net *"_s4", 3 0, L_0x562efd9264d0;  1 drivers
L_0x7f7ce8389018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x562efd924840_0 .net *"_s7", 2 0, L_0x7f7ce8389018;  1 drivers
v0x562efd924920_0 .var "binary_wptr", 3 0;
v0x562efd924a00_0 .net "binary_wptr_p", 3 0, L_0x562efd926610;  1 drivers
v0x562efd924ac0_0 .var "full", 0 0;
v0x562efd924b60_0 .net "full_p", 0 0, L_0x562efd926b20;  1 drivers
v0x562efd924c20_0 .net "gray_rptr", 3 0, v0x562efd9253f0_0;  1 drivers
v0x562efd924d00_0 .var "gray_wptr", 3 0;
v0x562efd924de0_0 .net "gray_wptr_p", 3 0, L_0x562efd926020;  1 drivers
v0x562efd924ed0_0 .net "w_en", 0 0, v0x562efd925700_0;  1 drivers
v0x562efd924f70_0 .net "wclk", 0 0, v0x562efd9257a0_0;  1 drivers
v0x562efd925030_0 .net "wrst_n", 0 0, v0x562efd925870_0;  1 drivers
E_0x562efd8fc840/0 .event negedge, v0x562efd925030_0;
E_0x562efd8fc840/1 .event posedge, v0x562efd924f70_0;
E_0x562efd8fc840 .event/or E_0x562efd8fc840/0, E_0x562efd8fc840/1;
L_0x562efd926340 .reduce/nor v0x562efd924ac0_0;
L_0x562efd9264d0 .concat [ 1 3 0 0], L_0x562efd8f4f20, L_0x7f7ce8389018;
L_0x562efd926610 .arith/sum 4, v0x562efd924920_0, L_0x562efd9264d0;
L_0x562efd9267c0 .part v0x562efd9253f0_0, 3, 1;
L_0x562efd926900 .part v0x562efd9253f0_0, 0, 3;
L_0x562efd9269a0 .concat [ 3 1 0 0], L_0x562efd926900, L_0x562efd9266b0;
L_0x562efd926b20 .cmp/eq 4, v0x562efd924d00_0, L_0x562efd9269a0;
S_0x562efd8fdcb0 .scope module, "b2g_converter0" "b2g_converter" 3 19, 4 1 0, S_0x562efd902a90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "din"
    .port_info 1 /OUTPUT 4 "dout"
P_0x562efd8fde80 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000000100>;
v0x562efd923ed0_0 .net *"_s16", 0 0, L_0x562efd926200;  1 drivers
v0x562efd923fd0_0 .net "din", 3 0, L_0x562efd926610;  alias, 1 drivers
v0x562efd9240b0_0 .net "dout", 3 0, L_0x562efd926020;  alias, 1 drivers
L_0x562efd925940 .part L_0x562efd926610, 0, 1;
L_0x562efd925a10 .part L_0x562efd926610, 1, 1;
L_0x562efd925b80 .part L_0x562efd926610, 1, 1;
L_0x562efd925cb0 .part L_0x562efd926610, 2, 1;
L_0x562efd925e00 .part L_0x562efd926610, 2, 1;
L_0x562efd925ea0 .part L_0x562efd926610, 3, 1;
L_0x562efd926020 .concat8 [ 1 1 1 1], L_0x562efd8c7660, L_0x562efd8f4c30, L_0x562efd8f4eb0, L_0x562efd926200;
L_0x562efd926200 .part L_0x562efd926610, 3, 1;
S_0x562efd8fdf20 .scope generate, "genblk1[0]" "genblk1[0]" 4 8, 4 8 0, S_0x562efd8fdcb0;
 .timescale 0 0;
P_0x562efd8ff6f0 .param/l "i" 0 4 8, +C4<00>;
L_0x562efd8c7660 .functor XOR 1, L_0x562efd925940, L_0x562efd925a10, C4<0>, C4<0>;
v0x562efd8f3670_0 .net *"_s0", 0 0, L_0x562efd925940;  1 drivers
v0x562efd8f3c50_0 .net *"_s1", 0 0, L_0x562efd925a10;  1 drivers
v0x562efd8f4150_0 .net *"_s2", 0 0, L_0x562efd8c7660;  1 drivers
S_0x562efd9234f0 .scope generate, "genblk1[1]" "genblk1[1]" 4 8, 4 8 0, S_0x562efd8fdcb0;
 .timescale 0 0;
P_0x562efd923700 .param/l "i" 0 4 8, +C4<01>;
L_0x562efd8f4c30 .functor XOR 1, L_0x562efd925b80, L_0x562efd925cb0, C4<0>, C4<0>;
v0x562efd8f4510_0 .net *"_s0", 0 0, L_0x562efd925b80;  1 drivers
v0x562efd923800_0 .net *"_s1", 0 0, L_0x562efd925cb0;  1 drivers
v0x562efd9238e0_0 .net *"_s2", 0 0, L_0x562efd8f4c30;  1 drivers
S_0x562efd9239a0 .scope generate, "genblk1[2]" "genblk1[2]" 4 8, 4 8 0, S_0x562efd8fdcb0;
 .timescale 0 0;
P_0x562efd923b90 .param/l "i" 0 4 8, +C4<010>;
L_0x562efd8f4eb0 .functor XOR 1, L_0x562efd925e00, L_0x562efd925ea0, C4<0>, C4<0>;
v0x562efd923c50_0 .net *"_s0", 0 0, L_0x562efd925e00;  1 drivers
v0x562efd923d30_0 .net *"_s1", 0 0, L_0x562efd925ea0;  1 drivers
v0x562efd923e10_0 .net *"_s2", 0 0, L_0x562efd8f4eb0;  1 drivers
    .scope S_0x562efd902a90;
T_0 ;
    %wait E_0x562efd8fc840;
    %load/vec4 v0x562efd925030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562efd924920_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x562efd924d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562efd924ac0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562efd924a00_0;
    %assign/vec4 v0x562efd924920_0, 0;
    %load/vec4 v0x562efd924de0_0;
    %assign/vec4 v0x562efd924d00_0, 0;
    %load/vec4 v0x562efd924b60_0;
    %assign/vec4 v0x562efd924ac0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562efd902910;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562efd9257a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562efd925870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562efd925700_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562efd9253f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562efd925660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562efd9255c0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x562efd902910;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x562efd9257a0_0;
    %inv;
    %store/vec4 v0x562efd9257a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562efd902910;
T_3 ;
    %vpi_call 2 26 "$display", "START RESET" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562efd925870_0, 0, 1;
    %delay 64, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562efd925870_0, 0, 1;
    %vpi_call 2 30 "$display", "STOP RESET" {0 0 0};
    %wait E_0x562efd902de0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562efd925660_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x562efd902910;
T_4 ;
T_4.0 ;
    %load/vec4 v0x562efd925660_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0x562efd903110;
    %jmp T_4.0;
T_4.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562efd925700_0, 0, 1;
    %pushi/vec4 15, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x562efd902de0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562efd925700_0, 0, 1;
    %wait E_0x562efd902de0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562efd9255c0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x562efd902910;
T_5 ;
T_5.0 ;
    %load/vec4 v0x562efd925660_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x562efd903110;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 48 "$monitor", "Write enable: %d, Write pointer: %b (binary) %b (gray) \011|\011 Read pointer: %b (gray) \011|\011 full: %d", v0x562efd925700_0, v0x562efd925210_0, v0x562efd9254f0_0, v0x562efd9253f0_0, v0x562efd925320_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x562efd902910;
T_6 ;
    %wait E_0x562efd903420;
    %load/vec4 v0x562efd9255c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 10, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x562efd902de0;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %vpi_call 2 54 "$display", "SIMULATION PASSED !!!" {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "/home/hoangnam/Verilog/Asynchronous-FIFO/wr_ptr_handler/wr_ptr_handler_tb.sv";
    "/home/hoangnam/Verilog/Asynchronous-FIFO/wr_ptr_handler/wr_ptr_handler.v";
    "/home/hoangnam/Verilog/Asynchronous-FIFO/b2g_converter/b2g_converter.v";
