NDFramePage.OnPageTitleLoaded("SystemVerilogModule:up_1553","up_1553");NDSummary.OnSummaryLoaded("SystemVerilogModule:up_1553",[["SystemVerilog","SystemVerilog"]],[["Groups","Group"],["Modules","Module"],["Register Addresses","RegisterAddress"],["Register Bits","RegisterBit"],["Variables","Variable"]],[[136,0,1,"up_1553"],[137,0,4,"DIVISOR","DIVISOR"],[138,0,4,"FIFO_DEPTH","FIFO_DEPTH"],[139,0,4,"DATA_BITS","DATA_BITS"],[140,0,0,"Register Information","Register_Information"],[141,0,2,"RX_FIFO_REG","RX_FIFO_REG"],[142,0,2,"TX_FIFO_REG","TX_FIFO_REG"],[143,0,2,"STATUS_REG","STATUS_REG"],[144,0,3,"Status Register Bits","Status_Register_Bits"],[145,0,3,,"parity_err"],[146,0,3,,"frame_err"],[147,0,3,,"rx_hold_en"],[163,0,3,,"irq_en"],[148,0,3,,"tx_full"],[149,0,3,,"tx_empty"],[150,0,3,,"rx_full"],[151,0,3,,"rx_valid"],[152,0,2,"CONTROL_REG","CONTROL_REG"],[164,0,3,"Control Register Bits","Control_Register_Bits"],[154,0,3,,"ENABLE_INTR_BIT"],[165,0,3,,"ENABLE_RX_HOLD_BIT"],[155,0,3,,"RESET_RX_BIT"],[156,0,3,,"RESET_TX_BIT"]]);