0.7
2020.1.1
Aug  5 2020
23:19:43
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/arbiter.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp.v,,arbiter,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v,,axis_async_fifo,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v,,axis_async_fifo_adapter,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v,1603840332,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/axis_gmii_rx.v,,axis_fifo,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/priority_encoder.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/rgmii_phy_if.v,,priority_encoder,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/sync_reset.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/rtl/sync_signal.v,,sync_reset,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_cache.v,,arp,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_cache.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_rx.v,,arp_cache,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_rx.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_tx.v,,arp_eth_rx,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_eth_tx.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v,,arp_eth_tx,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/axis_gmii_rx.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/axis_gmii_tx.v,,axis_gmii_rx,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/axis_gmii_tx.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/rtl/debounce_switch.v,,axis_gmii_tx,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_arb_mux.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_rx.v,,eth_arb_mux,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_rx.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_tx.v,,eth_axis_rx,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_axis_tx.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g.v,,eth_axis_tx,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v,,eth_mac_1g,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v,,eth_mac_1g_rgmii,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v,,eth_mac_1g_rgmii_fifo,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/iddr.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip.v,,iddr,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v,,ip,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v,,ip_arb_mux,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_rx.v,,ip_complete,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_rx.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_tx.v,,ip_eth_rx,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_eth_tx.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/lfsr.v,,ip_eth_tx,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/lfsr.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/oddr.v,,lfsr,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/oddr.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/priority_encoder.v,,oddr,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/rgmii_phy_if.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ssio_ddr_in.v,,rgmii_phy_if,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ssio_ddr_in.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/sync_reset.v,,ssio_ddr_in,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v,,udp,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v,,udp_checksum_gen,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v,1603261683,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_ip_rx.v,,udp_complete,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_ip_rx.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_ip_tx.v,,udp_ip_rx,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_ip_tx.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga2.v,,udp_ip_tx,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/rtl/debounce_switch.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_arb_mux.v,,debounce_switch,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/rtl/sync_signal.v,1601680408,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp.v,,sync_signal,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga2.v,1605015591,verilog,,,,fpga2,,,,,,,,
C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v,1605146036,verilog,,C:/src/verilog_ethernet_acq7/verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/iddr.v,,fpga_core4,,,,,,,,
