Chr1	99170	99671	chipSampleRepAll_peak_4	449	.	Chr1	97411	99240	AT1G01230	0.0	+	0
Chr1	171294	171795	chipSampleRepAll_peak_6	171	.	Chr1	168558	171386	AT1G01460	0.0	+	0
Chr1	171294	171795	chipSampleRepAll_peak_6	171	.	Chr1	171524	172948	AT1G01470	0.0	-	0
Chr1	190092	190593	chipSampleRepAll_peak_8	436	.	Chr1	187144	190472	AT1G01510	0.0	+	0
Chr1	190092	190593	chipSampleRepAll_peak_8	436	.	Chr1	190407	192436	AT1G01520	0.0	+	0
Chr1	207626	208127	chipSampleRepAll_peak_10	119	.	Chr1	204934	207642	AT1G01570	0.0	+	0
Chr1	220012	220513	chipSampleRepAll_peak_11	101	.	Chr1	218833	221286	AT1G01600	0.0	+	0
Chr1	268041	268542	chipSampleRepAll_peak_13	268	.	Chr1	267992	269819	AT1G01720	0.0	+	0
Chr1	302372	302873	chipSampleRepAll_peak_14	166	.	Chr1	298450	302310	AT1G01830	0.0	-	-63
Chr1	356675	357176	chipSampleRepAll_peak_15	240	.	Chr1	355123	357258	AT1G02030	0.0	-	0
Chr1	364074	364575	chipSampleRepAll_peak_16	422	.	Chr1	365164	367443	AT1G02065	0.0	+	-590
Chr1	485492	485993	chipSampleRepAll_peak_17	816	.	Chr1	486799	489651	AT1G02400	0.0	+	-807
Chr1	567147	567648	chipSampleRepAll_peak_18	352	.	Chr1	564017	567771	AT1G02640	0.0	+	0
Chr1	575416	575917	chipSampleRepAll_peak_19	1380	.	Chr1	575921	580532	AT1G02670	0.0	+	-5
Chr1	587999	588500	chipSampleRepAll_peak_20	186	.	Chr1	588002	589480	AT1G02700	0.0	+	0
Chr1	621160	621661	chipSampleRepAll_peak_21	146	.	Chr1	620677	621329	AT1G02813	0.0	+	0
Chr1	621160	621661	chipSampleRepAll_peak_21	146	.	Chr1	621452	623054	AT1G02816	0.0	+	0
Chr1	707164	707665	chipSampleRepAll_peak_22	156	.	Chr1	707484	710041	AT1G03050	0.0	+	0
Chr1	729626	730127	chipSampleRepAll_peak_23	141	.	Chr1	729829	731565	AT1G03070	0.0	+	0
Chr1	867569	868070	chipSampleRepAll_peak_24	274	.	Chr1	865894	867733	AT1G03470	0.0	-	0
Chr1	898565	899066	chipSampleRepAll_peak_25	262	.	Chr1	898479	899794	AT1G03600	0.0	+	0
Chr1	993048	993549	chipSampleRepAll_peak_27	186	.	Chr1	991105	993126	AT1G03900	0.0	+	0
Chr1	993048	993549	chipSampleRepAll_peak_27	186	.	Chr1	993399	995989	AT1G03905	0.0	+	0
Chr1	1028149	1028650	chipSampleRepAll_peak_28	132	.	Chr1	1027852	1029119	AT1G04000	0.0	-	0
Chr1	1085132	1085633	chipSampleRepAll_peak_29	149	.	Chr1	1086169	1096510	AT1G04160	0.0	+	-537
Chr1	1123092	1123593	chipSampleRepAll_peak_31	218	.	Chr1	1119698	1122786	AT1G04220	0.0	-	-307
Chr1	1158952	1159453	chipSampleRepAll_peak_32	416	.	Chr1	1154739	1157813	AT1G04310	0.0	-	-1140
Chr1	1224405	1224906	chipSampleRepAll_peak_33	128	.	Chr1	1221410	1224539	AT1G04500	0.0	-	0
Chr1	1312862	1313363	chipSampleRepAll_peak_34	202	.	Chr1	1313442	1315823	AT1G04690	0.0	+	-80
Chr1	1468871	1469372	chipSampleRepAll_peak_38	181	.	Chr1	1469540	1470881	AT1G05100	0.0	+	-169
Chr1	1773569	1774070	chipSampleRepAll_peak_42	186	.	Chr1	1771384	1773385	AT1G05870	0.0	-	-185
Chr1	1953495	1953996	chipSampleRepAll_peak_43a	257	.	Chr1	1950595	1952880	AT1G06400	0.0	-	-616
Chr1	1953669	1954170	chipSampleRepAll_peak_43b	166	.	Chr1	1954673	1958866	AT1G06410	0.0	+	-504
Chr1	2047493	2047994	chipSampleRepAll_peak_45	490	.	Chr1	2040409	2047655	AT1G06670	0.0	+	0
Chr1	2047493	2047994	chipSampleRepAll_peak_45	490	.	Chr1	2047633	2049439	AT1G06680	0.0	+	0
Chr1	2169674	2170175	chipSampleRepAll_peak_47	101	.	Chr1	2168560	2169957	AT1G07070	0.0	+	0
Chr1	2169674	2170175	chipSampleRepAll_peak_47	101	.	Chr1	2169976	2172194	AT1G07080	0.0	+	0
Chr1	2214065	2214566	chipSampleRepAll_peak_48a	268	.	Chr1	2215215	2216982	AT1G07210	0.0	+	-650
Chr1	2291138	2291639	chipSampleRepAll_peak_49	223	.	Chr1	2291368	2294558	AT1G07470	0.0	+	0
Chr1	2299306	2299807	chipSampleRepAll_peak_50	1197	.	Chr1	2296022	2299544	AT1G07480	0.0	-	0
Chr1	2304920	2305421	chipSampleRepAll_peak_51	282	.	Chr1	2304434	2312399	AT1G07510	0.0	+	0
Chr1	2304920	2305421	chipSampleRepAll_peak_51	282	.	Chr1	2304765	2305031	AT1G07500	0.0	-	0
Chr1	2374686	2375187	chipSampleRepAll_peak_52	291	.	Chr1	2370019	2374607	AT1G07670	0.0	-	-80
Chr1	2431972	2432473	chipSampleRepAll_peak_53a	576	.	Chr1	2428772	2432091	AT1G07870	0.0	-	0
Chr1	2432567	2433068	chipSampleRepAll_peak_53b	1324	.	Chr1	2428772	2432091	AT1G07870	0.0	-	-477
Chr1	2563500	2564001	chipSampleRepAll_peak_54	105	.	Chr1	2562768	2563706	AT1G08170	0.0	-	0
Chr1	2848034	2848535	chipSampleRepAll_peak_56	352	.	Chr1	2846893	2848100	AT1G08880	0.0	-	0
Chr1	2848034	2848535	chipSampleRepAll_peak_56	352	.	Chr1	2848148	2852270	AT1G08890	0.0	+	0
Chr1	2964535	2965036	chipSampleRepAll_peak_58	483	.	Chr1	2964014	2964727	AT1G09176	0.0	+	0
Chr1	2964535	2965036	chipSampleRepAll_peak_58	483	.	Chr1	2965022	2965972	AT1G09180	0.0	+	0
Chr1	2991700	2992201	chipSampleRepAll_peak_60	371	.	Chr1	2993380	2993820	AT1G09260	0.0	+	-1180
Chr1	3296003	3296504	chipSampleRepAll_peak_63	119	.	Chr1	3290310	3296198	AT1G10090	0.0	-	0
Chr1	3369005	3369506	chipSampleRepAll_peak_65	309	.	Chr1	3366492	3369125	AT1G10280	0.0	-	0
Chr1	3394859	3395360	chipSampleRepAll_peak_66	207	.	Chr1	3392942	3395181	AT1G10350	0.0	-	0
Chr1	3415737	3416238	chipSampleRepAll_peak_68	229	.	Chr1	3414822	3416474	AT1G10400	0.0	-	0
Chr1	3472644	3473145	chipSampleRepAll_peak_70	297	.	Chr1	3471455	3472674	AT1G10530	0.0	-	0
Chr1	3590384	3590885	chipSampleRepAll_peak_72	234	.	Chr1	3580829	3590928	AT1G10760	0.0	-	0
Chr1	3664061	3664562	chipSampleRepAll_peak_73	483	.	Chr1	3659203	3664264	AT1G10950	0.0	+	0
Chr1	3664061	3664562	chipSampleRepAll_peak_73	483	.	Chr1	3664186	3665040	AT1G10960	0.0	+	0
Chr1	3764616	3765117	chipSampleRepAll_peak_74	125	.	Chr1	3763267	3764483	AT1G11230	0.0	-	-134
Chr1	3925522	3926023	chipSampleRepAll_peak_75	156	.	Chr1	3920477	3924566	AT1G11660	0.0	+	957
Chr1	3950817	3951318	chipSampleRepAll_peak_76	171	.	Chr1	3948713	3951359	AT1G11710	0.0	+	0
Chr1	3994974	3995475	chipSampleRepAll_peak_77	504	.	Chr1	3995157	3997965	AT1G11840	0.0	+	0
Chr1	4044089	4044590	chipSampleRepAll_peak_78	409	.	Chr1	4044369	4044669	AT1G11970	0.0	+	0
Chr1	4208788	4209289	chipSampleRepAll_peak_81	143	.	Chr1	4206359	4208999	AT1G12370	0.0	-	0
Chr1	4211749	4212250	chipSampleRepAll_peak_82a	132	.	Chr1	4214257	4217412	AT1G12380	0.0	-	2008
Chr1	4229472	4229973	chipSampleRepAll_peak_83a	628	.	Chr1	4226238	4229211	AT1G12420	0.0	-	-262
Chr1	4230411	4230912	chipSampleRepAll_peak_84	101	.	Chr1	4226238	4229211	AT1G12420	0.0	-	-1201
Chr1	4243958	4244459	chipSampleRepAll_peak_85	268	.	Chr1	4243903	4245993	AT1G12450	0.0	+	0
Chr1	4280718	4281219	chipSampleRepAll_peak_86	134	.	Chr1	4277946	4281131	AT1G12570	0.0	-	0
Chr1	4289251	4289752	chipSampleRepAll_peak_87	110	.	Chr1	4289882	4291017	AT1G12610	0.0	-	131
Chr1	4301045	4301546	chipSampleRepAll_peak_88	396	.	Chr1	4298665	4299571	AT1G12630	0.0	+	1475
Chr1	4340112	4340613	chipSampleRepAll_peak_89	166	.	Chr1	4342208	4344875	AT1G12740	0.0	+	-1596
Chr1	4526020	4526521	chipSampleRepAll_peak_90	257	.	Chr1	4525413	4526204	AT1G13245	0.0	-	0
Chr1	4528610	4529111	chipSampleRepAll_peak_91	1873	.	Chr1	4528484	4530222	AT1G13250	0.0	-	0
Chr1	4655542	4656043	chipSampleRepAll_peak_92	171	.	Chr1	4658537	4659115	AT1G13605	0.0	+	-2495
Chr1	4679941	4680442	chipSampleRepAll_peak_93	315	.	Chr1	4680289	4682382	AT1G13650	0.0	-	0
Chr1	4713317	4713818	chipSampleRepAll_peak_94	396	.	Chr1	4713432	4715407	AT1G13740	0.0	+	0
Chr1	4735327	4735828	chipSampleRepAll_peak_95	245	.	Chr1	4733990	4735453	AT1G13810	0.0	+	0
Chr1	4735327	4735828	chipSampleRepAll_peak_95	245	.	Chr1	4735473	4737910	AT1G13820	0.0	+	0
Chr1	4801658	4802159	chipSampleRepAll_peak_97	606	.	Chr1	4800168	4801850	AT1G14010	0.0	-	0
Chr1	4881787	4882288	chipSampleRepAll_peak_99	234	.	Chr1	4880029	4882265	AT1G14290	0.0	-	0
Chr1	4893454	4893955	chipSampleRepAll_peak_100	191	.	Chr1	4890068	4892332	AT1G14330	0.0	-	-1123
Chr1	4898820	4899321	chipSampleRepAll_peak_101	456	.	Chr1	4897345	4899035	AT1G14340	0.0	+	0
Chr1	4898820	4899321	chipSampleRepAll_peak_101	456	.	Chr1	4899044	4900054	AT1G14345	0.0	+	0
Chr1	5169528	5170029	chipSampleRepAll_peak_103	105	.	Chr1	5168463	5170066	AT1G15000	0.0	+	0
Chr1	5212056	5212557	chipSampleRepAll_peak_104	101	.	Chr1	5210180	5212349	AT1G15140	0.0	-	0
Chr1	5212056	5212557	chipSampleRepAll_peak_104	101	.	Chr1	5212474	5215042	AT1G15150	0.0	+	0
Chr1	5273977	5274478	chipSampleRepAll_peak_106	196	.	Chr1	5272255	5274074	AT1G15320	0.0	-	0
Chr1	5273977	5274478	chipSampleRepAll_peak_106	196	.	Chr1	5274270	5275602	AT1G15330	0.0	+	0
Chr1	5531915	5532416	chipSampleRepAll_peak_108	1044	.	Chr1	5532297	5535060	AT1G16150	0.0	+	0
Chr1	5648453	5648954	chipSampleRepAll_peak_112	161	.	Chr1	5648635	5651167	AT1G16520	0.0	+	0
Chr1	5678590	5679091	chipSampleRepAll_peak_113	223	.	Chr1	5675494	5678873	AT1G16610	0.0	-	0
Chr1	5851361	5851862	chipSampleRepAll_peak_114	658	.	Chr1	5851859	5853987	AT1G17120	0.0	+	0
Chr1	5963631	5964132	chipSampleRepAll_peak_116	146	.	Chr1	5960470	5962481	AT1G17400	0.0	-	-1151
Chr1	6174523	6175024	chipSampleRepAll_peak_117	257	.	Chr1	6169284	6173273	AT1G17940	0.0	-	-1251
Chr1	6224073	6224574	chipSampleRepAll_peak_118	110	.	Chr1	6222200	6224242	AT1G18080	0.0	+	0
Chr1	6224073	6224574	chipSampleRepAll_peak_118	110	.	Chr1	6224404	6227822	AT1G18090	0.0	+	0
Chr1	6231402	6231903	chipSampleRepAll_peak_119	212	.	Chr1	6227216	6230194	AT1G18100	0.0	-	-1209
Chr1	6281922	6282423	chipSampleRepAll_peak_120	123	.	Chr1	6278787	6282144	AT1G18260	0.0	-	0
Chr1	6281922	6282423	chipSampleRepAll_peak_120	123	.	Chr1	6282232	6283348	AT1G18265	0.0	-	0
Chr1	6303840	6304341	chipSampleRepAll_peak_121	114	.	Chr1	6301199	6303956	AT1G18310	0.0	-	0
Chr1	6352115	6352616	chipSampleRepAll_peak_122	105	.	Chr1	6352324	6356113	AT1G18460	0.0	+	0
Chr1	6528285	6528786	chipSampleRepAll_peak_128	212	.	Chr1	6528983	6532697	AT1G18900	0.0	+	-198
Chr1	6562610	6563111	chipSampleRepAll_peak_129	280	.	Chr1	6560490	6562791	AT1G19000	0.0	-	0
Chr1	6627575	6628076	chipSampleRepAll_peak_131	297	.	Chr1	6626793	6627688	AT1G19210	0.0	-	0
Chr1	6627575	6628076	chipSampleRepAll_peak_131	297	.	Chr1	6627682	6633133	AT1G19220	0.0	-	0
Chr1	6688368	6688869	chipSampleRepAll_peak_132	358	.	Chr1	6688462	6691216	AT1G19350	0.0	+	0
Chr1	6714118	6714619	chipSampleRepAll_peak_133	207	.	Chr1	6712021	6714483	AT1G19400	0.0	-	0
Chr1	6714118	6714619	chipSampleRepAll_peak_133	207	.	Chr1	6714491	6716439	AT1G19410	0.0	-	0
Chr1	6753922	6754423	chipSampleRepAll_peak_134a	490	.	Chr1	6751543	6754073	AT1G19490	0.0	-	0
Chr1	6754141	6754642	chipSampleRepAll_peak_134b	234	.	Chr1	6754664	6755684	AT1G19500	0.0	-	23
Chr1	6799603	6800104	chipSampleRepAll_peak_135	207	.	Chr1	6796136	6799764	AT1G19650	0.0	-	0
Chr1	6799603	6800104	chipSampleRepAll_peak_135	207	.	Chr1	6799968	6802906	AT1G19660	0.0	-	0
Chr1	6802606	6803107	chipSampleRepAll_peak_136	525	.	Chr1	6799968	6802906	AT1G19660	0.0	-	0
Chr1	6862005	6862506	chipSampleRepAll_peak_138	285	.	Chr1	6855898	6860563	AT1G19835	0.0	-	-1443
Chr1	6872884	6873385	chipSampleRepAll_peak_139	202	.	Chr1	6872274	6873358	AT1G19840	0.0	-	0
Chr1	6889635	6890136	chipSampleRepAll_peak_141	347	.	Chr1	6886668	6891404	AT1G19850	0.0	+	0
Chr1	6899480	6899981	chipSampleRepAll_peak_142	186	.	Chr1	6900336	6904155	AT1G19880	0.0	-	356
Chr1	6995833	6996334	chipSampleRepAll_peak_143	105	.	Chr1	6996175	6997943	AT1G20180	0.0	+	0
Chr1	7137655	7138156	chipSampleRepAll_peak_146	1268	.	Chr1	7134658	7137828	AT1G20610	0.0	-	0
Chr1	7138132	7138633	chipSampleRepAll_peak_147	151	.	Chr1	7134658	7137828	AT1G20610	0.0	-	-305
Chr1	7139972	7140473	chipSampleRepAll_peak_148	390	.	Chr1	7134658	7137828	AT1G20610	0.0	-	-2145
Chr1	7239059	7239560	chipSampleRepAll_peak_150	191	.	Chr1	7238692	7239698	AT1G20823	0.0	+	0
Chr1	7261389	7261890	chipSampleRepAll_peak_151	128	.	Chr1	7259022	7261524	AT1G20870	0.0	-	0
Chr1	7261389	7261890	chipSampleRepAll_peak_151	128	.	Chr1	7261480	7261681	AT1G20875	0.0	+	0
Chr1	7340335	7340836	chipSampleRepAll_peak_154	442	.	Chr1	7337604	7339452	AT1G21000	0.0	+	884
Chr1	7612624	7613125	chipSampleRepAll_peak_156	377	.	Chr1	7610240	7612721	AT1G21670	0.0	+	0
Chr1	7612624	7613125	chipSampleRepAll_peak_156	377	.	Chr1	7612833	7615374	AT1G21680	0.0	+	0
Chr1	7645375	7645876	chipSampleRepAll_peak_157	776	.	Chr1	7645609	7648855	AT1G21750	0.0	+	0
Chr1	7652120	7652621	chipSampleRepAll_peak_159	297	.	Chr1	7651645	7652288	AT1G21770	0.0	-	0
Chr1	7652120	7652621	chipSampleRepAll_peak_159	297	.	Chr1	7651881	7654014	AT1G21780	0.0	+	0
Chr1	7653955	7654456	chipSampleRepAll_peak_160	176	.	Chr1	7651881	7654014	AT1G21780	0.0	+	0
Chr1	7653955	7654456	chipSampleRepAll_peak_160	176	.	Chr1	7654087	7655981	AT1G21790	0.0	+	0
Chr1	7706110	7706611	chipSampleRepAll_peak_162	171	.	Chr1	7704172	7706254	AT1G21920	0.0	-	0
Chr1	7722594	7723095	chipSampleRepAll_peak_163	146	.	Chr1	7723161	7723954	AT1G21950	0.0	-	67
Chr1	7832516	7833017	chipSampleRepAll_peak_166	490	.	Chr1	7828325	7830424	AT1G22180	0.0	-	-2093
Chr1	7952489	7952990	chipSampleRepAll_peak_169	315	.	Chr1	7950817	7952832	AT1G22510	0.0	-	0
Chr1	7952489	7952990	chipSampleRepAll_peak_169	315	.	Chr1	7952973	7954546	AT1G22520	0.0	-	0
Chr1	7989076	7989577	chipSampleRepAll_peak_170	166	.	Chr1	7987140	7989217	AT1G22600	0.0	-	0
Chr1	8005166	8005667	chipSampleRepAll_peak_171	202	.	Chr1	8006063	8007465	AT1G22640	0.0	+	-397
Chr1	8032937	8033438	chipSampleRepAll_peak_172	166	.	Chr1	8030586	8033156	AT1G22710	0.0	-	0
Chr1	8060562	8061063	chipSampleRepAll_peak_173	114	.	Chr1	8061750	8067790	AT1G22770	0.0	+	-688
Chr1	8082717	8083218	chipSampleRepAll_peak_174	161	.	Chr1	8080481	8082882	AT1G22850	0.0	-	0
Chr1	8082717	8083218	chipSampleRepAll_peak_174	161	.	Chr1	8083183	8089273	AT1G22860	0.0	+	0
Chr1	8239810	8240311	chipSampleRepAll_peak_175	321	.	Chr1	8240144	8242261	AT1G23210	0.0	+	0
Chr1	8321270	8321771	chipSampleRepAll_peak_178	105	.	Chr1	8321610	8324497	AT1G23440	0.0	+	0
Chr1	8429922	8430423	chipSampleRepAll_peak_181	119	.	Chr1	8427256	8429498	AT1G23860	0.0	-	-425
Chr1	8596402	8596903	chipSampleRepAll_peak_182	371	.	Chr1	8593535	8596123	AT1G24260	0.0	-	-280
Chr1	8692887	8693388	chipSampleRepAll_peak_183	390	.	Chr1	8692629	8694705	AT1G24530	0.0	+	0
Chr1	8959162	8959663	chipSampleRepAll_peak_184	105	.	Chr1	8959086	8961183	AT1G25510	0.0	-	0
Chr1	9215626	9216127	chipSampleRepAll_peak_185	416	.	Chr1	9215769	9218010	AT1G26670	0.0	+	0
Chr1	9373569	9374070	chipSampleRepAll_peak_187	358	.	Chr1	9373884	9376828	AT1G27000	0.0	+	0
Chr1	9393257	9393758	chipSampleRepAll_peak_188	196	.	Chr1	9393652	9394716	AT1G27050	0.0	+	0
Chr1	9492598	9493099	chipSampleRepAll_peak_189	497	.	Chr1	9486888	9492632	AT1G27320	0.0	+	0
Chr1	9492598	9493099	chipSampleRepAll_peak_189	497	.	Chr1	9492848	9494382	AT1G27330	0.0	+	0
Chr1	9605951	9606452	chipSampleRepAll_peak_191	1076	.	Chr1	9603177	9606247	AT1G27600	0.0	-	0
Chr1	9732319	9732820	chipSampleRepAll_peak_192	257	.	Chr1	9730958	9733000	AT1G27930	0.0	-	0
Chr1	9971360	9971861	chipSampleRepAll_peak_195	166	.	Chr1	9969245	9971681	AT1G28395	0.0	-	0
Chr1	10035328	10035829	chipSampleRepAll_peak_196	331	.	Chr1	10031984	10035638	AT1G28530	0.0	-	0
Chr1	10035328	10035829	chipSampleRepAll_peak_196	331	.	Chr1	10035616	10037403	AT1G28540	0.0	+	0
Chr1	10147400	10147901	chipSampleRepAll_peak_197	681	.	Chr1	10147604	10149780	AT1G29060	0.0	+	0
Chr1	10261040	10261541	chipSampleRepAll_peak_198	218	.	Chr1	10258247	10261232	AT1G29330	0.0	-	0
Chr1	10262564	10263065	chipSampleRepAll_peak_199	207	.	Chr1	10264042	10266917	AT1G29340	0.0	+	-978
Chr1	10577108	10577609	chipSampleRepAll_peak_200	110	.	Chr1	10571309	10573365	AT1G30100	0.0	+	3744
Chr1	10586500	10587001	chipSampleRepAll_peak_201	212	.	Chr1	10584104	10586680	AT1G30120	0.0	-	0
Chr1	10860328	10860829	chipSampleRepAll_peak_204	223	.	Chr1	10860618	10865074	AT1G30640	0.0	+	0
Chr1	11067472	11067973	chipSampleRepAll_peak_209	390	.	Chr1	11069509	11072564	AT1G31040	0.0	-	1537
Chr1	11163120	11163621	chipSampleRepAll_peak_210	1044	.	Chr1	11158617	11163274	AT1G31230	0.0	-	0
Chr1	11445009	11445510	chipSampleRepAll_peak_212	128	.	Chr1	11445489	11450232	AT1G31880	0.0	+	0
Chr1	11472367	11472868	chipSampleRepAll_peak_213	196	.	Chr1	11470055	11471481	AT1G31940	0.0	-	-887
Chr1	11598372	11598873	chipSampleRepAll_peak_214	1114	.	Chr1	11592926	11596056	AT1G32190	0.0	-	-2317
Chr1	11691298	11691799	chipSampleRepAll_peak_217	207	.	Chr1	11689063	11691588	AT1G32400	0.0	-	0
Chr1	11693477	11693978	chipSampleRepAll_peak_218	242	.	Chr1	11693798	11695575	AT1G32410	0.0	+	0
Chr1	11774092	11774593	chipSampleRepAll_peak_219a	377	.	Chr1	11771620	11774294	AT1G32550	0.0	-	0
Chr1	11774092	11774593	chipSampleRepAll_peak_219a	377	.	Chr1	11774483	11775442	AT1G32560	0.0	+	0
Chr1	11800791	11801292	chipSampleRepAll_peak_220	285	.	Chr1	11797329	11801359	AT1G32630	0.0	+	0
Chr1	11800791	11801292	chipSampleRepAll_peak_220	285	.	Chr1	11798118	11801407	AT1G32640	0.0	-	0
Chr1	11923463	11923964	chipSampleRepAll_peak_222	240	.	Chr1	11920389	11923866	AT1G32900	0.0	-	0
Chr1	12054657	12055158	chipSampleRepAll_peak_223	713	.	Chr1	12051360	12054753	AT1G33240	0.0	-	0
Chr1	12478118	12478619	chipSampleRepAll_peak_226	146	.	Chr1	12472867	12473974	AT1G34245	0.0	+	4145
Chr1	13224894	13225395	chipSampleRepAll_peak_228	377	.	Chr1	13225167	13227239	AT1G35720	0.0	+	0
Chr1	15083510	15084011	chipSampleRepAll_peak_232	331	.	Chr1	15081951	15085893	AT1G40104	0.0	+	0
Chr1	15084728	15085229	chipSampleRepAll_peak_233b	203	.	Chr1	15081951	15085893	AT1G40104	0.0	+	0
Chr1	16137364	16137865	chipSampleRepAll_peak_239	105	.	Chr1	16135722	16137463	AT1G42990	0.0	-	0
Chr1	16413246	16413747	chipSampleRepAll_peak_241	340	.	Chr1	16410371	16412736	AT1G43580	0.0	-	-511
Chr1	16467737	16468238	chipSampleRepAll_peak_242	207	.	Chr1	16467297	16470500	AT1G43670	0.0	+	0
Chr1	16643306	16643807	chipSampleRepAll_peak_244	137	.	Chr1	16646695	16648648	AT1G43890	0.0	+	-2889
Chr1	16777194	16777695	chipSampleRepAll_peak_245	941	.	Chr1	16774764	16777352	AT1G44110	0.0	-	0
Chr1	16851077	16851578	chipSampleRepAll_peak_246	257	.	Chr1	16848307	16851271	AT1G44446	0.0	-	0
Chr1	17504241	17504742	chipSampleRepAll_peak_248	166	.	Chr1	17504713	17506043	AT1G47610	0.0	+	0
Chr1	17696352	17696853	chipSampleRepAll_peak_250	422	.	Chr1	17698597	17701041	AT1G47990	0.0	+	-1745
Chr1	17702503	17703004	chipSampleRepAll_peak_252	123	.	Chr1	17704131	17706460	AT1G48000	0.0	-	1128
Chr1	17846766	17847267	chipSampleRepAll_peak_253b	123	.	Chr1	17847041	17848338	AT1G48300	0.0	+	0
Chr1	17892416	17892917	chipSampleRepAll_peak_254	171	.	Chr1	17885632	17892632	AT1G48410	0.0	-	0
Chr1	18061160	18061661	chipSampleRepAll_peak_255	547	.	Chr1	18059449	18061302	AT1G48830	0.0	-	0
Chr1	18061160	18061661	chipSampleRepAll_peak_255	547	.	Chr1	18061355	18065031	AT1G48840	0.0	+	0
Chr1	18091043	18091544	chipSampleRepAll_peak_257	309	.	Chr1	18091680	18093878	AT1G48910	0.0	+	-137
Chr1	18249502	18250003	chipSampleRepAll_peak_260	146	.	Chr1	18249865	18251038	AT1G49330	0.0	+	0
Chr1	18297892	18298393	chipSampleRepAll_peak_261a	416	.	Chr1	18299429	18299862	AT1G49435	0.0	-	1037
Chr1	18298109	18298610	chipSampleRepAll_peak_261b	156	.	Chr1	18299429	18299862	AT1G49435	0.0	-	820
Chr1	18340973	18341474	chipSampleRepAll_peak_263	202	.	Chr1	18342450	18344452	AT1G49560	0.0	+	-977
Chr1	18444966	18445467	chipSampleRepAll_peak_265	196	.	Chr1	18442881	18445350	AT1G49820	0.0	+	0
Chr1	18444966	18445467	chipSampleRepAll_peak_265	196	.	Chr1	18445110	18446772	AT1G49830	0.0	-	0
Chr1	18447285	18447786	chipSampleRepAll_peak_266	176	.	Chr1	18445110	18446772	AT1G49830	0.0	-	-514
Chr1	18459741	18460242	chipSampleRepAll_peak_267	333	.	Chr1	18458525	18459969	AT1G49860	0.0	+	0
Chr1	18459741	18460242	chipSampleRepAll_peak_267	333	.	Chr1	18460157	18463791	AT1G49870	0.0	+	0
Chr1	18511752	18512253	chipSampleRepAll_peak_268	123	.	Chr1	18507921	18513340	AT1G49980	0.0	+	0
Chr1	18753939	18754440	chipSampleRepAll_peak_269	221	.	Chr1	18751455	18753941	AT1G50630	0.0	-	0
Chr1	19052400	19052901	chipSampleRepAll_peak_270	463	.	Chr1	19052022	19052582	AT1G51400	0.0	-	0
Chr1	19052400	19052901	chipSampleRepAll_peak_270	463	.	Chr1	19052192	19053535	AT1G51402	0.0	+	0
Chr1	19068041	19068542	chipSampleRepAll_peak_271	245	.	Chr1	19068240	19069776	AT1G51430	0.0	+	0
Chr1	19302631	19303132	chipSampleRepAll_peak_272	340	.	Chr1	19305080	19307518	AT1G51950	0.0	+	-1949
Chr1	19454524	19455025	chipSampleRepAll_peak_273	1070	.	Chr1	19453434	19454765	AT1G52220	0.0	-	0
Chr1	19454524	19455025	chipSampleRepAll_peak_273	1070	.	Chr1	19454797	19455668	AT1G52230	0.0	+	0
Chr1	19581633	19582134	chipSampleRepAll_peak_275	223	.	Chr1	19579838	19580977	AT1G52565	0.0	-	-657
Chr1	19691729	19692230	chipSampleRepAll_peak_276	321	.	Chr1	19688707	19690589	AT1G52880	0.0	-	-1141
Chr1	19699194	19699695	chipSampleRepAll_peak_277	383	.	Chr1	19696922	19698482	AT1G52890	0.0	-	-713
Chr1	19782568	19783069	chipSampleRepAll_peak_278	151	.	Chr1	19783184	19786902	AT1G53090	0.0	+	-116
Chr1	19811947	19812448	chipSampleRepAll_peak_279	101	.	Chr1	19812086	19813290	AT1G53163	0.0	+	0
Chr1	19822087	19822588	chipSampleRepAll_peak_280	1040	.	Chr1	19821336	19822399	AT1G53170	0.0	-	0
Chr1	19924323	19924824	chipSampleRepAll_peak_282	191	.	Chr1	19924659	19926631	AT1G53400	0.0	+	0
Chr1	19985786	19986287	chipSampleRepAll_peak_284	257	.	Chr1	19984541	19986112	AT1G53560	0.0	-	0
Chr1	20036300	20036801	chipSampleRepAll_peak_285	181	.	Chr1	20036630	20038261	AT1G53670	0.0	+	0
Chr1	20176789	20177290	chipSampleRepAll_peak_286	336	.	Chr1	20179356	20180566	AT1G54050	0.0	-	2067
Chr1	20209809	20210310	chipSampleRepAll_peak_287	291	.	Chr1	20210771	20213942	AT1G54130	0.0	+	-462
Chr1	20574171	20574672	chipSampleRepAll_peak_291	561	.	Chr1	20572404	20574382	AT1G55140	0.0	-	0
Chr1	20574171	20574672	chipSampleRepAll_peak_291	561	.	Chr1	20574473	20577351	AT1G55150	0.0	+	0
Chr1	20616929	20617430	chipSampleRepAll_peak_294	114	.	Chr1	20617312	20618005	AT1G55265	0.0	+	0
Chr1	20713375	20713876	chipSampleRepAll_peak_295	218	.	Chr1	20711464	20713560	AT1G55475	0.0	+	0
Chr1	20713375	20713876	chipSampleRepAll_peak_295	218	.	Chr1	20713498	20715611	AT1G55480	0.0	+	0
Chr1	20727986	20728487	chipSampleRepAll_peak_296	808	.	Chr1	20725469	20728093	AT1G55520	0.0	-	0
Chr1	20976026	20976527	chipSampleRepAll_peak_298	151	.	Chr1	20974160	20976372	AT1G56080	0.0	-	0
Chr1	20976026	20976527	chipSampleRepAll_peak_298	151	.	Chr1	20976514	20977561	AT1G56085	0.0	+	0
Chr1	21030469	21030970	chipSampleRepAll_peak_300	1082	.	Chr1	21028136	21030684	AT1G56190	0.0	+	0
Chr1	21030469	21030970	chipSampleRepAll_peak_300	1082	.	Chr1	21030786	21032234	AT1G56200	0.0	+	0
Chr1	21036509	21037010	chipSampleRepAll_peak_301	207	.	Chr1	21035589	21037285	AT1G56210	0.0	+	0
Chr1	21042997	21043498	chipSampleRepAll_peak_302	245	.	Chr1	21042950	21044998	AT1G56220	0.0	+	0
Chr1	21078799	21079300	chipSampleRepAll_peak_303	101	.	Chr1	21078022	21080423	AT1G56300	0.0	-	0
Chr1	21088375	21088876	chipSampleRepAll_peak_304	371	.	Chr1	21086500	21088554	AT1G56330	0.0	-	0
Chr1	21207024	21207525	chipSampleRepAll_peak_306	636	.	Chr1	21207536	21209635	AT1G56600	0.0	+	-12
Chr1	21732245	21732746	chipSampleRepAll_peak_309	371	.	Chr1	21729912	21738808	AT1G58520	0.0	+	0
Chr1	21901923	21902424	chipSampleRepAll_peak_312	101	.	Chr1	21902263	21905717	AT1G59620	0.0	+	0
Chr1	22053419	22053920	chipSampleRepAll_peak_314	114	.	Chr1	22051132	22053885	AT1G59900	0.0	+	0
Chr1	22053419	22053920	chipSampleRepAll_peak_314	114	.	Chr1	22053862	22057268	AT1G59910	0.0	-	0
Chr1	22074414	22074915	chipSampleRepAll_peak_315	285	.	Chr1	22073351	22074931	AT1G59970	0.0	+	0
Chr1	22197963	22198464	chipSampleRepAll_peak_316	132	.	Chr1	22198265	22200687	AT1G60190	0.0	+	0
Chr1	22444191	22444692	chipSampleRepAll_peak_319	613	.	Chr1	22444306	22445291	AT1G60950	0.0	+	0
Chr1	22627725	22628226	chipSampleRepAll_peak_321	251	.	Chr1	22628263	22630020	AT1G61340	0.0	+	-38
Chr1	22699719	22700220	chipSampleRepAll_peak_323	141	.	Chr1	22699714	22701412	AT1G61520	0.0	+	0
Chr1	22977421	22977922	chipSampleRepAll_peak_327	110	.	Chr1	22975529	22977885	AT1G62180	0.0	-	0
Chr1	23072628	23073129	chipSampleRepAll_peak_328	137	.	Chr1	23072221	23073545	AT1G62370	0.0	+	0
Chr1	23088161	23088662	chipSampleRepAll_peak_329	137	.	Chr1	23089609	23091732	AT1G62400	0.0	+	-948
Chr1	23104961	23105462	chipSampleRepAll_peak_330	101	.	Chr1	23102776	23104756	AT1G62420	0.0	-	-206
Chr1	23124328	23124829	chipSampleRepAll_peak_331	119	.	Chr1	23128650	23129759	AT1G62480	0.0	+	-3822
Chr1	23166165	23166666	chipSampleRepAll_peak_332	297	.	Chr1	23168766	23172175	AT1G62570	0.0	+	-2101
Chr1	23778256	23778757	chipSampleRepAll_peak_338	358	.	Chr1	23778254	23779529	AT1G64065	0.0	+	0
Chr1	23898881	23899382	chipSampleRepAll_peak_340	251	.	Chr1	23899993	23902281	AT1G64385	0.0	+	-612
Chr1	23945994	23946495	chipSampleRepAll_peak_341	784	.	Chr1	23943483	23945810	AT1G64460	0.0	-	-185
Chr1	24011031	24011532	chipSampleRepAll_peak_343	202	.	Chr1	24006912	24009415	AT1G64620	0.0	+	1617
Chr1	24614663	24615164	chipSampleRepAll_peak_345	171	.	Chr1	24612619	24614805	AT1G66120	0.0	+	0
Chr1	24614663	24615164	chipSampleRepAll_peak_345	171	.	Chr1	24614816	24616960	AT1G66130	0.0	+	0
Chr1	24647993	24648494	chipSampleRepAll_peak_347	697	.	Chr1	24647120	24648839	AT1G66180	0.0	+	0
Chr1	25202914	25203415	chipSampleRepAll_peak_349	156	.	Chr1	25198181	25203126	AT1G67310	0.0	-	0
Chr1	25225196	25225697	chipSampleRepAll_peak_350	378	.	Chr1	25230238	25231943	AT1G67340	0.0	+	-4542
Chr1	25416952	25417453	chipSampleRepAll_peak_351	207	.	Chr1	25415770	25417222	AT1G67785	0.0	-	0
Chr1	25442030	25442531	chipSampleRepAll_peak_352	146	.	Chr1	25437899	25442221	AT1G67850	0.0	+	0
Chr1	25442030	25442531	chipSampleRepAll_peak_352	146	.	Chr1	25442255	25442876	AT1G67855	0.0	-	0
Chr1	25442030	25442531	chipSampleRepAll_peak_352	146	.	Chr1	25442403	25443690	AT1G67856	0.0	+	0
Chr1	25484150	25484651	chipSampleRepAll_peak_353	1168	.	Chr1	25480651	25484396	AT1G67960	0.0	-	0
Chr1	25484150	25484651	chipSampleRepAll_peak_353	1168	.	Chr1	25484448	25486512	AT1G67970	0.0	-	0
Chr1	25496442	25496943	chipSampleRepAll_peak_354	776	.	Chr1	25496927	25500584	AT1G68020	0.0	+	0
Chr1	25558727	25559228	chipSampleRepAll_peak_355	470	.	Chr1	25558793	25561248	AT1G68190	0.0	+	0
Chr1	25656883	25657384	chipSampleRepAll_peak_356	364	.	Chr1	25657756	25659484	AT1G68440	0.0	+	-373
Chr1	25657731	25658232	chipSampleRepAll_peak_357	1296	.	Chr1	25657756	25659484	AT1G68440	0.0	+	0
Chr1	25677258	25677759	chipSampleRepAll_peak_359	229	.	Chr1	25676360	25678468	AT1G68470	0.0	-	0
Chr1	25730544	25731045	chipSampleRepAll_peak_361	409	.	Chr1	25725454	25727701	AT1G68550	0.0	-	-2844
Chr1	25732246	25732747	chipSampleRepAll_peak_362	2198	.	Chr1	25734059	25738134	AT1G68560	0.0	-	1313
Chr1	25765884	25766385	chipSampleRepAll_peak_363	119	.	Chr1	25765717	25767240	AT1G68620	0.0	+	0
Chr1	25775416	25775917	chipSampleRepAll_peak_364b	341	.	Chr1	25775730	25777910	AT1G68650	0.0	+	0
Chr1	26038300	26038801	chipSampleRepAll_peak_366a	321	.	Chr1	26038904	26040720	AT1G69260	0.0	+	-104
Chr1	26038494	26038995	chipSampleRepAll_peak_366b	333	.	Chr1	26038904	26040720	AT1G69260	0.0	+	0
Chr1	26042917	26043418	chipSampleRepAll_peak_367	333	.	Chr1	26040688	26042741	AT1G69270	0.0	-	-177
Chr1	26052902	26053403	chipSampleRepAll_peak_368	212	.	Chr1	26050142	26052721	AT1G69295	0.0	-	-182
Chr1	26097363	26097864	chipSampleRepAll_peak_369	303	.	Chr1	26097728	26099388	AT1G69430	0.0	+	0
Chr1	26117738	26118239	chipSampleRepAll_peak_370	1446	.	Chr1	26113989	26117955	AT1G69480	0.0	-	0
Chr1	26117738	26118239	chipSampleRepAll_peak_370	1446	.	Chr1	26118228	26119710	AT1G69485	0.0	-	0
Chr1	26164383	26164884	chipSampleRepAll_peak_372a	137	.	Chr1	26161527	26163715	AT1G69570	0.0	-	-669
Chr1	26164519	26165020	chipSampleRepAll_peak_372b	223	.	Chr1	26161527	26163715	AT1G69570	0.0	-	-805
Chr1	26181615	26182116	chipSampleRepAll_peak_373	186	.	Chr1	26182155	26183546	AT1G69600	0.0	+	-40
Chr1	26363501	26364002	chipSampleRepAll_peak_375	207	.	Chr1	26362978	26364878	AT1G70000	0.0	-	0
Chr1	26512868	26513369	chipSampleRepAll_peak_377	166	.	Chr1	26512680	26515255	AT1G70370	0.0	-	0
Chr1	26561583	26562084	chipSampleRepAll_peak_379	132	.	Chr1	26561715	26563952	AT1G70480	0.0	+	0
Chr1	26598568	26599069	chipSampleRepAll_peak_380	195	.	Chr1	26597066	26600445	AT1G70550	0.0	+	0
Chr1	26636908	26637409	chipSampleRepAll_peak_381	202	.	Chr1	26636109	26637876	AT1G70640	0.0	+	0
Chr1	26744628	26745129	chipSampleRepAll_peak_383	212	.	Chr1	26742939	26746469	AT1G70940	0.0	+	0
Chr1	26792982	26793483	chipSampleRepAll_peak_384	106	.	Chr1	26790548	26793319	AT1G71020	0.0	-	0
Chr1	26891089	26891590	chipSampleRepAll_peak_386	274	.	Chr1	26888367	26891284	AT1G71350	0.0	-	0
Chr1	26895934	26896435	chipSampleRepAll_peak_387	186	.	Chr1	26897004	26899434	AT1G71370	0.0	-	570
Chr1	26980916	26981417	chipSampleRepAll_peak_389	161	.	Chr1	26973566	26981046	AT1G71710	0.0	-	0
Chr1	27053765	27054266	chipSampleRepAll_peak_390	327	.	Chr1	27054029	27056464	AT1G71880	0.0	+	0
Chr1	27058048	27058549	chipSampleRepAll_peak_391	674	.	Chr1	27058380	27060786	AT1G71890	0.0	+	0
Chr1	27088095	27088596	chipSampleRepAll_peak_393	533	.	Chr1	27082393	27088248	AT1G71960	0.0	-	0
Chr1	27126838	27127339	chipSampleRepAll_peak_395	137	.	Chr1	27123566	27126950	AT1G72090	0.0	+	0
Chr1	27126838	27127339	chipSampleRepAll_peak_395	137	.	Chr1	27127169	27128978	AT1G72100	0.0	+	0
Chr1	27169844	27170345	chipSampleRepAll_peak_396	226	.	Chr1	27169758	27171410	AT1G72200	0.0	-	0
Chr1	27170376	27170877	chipSampleRepAll_peak_397	463	.	Chr1	27169758	27171410	AT1G72200	0.0	-	0
Chr1	27192381	27192882	chipSampleRepAll_peak_398	280	.	Chr1	27192739	27198379	AT1G72250	0.0	+	0
Chr1	27276823	27277324	chipSampleRepAll_peak_399	171	.	Chr1	27273967	27276562	AT1G72450	0.0	-	-262
Chr1	27302991	27303492	chipSampleRepAll_peak_400	171	.	Chr1	27303322	27304927	AT1G72510	0.0	+	0
Chr1	27402246	27402747	chipSampleRepAll_peak_402	245	.	Chr1	27402813	27404674	AT1G72820	0.0	+	-67
Chr1	27478681	27479182	chipSampleRepAll_peak_403	223	.	Chr1	27478969	27481561	AT1G73060	0.0	+	0
Chr1	27595832	27596333	chipSampleRepAll_peak_405	689	.	Chr1	27590809	27595752	AT1G73390	0.0	-	-81
Chr1	27746396	27746897	chipSampleRepAll_peak_407	132	.	Chr1	27744789	27749248	AT1G73805	0.0	-	0
Chr1	27785888	27786389	chipSampleRepAll_peak_408	309	.	Chr1	27784927	27786804	AT1G73880	0.0	+	0
Chr1	27981990	27982491	chipSampleRepAll_peak_410	1150	.	Chr1	27982452	27984280	AT1G74450	0.0	+	0
Chr1	28019865	28020366	chipSampleRepAll_peak_411	583	.	Chr1	28017583	28020059	AT1G74560	0.0	-	0
Chr1	28070646	28071147	chipSampleRepAll_peak_412	102	.	Chr1	28070294	28074177	AT1G74710	0.0	+	0
Chr1	28107545	28108046	chipSampleRepAll_peak_413	151	.	Chr1	28107821	28111940	AT1G74810	0.0	+	0
Chr1	28143772	28144273	chipSampleRepAll_peak_414	262	.	Chr1	28143850	28145058	AT1G74930	0.0	+	0
Chr1	28143772	28144273	chipSampleRepAll_peak_414	262	.	Chr1	28143996	28144098	AT1G74929	0.0	-	0
Chr1	28183389	28183890	chipSampleRepAll_peak_415	105	.	Chr1	28181274	28183517	AT1G75060	0.0	-	0
Chr1	28218309	28218810	chipSampleRepAll_peak_418	442	.	Chr1	28215835	28218801	AT1G75180	0.0	-	0
Chr1	28284516	28285017	chipSampleRepAll_peak_419	327	.	Chr1	28281194	28284168	AT1G75380	0.0	-	-349
Chr1	28290019	28290520	chipSampleRepAll_peak_420	175	.	Chr1	28291697	28293008	AT1G75390	0.0	+	-1178
Chr1	28353811	28354312	chipSampleRepAll_peak_423	119	.	Chr1	28351521	28353549	AT1G75520	0.0	-	-263
Chr1	28358277	28358778	chipSampleRepAll_peak_424	166	.	Chr1	28359308	28361815	AT1G75530	0.0	+	-531
Chr1	28449644	28450145	chipSampleRepAll_peak_428	333	.	Chr1	28449904	28451148	AT1G75770	0.0	+	0
Chr1	28459876	28460377	chipSampleRepAll_peak_429	104	.	Chr1	28458690	28460961	AT1G75800	0.0	+	0
Chr1	28661588	28662089	chipSampleRepAll_peak_431	1114	.	Chr1	28658553	28661710	AT1G76400	0.0	-	0
Chr1	28661588	28662089	chipSampleRepAll_peak_431	1114	.	Chr1	28661788	28663826	AT1G76405	0.0	+	0
Chr1	28739908	28740409	chipSampleRepAll_peak_435	128	.	Chr1	28740539	28742231	AT1G76590	0.0	+	-131
Chr1	28939976	28940477	chipSampleRepAll_peak_436	297	.	Chr1	28940146	28942639	AT1G77000	0.0	+	0
Chr1	28975009	28975510	chipSampleRepAll_peak_437	156	.	Chr1	28975254	28977417	AT1G77120	0.0	+	0
Chr1	29038019	29038520	chipSampleRepAll_peak_440	340	.	Chr1	29038365	29040217	AT1G77290	0.0	+	0
Chr1	29073514	29074015	chipSampleRepAll_peak_441	114	.	Chr1	29071982	29073729	AT1G77360	0.0	-	0
Chr1	29073514	29074015	chipSampleRepAll_peak_441	114	.	Chr1	29073839	29074893	AT1G77370	0.0	+	0
Chr1	29099565	29100066	chipSampleRepAll_peak_442	849	.	Chr1	29099838	29101759	AT1G77450	0.0	+	0
Chr1	29126361	29126862	chipSampleRepAll_peak_443	169	.	Chr1	29126647	29129700	AT1G77510	0.0	+	0
Chr1	29217715	29218216	chipSampleRepAll_peak_444	218	.	Chr1	29214219	29215832	AT1G77730	0.0	+	1884
Chr1	29309001	29309502	chipSampleRepAll_peak_445	137	.	Chr1	29306823	29311194	AT1G77950	0.0	+	0
Chr1	29353853	29354354	chipSampleRepAll_peak_447	303	.	Chr1	29354943	29359032	AT1G78070	0.0	+	-590
Chr1	29359502	29360003	chipSampleRepAll_peak_448	429	.	Chr1	29354943	29359032	AT1G78070	0.0	+	471
Chr1	29362870	29363371	chipSampleRepAll_peak_449	161	.	Chr1	29364071	29366207	AT1G78080	0.0	+	-701
Chr1	29404527	29405028	chipSampleRepAll_peak_451	114	.	Chr1	29404647	29406752	AT1G78150	0.0	+	0
Chr1	29444175	29444676	chipSampleRepAll_peak_454	107	.	Chr1	29446860	29450515	AT1G78260	0.0	+	-2185
Chr1	29516008	29516509	chipSampleRepAll_peak_456	110	.	Chr1	29516988	29518028	AT1G78450	0.0	-	480
Chr1	29601915	29602416	chipSampleRepAll_peak_458	721	.	Chr1	29601252	29604610	AT1G78710	0.0	+	0
Chr1	29715929	29716430	chipSampleRepAll_peak_461	172	.	Chr1	29715071	29716255	AT1G78995	0.0	-	0
Chr1	29715929	29716430	chipSampleRepAll_peak_461	172	.	Chr1	29716349	29724748	AT1G79000	0.0	-	0
Chr1	29735709	29736210	chipSampleRepAll_peak_462	212	.	Chr1	29735951	29737009	AT1G79040	0.0	+	0
Chr1	29758048	29758549	chipSampleRepAll_peak_463	429	.	Chr1	29759029	29760789	AT1G79110	0.0	+	-481
Chr1	29857125	29857626	chipSampleRepAll_peak_464	591	.	Chr1	29857933	29860163	AT1G79370	0.0	+	-308
Chr1	29887224	29887725	chipSampleRepAll_peak_465	533	.	Chr1	29882120	29887414	AT1G79440	0.0	-	0
Chr1	29887224	29887725	chipSampleRepAll_peak_465	533	.	Chr1	29887615	29890211	AT1G79450	0.0	+	0
Chr1	29914712	29915213	chipSampleRepAll_peak_466	377	.	Chr1	29911380	29914967	AT1G79520	0.0	-	0
Chr1	29965606	29966107	chipSampleRepAll_peak_467	554	.	Chr1	29962644	29965795	AT1G79630	0.0	-	0
Chr1	30015053	30015554	chipSampleRepAll_peak_468	171	.	Chr1	30014232	30015392	AT1G79770	0.0	+	0
Chr1	30138757	30139258	chipSampleRepAll_peak_470	409	.	Chr1	30138817	30140360	AT1G80120	0.0	+	0
Chr1	30189887	30190388	chipSampleRepAll_peak_471	207	.	Chr1	30187919	30189823	AT1G80290	0.0	+	65
Chr1	30249110	30249611	chipSampleRepAll_peak_473	689	.	Chr1	30246682	30249337	AT1G80460	0.0	-	0
Chr1	30260597	30261098	chipSampleRepAll_peak_474	315	.	Chr1	30258004	30260732	AT1G80480	0.0	-	0
Chr1	30260597	30261098	chipSampleRepAll_peak_474	315	.	Chr1	30260817	30267125	AT1G80490	0.0	-	0
Chr2	1116	1617	chipSampleRepAll_peak_476	382	.	Chr2	1024	3173	AT2G01008	0.0	+	0
Chr2	2389	2890	chipSampleRepAll_peak_477	112	.	Chr2	1024	3173	AT2G01008	0.0	+	0
Chr2	3233	3734	chipSampleRepAll_peak_478	860	.	Chr2	1024	3173	AT2G01008	0.0	+	61
Chr2	5390	5891	chipSampleRepAll_peak_479a	406	.	Chr2	6570	6672	AT2G01021	0.0	+	-680
Chr2	5495	5996	chipSampleRepAll_peak_479b	263	.	Chr2	6570	6672	AT2G01021	0.0	+	-575
Chr2	9748	10249	chipSampleRepAll_peak_480b	1071	.	Chr2	9647	9767	AT2G01023	0.0	-	0
Chr2	183235	183736	chipSampleRepAll_peak_481	156	.	Chr2	180032	183764	AT2G01420	0.0	-	0
Chr2	220881	221382	chipSampleRepAll_peak_483	161	.	Chr2	216604	221002	AT2G01480	0.0	+	0
Chr2	220881	221382	chipSampleRepAll_peak_483	161	.	Chr2	221012	223809	AT2G01490	0.0	+	0
Chr2	261786	262287	chipSampleRepAll_peak_486	280	.	Chr2	265021	265948	AT2G01580	0.0	-	2735
Chr2	296227	296728	chipSampleRepAll_peak_487	156	.	Chr2	296364	298215	AT2G01670	0.0	-	0
Chr2	555942	556443	chipSampleRepAll_peak_489	166	.	Chr2	553085	556131	AT2G02160	0.0	-	0
Chr2	555942	556443	chipSampleRepAll_peak_489	166	.	Chr2	556432	559046	AT2G02170	0.0	-	0
Chr2	801219	801720	chipSampleRepAll_peak_491	291	.	Chr2	801526	803521	AT2G02810	0.0	+	0
Chr2	908782	909283	chipSampleRepAll_peak_493	202	.	Chr2	905512	909272	AT2G03070	0.0	+	0
Chr2	1017953	1018454	chipSampleRepAll_peak_494	240	.	Chr2	1014349	1017222	AT2G03340	0.0	-	-732
Chr2	1124057	1124558	chipSampleRepAll_peak_495	497	.	Chr2	1121899	1123267	AT2G03690	0.0	-	-791
Chr2	1137133	1137634	chipSampleRepAll_peak_496	251	.	Chr2	1137571	1140204	AT2G03730	0.0	-	0
Chr2	1159787	1160288	chipSampleRepAll_peak_497	110	.	Chr2	1156592	1159138	AT2G03800	0.0	+	650
Chr2	1515462	1515963	chipSampleRepAll_peak_498	101	.	Chr2	1513489	1515594	AT2G04340	0.0	+	0
Chr2	1515462	1515963	chipSampleRepAll_peak_498	101	.	Chr2	1515633	1519308	AT2G04350	0.0	+	0
Chr2	1588023	1588524	chipSampleRepAll_peak_500	105	.	Chr2	1588192	1590166	AT2G04550	0.0	+	0
Chr2	1824309	1824810	chipSampleRepAll_peak_502	297	.	Chr2	1822989	1824480	AT2G05100	0.0	-	0
Chr2	3615799	3616300	chipSampleRepAll_peak_510a	328	.	Chr2	3614985	3617716	AT2G07981	0.0	+	0
Chr2	3620487	3620988	chipSampleRepAll_peak_511	143	.	Chr2	3618057	3626460	AT2G08986	0.0	+	0
Chr2	3621606	3622107	chipSampleRepAll_peak_512b	148	.	Chr2	3618057	3626460	AT2G08986	0.0	+	0
Chr2	3622324	3622825	chipSampleRepAll_peak_513	180	.	Chr2	3618057	3626460	AT2G08986	0.0	+	0
Chr2	3624396	3624897	chipSampleRepAll_peak_515	197	.	Chr2	3618057	3626460	AT2G08986	0.0	+	0
Chr2	4870958	4871459	chipSampleRepAll_peak_519	141	.	Chr2	4890066	4891424	AT2G12170	0.0	-	18608
Chr2	5541191	5541692	chipSampleRepAll_peak_522	101	.	Chr2	5538739	5541479	AT2G13360	0.0	-	0
Chr2	5694069	5694570	chipSampleRepAll_peak_523b	613	.	Chr2	5694380	5706442	AT2G13680	0.0	+	0
Chr2	5981580	5982081	chipSampleRepAll_peak_524	240	.	Chr2	5977271	5981899	AT2G14170	0.0	-	0
Chr2	6017985	6018486	chipSampleRepAll_peak_525	132	.	Chr2	6018557	6023863	AT2G14210	0.0	+	-72
Chr2	6689905	6690406	chipSampleRepAll_peak_528	1115	.	Chr2	6688121	6689819	AT2G15350	0.0	-	-87
Chr2	6949774	6950275	chipSampleRepAll_peak_529	1150	.	Chr2	6949850	6951192	AT2G15970	0.0	+	0
Chr2	7190718	7191219	chipSampleRepAll_peak_532	316	.	Chr2	7190936	7192071	AT2G16586	0.0	+	0
Chr2	7200503	7201004	chipSampleRepAll_peak_533	245	.	Chr2	7200422	7201755	AT2G16600	0.0	+	0
Chr2	7720766	7721267	chipSampleRepAll_peak_534	114	.	Chr2	7722824	7724323	AT2G17770	0.0	+	-1558
Chr2	7821246	7821747	chipSampleRepAll_peak_535	364	.	Chr2	7818817	7821387	AT2G17970	0.0	-	0
Chr2	7821246	7821747	chipSampleRepAll_peak_535	364	.	Chr2	7821584	7822330	AT2G17972	0.0	+	0
Chr2	7831436	7831937	chipSampleRepAll_peak_536	1259	.	Chr2	7828975	7830898	AT2G18000	0.0	+	539
Chr2	7890076	7890577	chipSampleRepAll_peak_538	416	.	Chr2	7887583	7888878	AT2G18140	0.0	-	-1199
Chr2	7910071	7910572	chipSampleRepAll_peak_539	274	.	Chr2	7907773	7910040	AT2G18170	0.0	-	-32
Chr2	7934969	7935470	chipSampleRepAll_peak_541	110	.	Chr2	7935243	7936900	AT2G18240	0.0	+	0
Chr2	7968946	7969447	chipSampleRepAll_peak_542	540	.	Chr2	7965634	7969108	AT2G18330	0.0	+	0
Chr2	7968946	7969447	chipSampleRepAll_peak_542	540	.	Chr2	7969297	7971114	AT2G18340	0.0	+	0
Chr2	8053993	8054494	chipSampleRepAll_peak_545	132	.	Chr2	8049370	8051316	AT2G18550	0.0	-	-2678
Chr2	8107469	8107970	chipSampleRepAll_peak_546a	890	.	Chr2	8108897	8112010	AT2G18700	0.0	+	-928
Chr2	8107667	8108168	chipSampleRepAll_peak_546b	1543	.	Chr2	8108897	8112010	AT2G18700	0.0	+	-730
Chr2	8163912	8164413	chipSampleRepAll_peak_547	371	.	Chr2	8163941	8166006	AT2G18860	0.0	+	0
Chr2	8475265	8475766	chipSampleRepAll_peak_549	279	.	Chr2	8475275	8477733	AT2G19590	0.0	-	0
Chr2	8521150	8521651	chipSampleRepAll_peak_550	272	.	Chr2	8519484	8521275	AT2G19770	0.0	-	0
Chr2	8543913	8544414	chipSampleRepAll_peak_551b	102	.	Chr2	8538775	8539217	AT2G19802	0.0	-	-4697
Chr2	8791612	8792113	chipSampleRepAll_peak_555	429	.	Chr2	8791938	8794401	AT2G20370	0.0	+	0
Chr2	8933084	8933585	chipSampleRepAll_peak_556	436	.	Chr2	8933316	8935496	AT2G20725	0.0	-	0
Chr2	8987338	8987839	chipSampleRepAll_peak_557	166	.	Chr2	8987583	8989416	AT2G20890	0.0	+	0
Chr2	9013941	9014442	chipSampleRepAll_peak_558	470	.	Chr2	9011343	9013963	AT2G20980	0.0	-	0
Chr2	9056089	9056590	chipSampleRepAll_peak_559	340	.	Chr2	9055397	9056481	AT2G21130	0.0	-	0
Chr2	9099924	9100425	chipSampleRepAll_peak_560	207	.	Chr2	9100535	9101215	AT2G21237	0.0	-	111
Chr2	9119845	9120346	chipSampleRepAll_peak_561	409	.	Chr2	9114031	9119977	AT2G21300	0.0	-	0
Chr2	9214389	9214890	chipSampleRepAll_peak_564	651	.	Chr2	9215518	9219236	AT2G21520	0.0	+	-629
Chr2	9273485	9273986	chipSampleRepAll_peak_565	291	.	Chr2	9273695	9276961	AT2G21720	0.0	+	0
Chr2	9369279	9369780	chipSampleRepAll_peak_566	229	.	Chr2	9363108	9369461	AT2G22010	0.0	-	0
Chr2	9436490	9436991	chipSampleRepAll_peak_567	137	.	Chr2	9433615	9436658	AT2G22190	0.0	-	0
Chr2	9454091	9454592	chipSampleRepAll_peak_569b	306	.	Chr2	9451604	9454300	AT2G22240	0.0	-	0
Chr2	9454091	9454592	chipSampleRepAll_peak_569b	306	.	Chr2	9454243	9454399	AT2G22241	0.0	+	0
Chr2	9517306	9517807	chipSampleRepAll_peak_570	119	.	Chr2	9516909	9517386	AT2G22426	0.0	+	0
Chr2	9520562	9521063	chipSampleRepAll_peak_571	132	.	Chr2	9516909	9517386	AT2G22426	0.0	+	3177
Chr2	9538869	9539370	chipSampleRepAll_peak_572	706	.	Chr2	9538126	9538963	AT2G22470	0.0	-	0
Chr2	9549904	9550405	chipSampleRepAll_peak_573	465	.	Chr2	9545282	9548640	AT2G22480	0.0	+	1265
Chr2	9631303	9631804	chipSampleRepAll_peak_576	240	.	Chr2	9627341	9631283	AT2G22660	0.0	+	21
Chr2	9812633	9813134	chipSampleRepAll_peak_582	1761	.	Chr2	9810524	9812662	AT2G23050	0.0	+	0
Chr2	9812633	9813134	chipSampleRepAll_peak_582	1761	.	Chr2	9812770	9814738	AT2G23060	0.0	-	0
Chr2	9906416	9906917	chipSampleRepAll_peak_583	186	.	Chr2	9904505	9906032	AT2G23290	0.0	-	-385
Chr2	9970365	9970866	chipSampleRepAll_peak_584	268	.	Chr2	9971602	9975207	AT2G23420	0.0	+	-737
Chr2	10119413	10119914	chipSampleRepAll_peak_585	720	.	Chr2	10119972	10122479	AT2G23770	0.0	-	59
Chr2	10204667	10205168	chipSampleRepAll_peak_586	280	.	Chr2	10201103	10205422	AT2G23980	0.0	-	0
Chr2	10204667	10205168	chipSampleRepAll_peak_586	280	.	Chr2	10204801	10206522	AT2G23985	0.0	+	0
Chr2	10204667	10205168	chipSampleRepAll_peak_586	280	.	Chr2	10205030	10206259	AT2G23987	0.0	-	0
Chr2	10219165	10219666	chipSampleRepAll_peak_587	280	.	Chr2	10217640	10219468	AT2G24020	0.0	-	0
Chr2	10244391	10244892	chipSampleRepAll_peak_588	110	.	Chr2	10244744	10246994	AT2G24100	0.0	+	0
Chr2	10366769	10367270	chipSampleRepAll_peak_589	436	.	Chr2	10364450	10366902	AT2G24360	0.0	-	0
Chr2	10440471	10440972	chipSampleRepAll_peak_592	490	.	Chr2	10437352	10439469	AT2G24570	0.0	-	-1003
Chr2	10835544	10836045	chipSampleRepAll_peak_595	118	.	Chr2	10832577	10835660	AT2G25460	0.0	-	0
Chr2	10836005	10836506	chipSampleRepAll_peak_596	229	.	Chr2	10832577	10835660	AT2G25460	0.0	-	-346
Chr2	10906824	10907325	chipSampleRepAll_peak_599	119	.	Chr2	10906214	10907350	AT2G25625	0.0	+	0
Chr2	10944807	10945308	chipSampleRepAll_peak_600	483	.	Chr2	10940070	10942454	AT2G25690	0.0	-	-2354
Chr2	10993095	10993596	chipSampleRepAll_peak_601	212	.	Chr2	10992727	10993652	AT2G25770	0.0	+	0
Chr2	11036723	11037224	chipSampleRepAll_peak_602a	569	.	Chr2	11034651	11038191	AT2G25880	0.0	-	0
Chr2	11221069	11221570	chipSampleRepAll_peak_605	301	.	Chr2	11221515	11223400	AT2G26360	0.0	-	0
Chr2	11277593	11278094	chipSampleRepAll_peak_606	1044	.	Chr2	11273841	11277783	AT2G26510	0.0	+	0
Chr2	11277593	11278094	chipSampleRepAll_peak_606	1044	.	Chr2	11277944	11279084	AT2G26515	0.0	+	0
Chr2	11666653	11667154	chipSampleRepAll_peak_609	166	.	Chr2	11664977	11665797	AT2G27250	0.0	-	-857
Chr2	11809462	11809963	chipSampleRepAll_peak_612	119	.	Chr2	11809278	11811280	AT2G27690	0.0	+	0
Chr2	11812709	11813210	chipSampleRepAll_peak_613	194	.	Chr2	11813948	11816002	AT2G27700	0.0	-	739
Chr2	11977837	11978338	chipSampleRepAll_peak_614	1019	.	Chr2	11976302	11977913	AT2G28105	0.0	+	0
Chr2	11977837	11978338	chipSampleRepAll_peak_614	1019	.	Chr2	11977864	11980003	AT2G28110	0.0	-	0
Chr2	12042022	12042523	chipSampleRepAll_peak_615	371	.	Chr2	12039207	12042175	AT2G28240	0.0	+	0
Chr2	12042022	12042523	chipSampleRepAll_peak_615	371	.	Chr2	12042347	12046616	AT2G28250	0.0	+	0
Chr2	12152119	12152620	chipSampleRepAll_peak_617	291	.	Chr2	12153137	12154126	AT2G28405	0.0	-	518
Chr2	12232791	12233292	chipSampleRepAll_peak_618	231	.	Chr2	12235874	12239146	AT2G28560	0.0	-	2583
Chr2	12284286	12284787	chipSampleRepAll_peak_619	156	.	Chr2	12284280	12286842	AT2G28640	0.0	-	0
Chr2	12409198	12409699	chipSampleRepAll_peak_620	257	.	Chr2	12405390	12408239	AT2G28890	0.0	-	-960
Chr2	12486961	12487462	chipSampleRepAll_peak_621	101	.	Chr2	12484657	12487110	AT2G29065	0.0	+	0
Chr2	12486961	12487462	chipSampleRepAll_peak_621	101	.	Chr2	12487247	12489613	AT2G29070	0.0	+	0
Chr2	12494110	12494611	chipSampleRepAll_peak_622	352	.	Chr2	12494825	12499723	AT2G29090	0.0	-	215
Chr2	12675851	12676352	chipSampleRepAll_peak_624	1250	.	Chr2	12673098	12676092	AT2G29650	0.0	-	0
Chr2	12679934	12680435	chipSampleRepAll_peak_625	161	.	Chr2	12678889	12680737	AT2G29660	0.0	+	0
Chr2	12874443	12874944	chipSampleRepAll_peak_628	291	.	Chr2	12874464	12876330	AT2G30150	0.0	+	0
Chr2	12885350	12885851	chipSampleRepAll_peak_629	240	.	Chr2	12882947	12885776	AT2G30200	0.0	-	0
Chr2	12939252	12939753	chipSampleRepAll_peak_630	396	.	Chr2	12936967	12938834	AT2G30360	0.0	-	-419
Chr2	13020030	13020531	chipSampleRepAll_peak_631	195	.	Chr2	13019027	13020311	AT2G30570	0.0	-	0
Chr2	13020030	13020531	chipSampleRepAll_peak_631	195	.	Chr2	13020355	13024218	AT2G30575	0.0	-	0
Chr2	13141051	13141552	chipSampleRepAll_peak_632	333	.	Chr2	13141289	13142676	AT2G30870	0.0	+	0
Chr2	13172007	13172508	chipSampleRepAll_peak_633	234	.	Chr2	13170778	13172168	AT2G30942	0.0	+	0
Chr2	13307533	13308034	chipSampleRepAll_peak_635	372	.	Chr2	13306430	13307572	AT2G31230	0.0	-	0
Chr2	13445698	13446199	chipSampleRepAll_peak_636	403	.	Chr2	13440841	13445932	AT2G31580	0.0	-	0
Chr2	13579482	13579983	chipSampleRepAll_peak_638	119	.	Chr2	13580370	13581134	AT2G31940	0.0	+	-388
Chr2	13631799	13632300	chipSampleRepAll_peak_639	510	.	Chr2	13630979	13631929	AT2G32020	0.0	-	0
Chr2	14000898	14001399	chipSampleRepAll_peak_643	416	.	Chr2	13997324	13999949	AT2G32980	0.0	-	-950
Chr2	14461746	14462247	chipSampleRepAll_peak_646	223	.	Chr2	14459156	14461802	AT2G34240	0.0	+	0
Chr2	14461746	14462247	chipSampleRepAll_peak_646	223	.	Chr2	14462022	14464879	AT2G34250	0.0	+	0
Chr2	14529291	14529792	chipSampleRepAll_peak_647	429	.	Chr2	14526618	14529601	AT2G34450	0.0	-	0
Chr2	14529291	14529792	chipSampleRepAll_peak_647	429	.	Chr2	14529557	14530958	AT2G34460	0.0	+	0
Chr2	14585791	14586292	chipSampleRepAll_peak_649	476	.	Chr2	14581834	14584797	AT2G34640	0.0	-	-995
Chr2	14593913	14594414	chipSampleRepAll_peak_650	207	.	Chr2	14589735	14592140	AT2G34650	0.0	-	-1774
Chr2	14707164	14707665	chipSampleRepAll_peak_651	126	.	Chr2	14704506	14707425	AT2G34850	0.0	-	0
Chr2	14861973	14862474	chipSampleRepAll_peak_652	139	.	Chr2	14861198	14862178	AT2G35290	0.0	-	0
Chr2	14945343	14945844	chipSampleRepAll_peak_653	207	.	Chr2	14940773	14945357	AT2G35600	0.0	-	0
Chr2	14965255	14965756	chipSampleRepAll_peak_654	137	.	Chr2	14960850	14965497	AT2G35620	0.0	-	0
Chr2	15104243	15104744	chipSampleRepAll_peak_655	128	.	Chr2	15104715	15106119	AT2G35950	0.0	+	0
Chr2	15207504	15208005	chipSampleRepAll_peak_659	1602	.	Chr2	15204658	15207636	AT2G36270	0.0	-	0
Chr2	15229720	15230221	chipSampleRepAll_peak_660	327	.	Chr2	15228713	15230663	AT2G36320	0.0	+	0
Chr2	15263818	15264319	chipSampleRepAll_peak_661	191	.	Chr2	15264210	15270092	AT2G36390	0.0	+	0
Chr2	15338340	15338841	chipSampleRepAll_peak_663	223	.	Chr2	15339121	15343086	AT2G36580	0.0	+	-281
Chr2	15490184	15490685	chipSampleRepAll_peak_665	285	.	Chr2	15488534	15490449	AT2G36895	0.0	-	0
Chr2	15490184	15490685	chipSampleRepAll_peak_665	285	.	Chr2	15490559	15492822	AT2G36900	0.0	-	0
Chr2	15575648	15576149	chipSampleRepAll_peak_667	643	.	Chr2	15575995	15577916	AT2G37060	0.0	+	0
Chr2	15792082	15792583	chipSampleRepAll_peak_670	257	.	Chr2	15792544	15795235	AT2G37650	0.0	+	0
Chr2	15830691	15831192	chipSampleRepAll_peak_671	442	.	Chr2	15830869	15831592	AT2G37750	0.0	+	0
Chr2	15860228	15860729	chipSampleRepAll_peak_672	101	.	Chr2	15860626	15861665	AT2G37880	0.0	+	0
Chr2	16016897	16017398	chipSampleRepAll_peak_674	146	.	Chr2	16018209	16020156	AT2G38250	0.0	+	-812
Chr2	16017897	16018398	chipSampleRepAll_peak_675	525	.	Chr2	16018209	16020156	AT2G38250	0.0	+	0
Chr2	16195908	16196409	chipSampleRepAll_peak_676	262	.	Chr2	16194325	16196183	AT2G38740	0.0	-	0
Chr2	16195908	16196409	chipSampleRepAll_peak_676	262	.	Chr2	16196264	16198832	AT2G38750	0.0	-	0
Chr2	16221472	16221973	chipSampleRepAll_peak_677	223	.	Chr2	16221814	16223746	AT2G38820	0.0	+	0
Chr2	16244356	16244857	chipSampleRepAll_peak_678	160	.	Chr2	16244060	16244531	AT2G38905	0.0	-	0
Chr2	16388031	16388532	chipSampleRepAll_peak_679	176	.	Chr2	16384785	16388502	AT2G39240	0.0	-	0
Chr2	16432626	16433127	chipSampleRepAll_peak_680	156	.	Chr2	16430084	16432751	AT2G39350	0.0	-	0
Chr2	16473709	16474210	chipSampleRepAll_peak_681	849	.	Chr2	16471559	16474060	AT2G39450	0.0	-	0
Chr2	16473709	16474210	chipSampleRepAll_peak_681	849	.	Chr2	16474148	16476141	AT2G39460	0.0	+	0
Chr2	16562704	16563205	chipSampleRepAll_peak_683	171	.	Chr2	16561787	16563441	AT2G39710	0.0	-	0
Chr2	16602909	16603410	chipSampleRepAll_peak_684	442	.	Chr2	16598071	16603319	AT2G39800	0.0	-	0
Chr2	16705876	16706377	chipSampleRepAll_peak_686	274	.	Chr2	16704062	16704954	AT2G40004	0.0	+	923
Chr2	16764008	16764509	chipSampleRepAll_peak_687	156	.	Chr2	16765708	16769279	AT2G40130	0.0	+	-1200
Chr2	17225195	17225696	chipSampleRepAll_peak_693	1186	.	Chr2	17221839	17224880	AT2G41310	0.0	+	316
Chr2	17301373	17301874	chipSampleRepAll_peak_694	251	.	Chr2	17301571	17304211	AT2G41490	0.0	+	0
Chr2	17308337	17308838	chipSampleRepAll_peak_695	907	.	Chr2	17304129	17307426	AT2G41500	0.0	-	-912
Chr2	17472870	17473371	chipSampleRepAll_peak_696	285	.	Chr2	17470864	17472984	AT2G41870	0.0	-	0
Chr2	17489644	17490145	chipSampleRepAll_peak_697	458	.	Chr2	17490270	17493922	AT2G41900	0.0	+	-126
Chr2	17838282	17838783	chipSampleRepAll_peak_704	156	.	Chr2	17836415	17837618	AT2G42870	0.0	-	-665
Chr2	17886082	17886583	chipSampleRepAll_peak_705	312	.	Chr2	17886100	17889087	AT2G43010	0.0	+	0
Chr2	17890798	17891299	chipSampleRepAll_peak_706	422	.	Chr2	17891502	17894635	AT2G43020	0.0	+	-204
Chr2	17926294	17926795	chipSampleRepAll_peak_707	161	.	Chr2	17927180	17929138	AT2G43120	0.0	+	-386
Chr2	17975790	17976291	chipSampleRepAll_peak_708	207	.	Chr2	17970858	17975938	AT2G43240	0.0	-	0
Chr2	18000514	18001015	chipSampleRepAll_peak_709	403	.	Chr2	18000821	18004195	AT2G43330	0.0	+	0
Chr2	18334849	18335350	chipSampleRepAll_peak_710	196	.	Chr2	18333369	18336364	AT2G44430	0.0	+	0
Chr2	18372493	18372994	chipSampleRepAll_peak_711	1177	.	Chr2	18374161	18376799	AT2G44500	0.0	+	-1168
Chr2	18422718	18423219	chipSampleRepAll_peak_713a	128	.	Chr2	18420831	18422839	AT2G44660	0.0	-	0
Chr2	18423022	18423523	chipSampleRepAll_peak_713b	442	.	Chr2	18420831	18422839	AT2G44660	0.0	-	-184
Chr2	18479206	18479707	chipSampleRepAll_peak_714	261	.	Chr2	18478373	18480457	AT2G44810	0.0	+	0
Chr2	18534240	18534741	chipSampleRepAll_peak_717	897	.	Chr2	18537176	18538479	AT2G44940	0.0	+	-2436
Chr2	18730715	18731216	chipSampleRepAll_peak_720	128	.	Chr2	18730839	18733119	AT2G45440	0.0	+	0
Chr2	18790380	18790881	chipSampleRepAll_peak_722	101	.	Chr2	18789488	18791015	AT2G45600	0.0	+	0
Chr2	18795823	18796324	chipSampleRepAll_peak_723	119	.	Chr2	18792863	18795904	AT2G45620	0.0	+	0
Chr2	18795823	18796324	chipSampleRepAll_peak_723	119	.	Chr2	18795925	18797263	AT2G45630	0.0	+	0
Chr2	18867091	18867592	chipSampleRepAll_peak_728	403	.	Chr2	18865922	18868542	AT2G45830	0.0	+	0
Chr2	18893671	18894172	chipSampleRepAll_peak_729	151	.	Chr2	18894029	18898528	AT2G45910	0.0	+	0
Chr2	18908336	18908837	chipSampleRepAll_peak_730	218	.	Chr2	18904323	18908121	AT2G45950	0.0	-	-216
Chr2	18912871	18913372	chipSampleRepAll_peak_731	223	.	Chr2	18912094	18914739	AT2G45970	0.0	-	0
Chr2	18919054	18919555	chipSampleRepAll_peak_732	154	.	Chr2	18917271	18919198	AT2G45980	0.0	-	0
Chr2	18919054	18919555	chipSampleRepAll_peak_732	154	.	Chr2	18919315	18921511	AT2G45990	0.0	+	0
Chr2	18964830	18965331	chipSampleRepAll_peak_734	240	.	Chr2	18965067	18967271	AT2G46170	0.0	+	0
Chr2	18999934	19000435	chipSampleRepAll_peak_736	202	.	Chr2	19000179	19003403	AT2G46270	0.0	+	0
Chr2	19007692	19008193	chipSampleRepAll_peak_737	223	.	Chr2	19005770	19007952	AT2G46290	0.0	-	0
Chr2	19007692	19008193	chipSampleRepAll_peak_737	223	.	Chr2	19008174	19009651	AT2G46300	0.0	+	0
Chr2	19031693	19032194	chipSampleRepAll_peak_738	540	.	Chr2	19033585	19036683	AT2G46370	0.0	+	-1392
Chr2	19051861	19052362	chipSampleRepAll_peak_739	949	.	Chr2	19053469	19057162	AT2G46420	0.0	+	-1108
Chr2	19095623	19096124	chipSampleRepAll_peak_740	181	.	Chr2	19096412	19100373	AT2G46520	0.0	+	-289
Chr2	19114066	19114567	chipSampleRepAll_peak_741	808	.	Chr2	19111960	19114227	AT2G46550	0.0	-	0
Chr2	19138778	19139279	chipSampleRepAll_peak_742	171	.	Chr2	19138768	19140849	AT2G46620	0.0	-	0
Chr2	19148371	19148872	chipSampleRepAll_peak_743	556	.	Chr2	19148661	19151080	AT2G46640	0.0	+	0
Chr2	19168562	19169063	chipSampleRepAll_peak_745	212	.	Chr2	19165273	19166967	AT2G46680	0.0	-	-1596
Chr2	19186795	19187296	chipSampleRepAll_peak_746	327	.	Chr2	19182652	19186812	AT2G46700	0.0	-	0
Chr2	19227187	19227688	chipSampleRepAll_peak_747	262	.	Chr2	19229069	19231539	AT2G46780	0.0	+	-1382
Chr2	19232134	19232635	chipSampleRepAll_peak_748	137	.	Chr2	19232606	19235179	AT2G46790	0.0	+	0
Chr2	19245115	19245616	chipSampleRepAll_peak_751a	105	.	Chr2	19243347	19245141	AT2G46820	0.0	+	0
Chr2	19245115	19245616	chipSampleRepAll_peak_751a	105	.	Chr2	19245590	19248915	AT2G46830	0.0	+	0
Chr2	19245364	19245865	chipSampleRepAll_peak_751b	212	.	Chr2	19245590	19248915	AT2G46830	0.0	+	0
Chr2	19446499	19447000	chipSampleRepAll_peak_753	658	.	Chr2	19446729	19447642	AT2G47400	0.0	+	0
Chr2	19467884	19468385	chipSampleRepAll_peak_754	110	.	Chr2	19469570	19472006	AT2G47440	0.0	+	-1186
Chr2	19473429	19473930	chipSampleRepAll_peak_755	211	.	Chr2	19472572	19474387	AT2G47450	0.0	+	0
Chr2	19481065	19481566	chipSampleRepAll_peak_756	166	.	Chr2	19481253	19484015	AT2G47470	0.0	+	0
Chr2	19491045	19491546	chipSampleRepAll_peak_757	291	.	Chr2	19486841	19489732	AT2G47490	0.0	+	1314
Chr2	19568224	19568725	chipSampleRepAll_peak_759	166	.	Chr2	19564794	19568438	AT2G47760	0.0	-	0
Chr2	19568224	19568725	chipSampleRepAll_peak_759	166	.	Chr2	19568463	19569507	AT2G47770	0.0	+	0
Chr2	19569699	19570200	chipSampleRepAll_peak_760	191	.	Chr2	19570039	19571034	AT2G47780	0.0	+	0
Chr2	19615435	19615936	chipSampleRepAll_peak_761	985	.	Chr2	19614563	19615769	AT2G47910	0.0	+	0
Chr2	19615435	19615936	chipSampleRepAll_peak_761	985	.	Chr2	19615776	19616904	AT2G47920	0.0	+	0
Chr3	131944	132445	chipSampleRepAll_peak_762	207	.	Chr3	129137	130749	AT3G01345	0.0	+	1196
Chr3	201598	202099	chipSampleRepAll_peak_763	268	.	Chr3	198321	201810	AT3G01510	0.0	-	0
Chr3	201598	202099	chipSampleRepAll_peak_763	268	.	Chr3	201886	202754	AT3G01513	0.0	-	0
Chr3	337315	337816	chipSampleRepAll_peak_766	119	.	Chr3	337711	343912	AT3G02020	0.0	-	0
Chr3	386716	387217	chipSampleRepAll_peak_767	1079	.	Chr3	385236	387051	AT3G02140	0.0	-	0
Chr3	390682	391183	chipSampleRepAll_peak_769	340	.	Chr3	390719	392767	AT3G02150	0.0	+	0
Chr3	488499	489000	chipSampleRepAll_peak_772	1000	.	Chr3	487068	489467	AT3G02380	0.0	-	0
Chr3	488499	489000	chipSampleRepAll_peak_772	1000	.	Chr3	488779	489474	AT3G02390	0.0	+	0
Chr3	536139	536640	chipSampleRepAll_peak_774a	170	.	Chr3	532807	536414	AT3G02540	0.0	-	0
Chr3	536139	536640	chipSampleRepAll_peak_774a	170	.	Chr3	536499	538126	AT3G02550	0.0	-	0
Chr3	607734	608235	chipSampleRepAll_peak_775	114	.	Chr3	606284	607907	AT3G02800	0.0	-	0
Chr3	729486	729987	chipSampleRepAll_peak_777	132	.	Chr3	727515	729638	AT3G03150	0.0	-	0
Chr3	729486	729987	chipSampleRepAll_peak_777	132	.	Chr3	729765	730752	AT3G03160	0.0	+	0
Chr3	731521	732022	chipSampleRepAll_peak_778	128	.	Chr3	731861	732914	AT3G03170	0.0	+	0
Chr3	961554	962055	chipSampleRepAll_peak_782	110	.	Chr3	961749	968152	AT3G03790	0.0	+	0
Chr3	1047338	1047839	chipSampleRepAll_peak_783	333	.	Chr3	1047639	1049444	AT3G04040	0.0	+	0
Chr3	1080388	1080889	chipSampleRepAll_peak_784	186	.	Chr3	1077235	1080504	AT3G04110	0.0	+	0
Chr3	1087418	1087919	chipSampleRepAll_peak_785	342	.	Chr3	1086515	1089416	AT3G04140	0.0	+	0
Chr3	1268878	1269379	chipSampleRepAll_peak_786	141	.	Chr3	1269721	1273004	AT3G04680	0.0	-	343
Chr3	1290423	1290924	chipSampleRepAll_peak_787	186	.	Chr3	1288154	1290891	AT3G04730	0.0	-	0
Chr3	1340784	1341285	chipSampleRepAll_peak_788	171	.	Chr3	1338826	1340623	AT3G04860	0.0	-	-162
Chr3	1476961	1477462	chipSampleRepAll_peak_789	119	.	Chr3	1476959	1478850	AT3G05200	0.0	+	0
Chr3	1567231	1567732	chipSampleRepAll_peak_790	422	.	Chr3	1561670	1567336	AT3G05420	0.0	+	0
Chr3	1567231	1567732	chipSampleRepAll_peak_790	422	.	Chr3	1567473	1567605	AT3G05425	0.0	+	0
Chr3	1567231	1567732	chipSampleRepAll_peak_790	422	.	Chr3	1567623	1571218	AT3G05430	0.0	+	0
Chr3	1598152	1598653	chipSampleRepAll_peak_791	234	.	Chr3	1595195	1598344	AT3G05510	0.0	+	0
Chr3	1598152	1598653	chipSampleRepAll_peak_791	234	.	Chr3	1598448	1601437	AT3G05520	0.0	+	0
Chr3	1684577	1685078	chipSampleRepAll_peak_792	890	.	Chr3	1681816	1684597	AT3G05700	0.0	-	0
Chr3	1684577	1685078	chipSampleRepAll_peak_792	890	.	Chr3	1684945	1687664	AT3G05710	0.0	+	0
Chr3	1703510	1704011	chipSampleRepAll_peak_793	257	.	Chr3	1703249	1703611	AT3G05746	0.0	+	0
Chr3	1703510	1704011	chipSampleRepAll_peak_793	257	.	Chr3	1703849	1707730	AT3G05750	0.0	+	0
Chr3	1735629	1736130	chipSampleRepAll_peak_794	364	.	Chr3	1732987	1735765	AT3G05820	0.0	-	0
Chr3	2006806	2007307	chipSampleRepAll_peak_798	309	.	Chr3	2003392	2006727	AT3G06490	0.0	+	80
Chr3	2008269	2008770	chipSampleRepAll_peak_799	705	.	Chr3	2003392	2006727	AT3G06490	0.0	+	1543
Chr3	2113449	2113950	chipSampleRepAll_peak_800	666	.	Chr3	2105398	2113698	AT3G06670	0.0	-	0
Chr3	2130775	2131276	chipSampleRepAll_peak_801	202	.	Chr3	2129550	2130451	AT3G06750	0.0	-	-325
Chr3	2244744	2245245	chipSampleRepAll_peak_802	132	.	Chr3	2242997	2244828	AT3G07090	0.0	-	0
Chr3	2244744	2245245	chipSampleRepAll_peak_802	132	.	Chr3	2245163	2250796	AT3G07100	0.0	-	0
Chr3	2308418	2308919	chipSampleRepAll_peak_803a	105	.	Chr3	2307081	2308456	AT3G07255	0.0	-	0
Chr3	2365105	2365606	chipSampleRepAll_peak_804	403	.	Chr3	2365300	2366496	AT3G07390	0.0	+	0
Chr3	2385564	2386065	chipSampleRepAll_peak_805	141	.	Chr3	2384374	2385982	AT3G07460	0.0	-	0
Chr3	2388319	2388820	chipSampleRepAll_peak_806	119	.	Chr3	2386610	2388696	AT3G07470	0.0	-	0
Chr3	2388319	2388820	chipSampleRepAll_peak_806	119	.	Chr3	2388702	2389823	AT3G07480	0.0	+	0
Chr3	2454919	2455420	chipSampleRepAll_peak_807	315	.	Chr3	2451563	2455100	AT3G07670	0.0	+	0
Chr3	2454919	2455420	chipSampleRepAll_peak_807	315	.	Chr3	2455238	2456918	AT3G07680	0.0	+	0
Chr3	2653930	2654431	chipSampleRepAll_peak_810	285	.	Chr3	2651320	2654212	AT3G08730	0.0	-	0
Chr3	2717196	2717697	chipSampleRepAll_peak_811	105	.	Chr3	2713311	2717366	AT3G08930	0.0	+	0
Chr3	2717196	2717697	chipSampleRepAll_peak_811	105	.	Chr3	2717556	2718923	AT3G08940	0.0	+	0
Chr3	2966129	2966630	chipSampleRepAll_peak_812	234	.	Chr3	2961232	2966231	AT3G09660	0.0	-	0
Chr3	2966129	2966630	chipSampleRepAll_peak_812	234	.	Chr3	2966200	2969058	AT3G09670	0.0	+	0
Chr3	3161451	3161952	chipSampleRepAll_peak_813	271	.	Chr3	3160088	3161725	AT3G10210	0.0	-	0
Chr3	3161451	3161952	chipSampleRepAll_peak_813	271	.	Chr3	3161705	3164231	AT3G10220	0.0	+	0
Chr3	3234942	3235443	chipSampleRepAll_peak_815	496	.	Chr3	3232456	3235289	AT3G10405	0.0	-	0
Chr3	3234942	3235443	chipSampleRepAll_peak_815	496	.	Chr3	3235289	3238267	AT3G10410	0.0	-	0
Chr3	3238668	3239169	chipSampleRepAll_peak_816	583	.	Chr3	3238995	3242599	AT3G10420	0.0	+	0
Chr3	3271111	3271612	chipSampleRepAll_peak_817	171	.	Chr3	3267824	3271202	AT3G10490	0.0	+	0
Chr3	3271111	3271612	chipSampleRepAll_peak_817	171	.	Chr3	3271216	3274176	AT3G10500	0.0	+	0
Chr3	3441381	3441882	chipSampleRepAll_peak_819	191	.	Chr3	3438211	3441299	AT3G10980	0.0	+	83
Chr3	3454979	3455480	chipSampleRepAll_peak_820	110	.	Chr3	3455354	3457342	AT3G11020	0.0	+	0
Chr3	3585875	3586376	chipSampleRepAll_peak_822	105	.	Chr3	3583781	3585850	AT3G11410	0.0	-	-26
Chr3	3589225	3589726	chipSampleRepAll_peak_823	315	.	Chr3	3591250	3594589	AT3G11420	0.0	+	-1525
Chr3	3592596	3593097	chipSampleRepAll_peak_824	110	.	Chr3	3591250	3594589	AT3G11420	0.0	+	0
Chr3	3722485	3722986	chipSampleRepAll_peak_828	300	.	Chr3	3721295	3722741	AT3G11770	0.0	-	0
Chr3	3722485	3722986	chipSampleRepAll_peak_828	300	.	Chr3	3722891	3724013	AT3G11773	0.0	-	0
Chr3	3770369	3770870	chipSampleRepAll_peak_830	383	.	Chr3	3760723	3770563	AT3G11910	0.0	-	0
Chr3	3894484	3894985	chipSampleRepAll_peak_831	297	.	Chr3	3891159	3894631	AT3G12203	0.0	-	0
Chr3	3894484	3894985	chipSampleRepAll_peak_831	297	.	Chr3	3894752	3896567	AT3G12210	0.0	+	0
Chr3	3957428	3957929	chipSampleRepAll_peak_833	621	.	Chr3	3957762	3960472	AT3G12480	0.0	+	0
Chr3	4076424	4076925	chipSampleRepAll_peak_834	364	.	Chr3	4073854	4075643	AT3G12820	0.0	-	-782
Chr3	4124392	4124893	chipSampleRepAll_peak_835	907	.	Chr3	4121788	4123582	AT3G12920	0.0	-	-811
Chr3	4408117	4408618	chipSampleRepAll_peak_838	141	.	Chr3	4408924	4409734	AT3G13520	0.0	+	-307
Chr3	4441698	4442199	chipSampleRepAll_peak_839	297	.	Chr3	4444553	4447660	AT3G13600	0.0	+	-2355
Chr3	4463795	4464296	chipSampleRepAll_peak_840	442	.	Chr3	4462840	4463955	AT3G13650	0.0	+	0
Chr3	4495962	4496463	chipSampleRepAll_peak_841	1621	.	Chr3	4494978	4496800	AT3G13720	0.0	-	0
Chr3	4503964	4504465	chipSampleRepAll_peak_843	833	.	Chr3	4504066	4506320	AT3G13740	0.0	+	0
Chr3	4541469	4541970	chipSampleRepAll_peak_844	101	.	Chr3	4538327	4541823	AT3G13800	0.0	+	0
Chr3	4620131	4620632	chipSampleRepAll_peak_845	223	.	Chr3	4618938	4620305	AT3G13980	0.0	-	0
Chr3	4827756	4828257	chipSampleRepAll_peak_848	196	.	Chr3	4824157	4824913	AT3G14430	0.0	-	-2844
Chr3	4975788	4976289	chipSampleRepAll_peak_849	164	.	Chr3	4970943	4974534	AT3G14810	0.0	-	-1255
Chr3	5076464	5076965	chipSampleRepAll_peak_852	181	.	Chr3	5074215	5076566	AT3G15080	0.0	+	0
Chr3	5076464	5076965	chipSampleRepAll_peak_852	181	.	Chr3	5076623	5079159	AT3G15090	0.0	+	0
Chr3	5119844	5120345	chipSampleRepAll_peak_853	166	.	Chr3	5117488	5119060	AT3G15200	0.0	-	-785
Chr3	5120981	5121482	chipSampleRepAll_peak_854	992	.	Chr3	5121302	5122562	AT3G15210	0.0	+	0
Chr3	5125124	5125625	chipSampleRepAll_peak_856	713	.	Chr3	5126589	5132330	AT3G15220	0.0	-	965
Chr3	5137020	5137521	chipSampleRepAll_peak_857	442	.	Chr3	5136261	5137195	AT3G15250	0.0	-	0
Chr3	5137020	5137521	chipSampleRepAll_peak_857	442	.	Chr3	5137204	5137318	AT3G15251	0.0	+	0
Chr3	5144548	5145049	chipSampleRepAll_peak_858	161	.	Chr3	5143964	5144750	AT3G15280	0.0	-	0
Chr3	5144548	5145049	chipSampleRepAll_peak_858	161	.	Chr3	5144937	5146860	AT3G15290	0.0	+	0
Chr3	5252301	5252802	chipSampleRepAll_peak_861	171	.	Chr3	5249598	5252792	AT3G15520	0.0	-	0
Chr3	5252301	5252802	chipSampleRepAll_peak_861	171	.	Chr3	5252698	5254562	AT3G15530	0.0	-	0
Chr3	5445154	5445655	chipSampleRepAll_peak_864	528	.	Chr3	5443949	5445329	AT3G16050	0.0	-	0
Chr3	5469274	5469775	chipSampleRepAll_peak_865	307	.	Chr3	5467986	5469594	AT3G16140	0.0	-	0
Chr3	5475626	5476127	chipSampleRepAll_peak_866	1096	.	Chr3	5475854	5480349	AT3G16170	0.0	+	0
Chr3	5644312	5644813	chipSampleRepAll_peak_867	101	.	Chr3	5644592	5646557	AT3G16570	0.0	+	0
Chr3	5693661	5694162	chipSampleRepAll_peak_868	992	.	Chr3	5692606	5694181	AT3G16720	0.0	+	0
Chr3	5752177	5752678	chipSampleRepAll_peak_870	123	.	Chr3	5748496	5751301	AT3G16850	0.0	+	877
Chr3	5753746	5754247	chipSampleRepAll_peak_871	383	.	Chr3	5755713	5759443	AT3G16857	0.0	+	-1467
Chr3	5775337	5775838	chipSampleRepAll_peak_872	533	.	Chr3	5772742	5775841	AT3G16910	0.0	-	0
Chr3	5894855	5895356	chipSampleRepAll_peak_875	105	.	Chr3	5892549	5894518	AT3G17250	0.0	-	-338
Chr3	6000297	6000798	chipSampleRepAll_peak_877	358	.	Chr3	5999173	6000447	AT3G17520	0.0	-	0
Chr3	6088756	6089257	chipSampleRepAll_peak_878	643	.	Chr3	6086908	6088755	AT3G17780	0.0	+	2
Chr3	6119341	6119842	chipSampleRepAll_peak_879	128	.	Chr3	6119706	6123044	AT3G17860	0.0	+	0
Chr3	6182355	6182856	chipSampleRepAll_peak_882	212	.	Chr3	6180620	6182899	AT3G18050	0.0	+	0
Chr3	6301609	6302110	chipSampleRepAll_peak_883	137	.	Chr3	6300619	6301812	AT3G18360	0.0	-	0
Chr3	6345961	6346462	chipSampleRepAll_peak_884	181	.	Chr3	6348627	6350832	AT3G18490	0.0	-	2166
Chr3	6457435	6457936	chipSampleRepAll_peak_885	352	.	Chr3	6454012	6457613	AT3G18750	0.0	-	0
Chr3	6457435	6457936	chipSampleRepAll_peak_885	352	.	Chr3	6457676	6459725	AT3G18760	0.0	-	0
Chr3	6536404	6536905	chipSampleRepAll_peak_886b	123	.	Chr3	6536533	6538679	AT3G18950	0.0	+	0
Chr3	6605227	6605728	chipSampleRepAll_peak_887	110	.	Chr3	6605295	6609295	AT3G19100	0.0	+	0
Chr3	6673251	6673752	chipSampleRepAll_peak_888	463	.	Chr3	6673688	6676521	AT3G19270	0.0	-	0
Chr3	6704628	6705129	chipSampleRepAll_peak_889	156	.	Chr3	6701272	6704312	AT3G19340	0.0	-	-317
Chr3	6805109	6805610	chipSampleRepAll_peak_890	119	.	Chr3	6805621	6808593	AT3G19590	0.0	+	-12
Chr3	6842249	6842750	chipSampleRepAll_peak_891	171	.	Chr3	6840280	6842320	AT3G19680	0.0	+	0
Chr3	6842249	6842750	chipSampleRepAll_peak_891	171	.	Chr3	6842219	6842856	AT3G19690	0.0	-	0
Chr3	7157586	7158087	chipSampleRepAll_peak_894	146	.	Chr3	7157899	7160446	AT3G20500	0.0	+	0
Chr3	7177807	7178308	chipSampleRepAll_peak_895	158	.	Chr3	7174435	7178020	AT3G20550	0.0	-	0
Chr3	7177807	7178308	chipSampleRepAll_peak_895	158	.	Chr3	7178199	7178614	AT3G20555	0.0	-	0
Chr3	7376987	7377488	chipSampleRepAll_peak_897	146	.	Chr3	7376431	7377226	AT3G21055	0.0	-	0
Chr3	7376987	7377488	chipSampleRepAll_peak_897	146	.	Chr3	7377390	7380213	AT3G21060	0.0	+	0
Chr3	7503154	7503655	chipSampleRepAll_peak_898	583	.	Chr3	7498811	7501888	AT3G21320	0.0	-	-1267
Chr3	7665644	7666145	chipSampleRepAll_peak_899	188	.	Chr3	7664344	7666305	AT3G21750	0.0	+	0
Chr3	7703148	7703649	chipSampleRepAll_peak_900	456	.	Chr3	7701002	7703504	AT3G21865	0.0	-	0
Chr3	7704719	7705220	chipSampleRepAll_peak_901	285	.	Chr3	7703798	7704958	AT3G21870	0.0	-	0
Chr3	7909652	7910153	chipSampleRepAll_peak_905a	146	.	Chr3	7906520	7908746	AT3G22370	0.0	+	907
Chr3	7912358	7912859	chipSampleRepAll_peak_906	321	.	Chr3	7912904	7919707	AT3G22380	0.0	+	-46
Chr3	7933107	7933608	chipSampleRepAll_peak_907	377	.	Chr3	7933118	7935925	AT3G22410	0.0	-	0
Chr3	8119663	8120164	chipSampleRepAll_peak_910	132	.	Chr3	8116291	8119490	AT3G22910	0.0	-	-174
Chr3	8373139	8373640	chipSampleRepAll_peak_912	141	.	Chr3	8373374	8375098	AT3G23380	0.0	+	0
Chr3	8685184	8685685	chipSampleRepAll_peak_916	132	.	Chr3	8685738	8687726	AT3G24050	0.0	+	-54
Chr3	8742950	8743451	chipSampleRepAll_peak_917	119	.	Chr3	8743112	8747901	AT3G24190	0.0	+	0
Chr3	8993270	8993771	chipSampleRepAll_peak_921a	309	.	Chr3	8992264	8992948	AT3G24640	0.0	+	323
Chr3	8993722	8994223	chipSampleRepAll_peak_921b	518	.	Chr3	8992264	8992948	AT3G24640	0.0	+	775
Chr3	9066117	9066618	chipSampleRepAll_peak_923	156	.	Chr3	9064524	9066180	AT3G24830	0.0	+	0
Chr3	9066117	9066618	chipSampleRepAll_peak_923	156	.	Chr3	9066600	9070661	AT3G24840	0.0	+	0
Chr3	9273470	9273971	chipSampleRepAll_peak_927	547	.	Chr3	9271514	9273751	AT3G25530	0.0	-	0
Chr3	9347424	9347925	chipSampleRepAll_peak_928	176	.	Chr3	9344312	9346424	AT3G25670	0.0	-	-1001
Chr3	9359164	9359665	chipSampleRepAll_peak_929	132	.	Chr3	9358718	9360582	AT3G25700	0.0	+	0
Chr3	9557425	9557926	chipSampleRepAll_peak_931	171	.	Chr3	9556059	9557425	AT3G26135	0.0	-	-1
Chr3	9781741	9782242	chipSampleRepAll_peak_933	141	.	Chr3	9776957	9780553	AT3G26610	0.0	+	1189
Chr3	9918627	9919128	chipSampleRepAll_peak_935	857	.	Chr3	9914958	9918810	AT3G26910	0.0	-	0
Chr3	9964424	9964925	chipSampleRepAll_peak_936	123	.	Chr3	9961276	9964737	AT3G27020	0.0	-	0
Chr3	9989175	9989676	chipSampleRepAll_peak_937	146	.	Chr3	9989510	9991903	AT3G27090	0.0	+	0
Chr3	10022317	10022818	chipSampleRepAll_peak_938	279	.	Chr3	10023930	10027198	AT3G27170	0.0	+	-1113
Chr3	10061238	10061739	chipSampleRepAll_peak_939	279	.	Chr3	10061008	10062870	AT3G27250	0.0	+	0
Chr3	10063356	10063857	chipSampleRepAll_peak_940	554	.	Chr3	10061008	10062870	AT3G27250	0.0	+	487
Chr3	10119848	10120349	chipSampleRepAll_peak_941	156	.	Chr3	10116673	10120645	AT3G27330	0.0	-	0
Chr3	10132770	10133271	chipSampleRepAll_peak_942	490	.	Chr3	10129609	10132882	AT3G27380	0.0	-	0
Chr3	10132770	10133271	chipSampleRepAll_peak_942	490	.	Chr3	10133176	10136665	AT3G27390	0.0	-	0
Chr3	10254186	10254687	chipSampleRepAll_peak_944	186	.	Chr3	10254885	10255290	AT3G27680	0.0	-	199
Chr3	10330113	10330614	chipSampleRepAll_peak_945	340	.	Chr3	10330546	10335490	AT3G27870	0.0	+	0
Chr3	10383671	10384172	chipSampleRepAll_peak_947	628	.	Chr3	10380229	10383249	AT3G27960	0.0	-	-423
Chr3	10473734	10474235	chipSampleRepAll_peak_948	206	.	Chr3	10471841	10473952	AT3G28150	0.0	-	0
Chr3	10737579	10738080	chipSampleRepAll_peak_949	629	.	Chr3	10735636	10738397	AT3G28650	0.0	+	0
Chr3	10753815	10754316	chipSampleRepAll_peak_950	137	.	Chr3	10754807	10757885	AT3G28690	0.0	+	-492
Chr3	11383871	11384372	chipSampleRepAll_peak_953a	105	.	Chr3	11382213	11384145	AT3G29575	0.0	-	0
Chr3	11386822	11387323	chipSampleRepAll_peak_954	123	.	Chr3	11382213	11384145	AT3G29575	0.0	-	-2678
Chr3	13589028	13589529	chipSampleRepAll_peak_957a	184	.	Chr3	13526070	13530098	AT3G32980	0.0	-	-58931
Chr3	13589210	13589711	chipSampleRepAll_peak_957b	110	.	Chr3	13526070	13530098	AT3G32980	0.0	-	-59113
Chr3	13590039	13590540	chipSampleRepAll_peak_958	276	.	Chr3	13526070	13530098	AT3G32980	0.0	-	-59942
Chr3	13590399	13590900	chipSampleRepAll_peak_959	238	.	Chr3	13526070	13530098	AT3G32980	0.0	-	-60302
Chr3	13591472	13591973	chipSampleRepAll_peak_961a	726	.	Chr3	13526070	13530098	AT3G32980	0.0	-	-61375
Chr3	13591797	13592298	chipSampleRepAll_peak_961b	129	.	Chr3	13526070	13530098	AT3G32980	0.0	-	-61700
Chr3	13592151	13592652	chipSampleRepAll_peak_962	133	.	Chr3	13526070	13530098	AT3G32980	0.0	-	-62054
Chr3	14195431	14195932	chipSampleRepAll_peak_964a	942	.	Chr3	14195446	14196865	AT3G41762	0.0	-	0
Chr3	14195745	14196246	chipSampleRepAll_peak_964b	966	.	Chr3	14195446	14196865	AT3G41762	0.0	-	0
Chr3	14196337	14196838	chipSampleRepAll_peak_965	904	.	Chr3	14195446	14196865	AT3G41762	0.0	-	0
Chr3	14196669	14197170	chipSampleRepAll_peak_966	699	.	Chr3	14195446	14196865	AT3G41762	0.0	-	0
Chr3	14197165	14197666	chipSampleRepAll_peak_967	184	.	Chr3	14195446	14196865	AT3G41762	0.0	-	-301
Chr3	14197913	14198414	chipSampleRepAll_peak_968	714	.	Chr3	14195446	14196865	AT3G41762	0.0	-	-1049
Chr3	14198751	14199252	chipSampleRepAll_peak_969	714	.	Chr3	14195446	14196865	AT3G41762	0.0	-	-1887
Chr3	14199386	14199887	chipSampleRepAll_peak_970	832	.	Chr3	14195446	14196865	AT3G41762	0.0	-	-2522
Chr3	14199828	14200329	chipSampleRepAll_peak_971	212	.	Chr3	14195446	14196865	AT3G41762	0.0	-	-2964
Chr3	14200808	14201309	chipSampleRepAll_peak_972	684	.	Chr3	14195446	14196865	AT3G41762	0.0	-	-3944
Chr3	14201392	14201893	chipSampleRepAll_peak_973	1020	.	Chr3	14195446	14196865	AT3G41762	0.0	-	-4528
Chr3	14201907	14202408	chipSampleRepAll_peak_974a	915	.	Chr3	14195446	14196865	AT3G41762	0.0	-	-5043
Chr3	14202088	14202589	chipSampleRepAll_peak_974b	608	.	Chr3	14195446	14196865	AT3G41762	0.0	-	-5224
Chr3	14202562	14203063	chipSampleRepAll_peak_975	714	.	Chr3	14195446	14196865	AT3G41762	0.0	-	-5698
Chr3	14308920	14309421	chipSampleRepAll_peak_978	212	.	Chr3	14309274	14311638	AT3G42150	0.0	+	0
Chr3	15930575	15931076	chipSampleRepAll_peak_983	229	.	Chr3	15927938	15929839	AT3G44220	0.0	+	737
Chr3	16191173	16191674	chipSampleRepAll_peak_984	340	.	Chr3	16188128	16192365	AT3G44610	0.0	-	0
Chr3	16283329	16283830	chipSampleRepAll_peak_985	251	.	Chr3	16283832	16291128	AT3G44730	0.0	+	-3
Chr3	16588221	16588722	chipSampleRepAll_peak_989	146	.	Chr3	16586047	16586364	AT3G45252	0.0	+	1858
Chr3	16735743	16736244	chipSampleRepAll_peak_991	288	.	Chr3	16733754	16735951	AT3G45600	0.0	-	0
Chr3	17066419	17066920	chipSampleRepAll_peak_992	196	.	Chr3	17071254	17071683	AT3G46390	0.0	-	4335
Chr3	17095387	17095888	chipSampleRepAll_peak_993	114	.	Chr3	17092847	17095729	AT3G46450	0.0	-	0
Chr3	17095387	17095888	chipSampleRepAll_peak_993	114	.	Chr3	17095705	17097465	AT3G46460	0.0	-	0
Chr3	17362057	17362558	chipSampleRepAll_peak_997	123	.	Chr3	17359757	17362240	AT3G47160	0.0	-	0
Chr3	17501241	17501742	chipSampleRepAll_peak_998	379	.	Chr3	17498147	17501006	AT3G47490	0.0	+	236
Chr3	17551144	17551645	chipSampleRepAll_peak_999	161	.	Chr3	17549110	17551520	AT3G47610	0.0	+	0
Chr3	17968358	17968859	chipSampleRepAll_peak_1000	449	.	Chr3	17967353	17968590	AT3G48510	0.0	-	0
Chr3	17971609	17972110	chipSampleRepAll_peak_1001	262	.	Chr3	17974852	17976774	AT3G48520	0.0	-	2743
Chr3	17975237	17975738	chipSampleRepAll_peak_1003	110	.	Chr3	17974852	17976774	AT3G48520	0.0	-	0
Chr3	17986905	17987406	chipSampleRepAll_peak_1004	114	.	Chr3	17987377	17989763	AT3G48530	0.0	+	0
Chr3	18102892	18103393	chipSampleRepAll_peak_1006	327	.	Chr3	18099711	18102941	AT3G48820	0.0	-	0
Chr3	18102892	18103393	chipSampleRepAll_peak_1006	327	.	Chr3	18103140	18106460	AT3G48830	0.0	+	0
Chr3	18155490	18155991	chipSampleRepAll_peak_1007	262	.	Chr3	18155086	18158417	AT3G48980	0.0	+	0
Chr3	18250857	18251358	chipSampleRepAll_peak_1011	181	.	Chr3	18249662	18253911	AT3G49220	0.0	+	0
Chr3	18377130	18377631	chipSampleRepAll_peak_1013	333	.	Chr3	18377408	18380369	AT3G49590	0.0	+	0
Chr3	18456113	18456614	chipSampleRepAll_peak_1014	396	.	Chr3	18455230	18456125	AT3G49760	0.0	-	0
Chr3	18470996	18471497	chipSampleRepAll_peak_1015	257	.	Chr3	18471056	18471424	AT3G49796	0.0	+	0
Chr3	18546259	18546760	chipSampleRepAll_peak_1017	752	.	Chr3	18546443	18548240	AT3G50030	0.0	-	0
Chr3	18700411	18700912	chipSampleRepAll_peak_1019	139	.	Chr3	18686367	18700710	AT3G50380	0.0	-	0
Chr3	18790080	18790581	chipSampleRepAll_peak_1020	651	.	Chr3	18784659	18786952	AT3G50620	0.0	-	-3129
Chr3	18821753	18822254	chipSampleRepAll_peak_1021	358	.	Chr3	18826159	18829684	AT3G50670	0.0	-	3906
Chr3	18879318	18879819	chipSampleRepAll_peak_1023	186	.	Chr3	18879892	18882237	AT3G50790	0.0	-	74
Chr3	18892194	18892695	chipSampleRepAll_peak_1024	151	.	Chr3	18890873	18892508	AT3G50820	0.0	-	0
Chr3	18895376	18895877	chipSampleRepAll_peak_1025	207	.	Chr3	18893738	18895587	AT3G50830	0.0	-	0
Chr3	18901460	18901961	chipSampleRepAll_peak_1026	207	.	Chr3	18901341	18902152	AT3G50850	0.0	-	0
Chr3	18923526	18924027	chipSampleRepAll_peak_1028	340	.	Chr3	18922303	18923772	AT3G50920	0.0	-	0
Chr3	18941589	18942090	chipSampleRepAll_peak_1029	208	.	Chr3	18940642	18941611	AT3G50970	0.0	+	0
Chr3	18941589	18942090	chipSampleRepAll_peak_1029	208	.	Chr3	18941924	18942940	AT3G50980	0.0	+	0
Chr3	18946377	18946878	chipSampleRepAll_peak_1030	141	.	Chr3	18945024	18946621	AT3G51000	0.0	-	0
Chr3	18946377	18946878	chipSampleRepAll_peak_1030	141	.	Chr3	18946640	18948197	AT3G51010	0.0	-	0
Chr3	19219828	19220329	chipSampleRepAll_peak_1035	156	.	Chr3	19220115	19225280	AT3G51830	0.0	+	0
Chr3	19250749	19251250	chipSampleRepAll_peak_1036	561	.	Chr3	19249474	19251112	AT3G51890	0.0	-	0
Chr3	19263735	19264236	chipSampleRepAll_peak_1037	358	.	Chr3	19265140	19266806	AT3G51910	0.0	+	-905
Chr3	19271279	19271780	chipSampleRepAll_peak_1039	591	.	Chr3	19271346	19273064	AT3G51930	0.0	+	0
Chr3	19287443	19287944	chipSampleRepAll_peak_1040	816	.	Chr3	19285571	19287552	AT3G51980	0.0	-	0
Chr3	19287443	19287944	chipSampleRepAll_peak_1040	816	.	Chr3	19287756	19289388	AT3G51990	0.0	+	0
Chr3	19322747	19323248	chipSampleRepAll_peak_1041	141	.	Chr3	19319222	19322985	AT3G52100	0.0	+	0
Chr3	19322747	19323248	chipSampleRepAll_peak_1041	141	.	Chr3	19323157	19323827	AT3G52105	0.0	+	0
Chr3	19325493	19325994	chipSampleRepAll_peak_1042	151	.	Chr3	19323749	19325895	AT3G52110	0.0	-	0
Chr3	19370937	19371438	chipSampleRepAll_peak_1043	123	.	Chr3	19369361	19371074	AT3G52220	0.0	-	0
Chr3	19370937	19371438	chipSampleRepAll_peak_1043	123	.	Chr3	19371134	19372687	AT3G52230	0.0	+	0
Chr3	19570255	19570756	chipSampleRepAll_peak_1045	128	.	Chr3	19569255	19570710	AT3G52800	0.0	+	0
Chr3	19653703	19654204	chipSampleRepAll_peak_1047	576	.	Chr3	19653909	19656135	AT3G53000	0.0	+	0
Chr3	19807184	19807685	chipSampleRepAll_peak_1049	497	.	Chr3	19803472	19805730	AT3G53420	0.0	-	-1455
Chr3	19822439	19822940	chipSampleRepAll_peak_1050	249	.	Chr3	19822678	19823541	AT3G53470	0.0	+	0
Chr3	19880234	19880735	chipSampleRepAll_peak_1053	371	.	Chr3	19880503	19883743	AT3G53620	0.0	+	0
Chr3	19907095	19907596	chipSampleRepAll_peak_1054	422	.	Chr3	19905590	19910244	AT3G53720	0.0	-	0
Chr3	19940326	19940827	chipSampleRepAll_peak_1055	208	.	Chr3	19940498	19943885	AT3G53830	0.0	+	0
Chr3	19995614	19996115	chipSampleRepAll_peak_1056	416	.	Chr3	19996176	19998736	AT3G54000	0.0	+	-62
Chr3	20016583	20017084	chipSampleRepAll_peak_1057	146	.	Chr3	20016836	20018822	AT3G54050	0.0	+	0
Chr3	20366747	20367248	chipSampleRepAll_peak_1060	119	.	Chr3	20363259	20366874	AT3G54960	0.0	-	0
Chr3	20418666	20419167	chipSampleRepAll_peak_1061	137	.	Chr3	20416182	20418910	AT3G55090	0.0	-	0
Chr3	20611207	20611708	chipSampleRepAll_peak_1062	110	.	Chr3	20610165	20610671	AT3G55570	0.0	-	-537
Chr3	20709278	20709779	chipSampleRepAll_peak_1065	221	.	Chr3	20709293	20711640	AT3G55800	0.0	+	0
Chr3	20714616	20715117	chipSampleRepAll_peak_1066	132	.	Chr3	20713708	20714825	AT3G55820	0.0	+	0
Chr3	20714616	20715117	chipSampleRepAll_peak_1066	132	.	Chr3	20714945	20717443	AT3G55830	0.0	+	0
Chr3	20842249	20842750	chipSampleRepAll_peak_1069	506	.	Chr3	20842144	20844537	AT3G56170	0.0	+	0
Chr3	20869777	20870278	chipSampleRepAll_peak_1070	251	.	Chr3	20869999	20872107	AT3G56270	0.0	+	0
Chr3	20872165	20872666	chipSampleRepAll_peak_1071a	333	.	Chr3	20869999	20872107	AT3G56270	0.0	+	59
Chr3	20872328	20872829	chipSampleRepAll_peak_1071b	223	.	Chr3	20869999	20872107	AT3G56270	0.0	+	222
Chr3	20941180	20941681	chipSampleRepAll_peak_1073	181	.	Chr3	20941284	20943469	AT3G56490	0.0	+	0
Chr3	21076200	21076701	chipSampleRepAll_peak_1076	1466	.	Chr3	21073329	21076315	AT3G56930	0.0	+	0
Chr3	21076200	21076701	chipSampleRepAll_peak_1076	1466	.	Chr3	21076504	21078443	AT3G56940	0.0	+	0
Chr3	21121049	21121550	chipSampleRepAll_peak_1077	104	.	Chr3	21114797	21121160	AT3G57060	0.0	-	0
Chr3	21121049	21121550	chipSampleRepAll_peak_1077	104	.	Chr3	21121322	21122569	AT3G57062	0.0	+	0
Chr3	21292981	21293482	chipSampleRepAll_peak_1080	540	.	Chr3	21288741	21293171	AT3G57520	0.0	-	0
Chr3	21303183	21303684	chipSampleRepAll_peak_1081	416	.	Chr3	21301396	21303230	AT3G57540	0.0	-	0
Chr3	21648166	21648667	chipSampleRepAll_peak_1083	181	.	Chr3	21645546	21648368	AT3G58530	0.0	+	0
Chr3	21648166	21648667	chipSampleRepAll_peak_1083	181	.	Chr3	21648560	21649390	AT3G58540	0.0	+	0
Chr3	21693695	21694196	chipSampleRepAll_peak_1084	151	.	Chr3	21686740	21693928	AT3G58640	0.0	-	0
Chr3	21744308	21744809	chipSampleRepAll_peak_1085	218	.	Chr3	21742070	21746324	AT3G58790	0.0	-	0
Chr3	21797157	21797658	chipSampleRepAll_peak_1086	114	.	Chr3	21797057	21798303	AT3G58990	0.0	-	0
Chr3	21885971	21886472	chipSampleRepAll_peak_1088	105	.	Chr3	21884425	21886808	AT3G59190	0.0	+	0
Chr3	21893539	21894040	chipSampleRepAll_peak_1089	950	.	Chr3	21893811	21895789	AT3G59220	0.0	+	0
Chr3	21980395	21980896	chipSampleRepAll_peak_1090	105	.	Chr3	21978809	21980839	AT3G59470	0.0	-	0
Chr3	21986181	21986682	chipSampleRepAll_peak_1091	159	.	Chr3	21984595	21986351	AT3G59490	0.0	-	0
Chr3	21986181	21986682	chipSampleRepAll_peak_1091	159	.	Chr3	21986462	21988326	AT3G59500	0.0	+	0
Chr3	22039116	22039617	chipSampleRepAll_peak_1092	105	.	Chr3	22039475	22042726	AT3G59670	0.0	+	0
Chr3	22199785	22200286	chipSampleRepAll_peak_1094	315	.	Chr3	22197528	22201451	AT3G60110	0.0	+	0
Chr3	22375732	22376233	chipSampleRepAll_peak_1098	792	.	Chr3	22374863	22375916	AT3G60540	0.0	-	0
Chr3	22434451	22434952	chipSampleRepAll_peak_1100	117	.	Chr3	22434863	22436053	AT3G60690	0.0	+	0
Chr3	22463246	22463747	chipSampleRepAll_peak_1101	123	.	Chr3	22462612	22463833	AT3G60780	0.0	+	0
Chr3	22678954	22679455	chipSampleRepAll_peak_1102	666	.	Chr3	22678033	22680509	AT3G61270	0.0	+	0
Chr3	22738086	22738587	chipSampleRepAll_peak_1103	132	.	Chr3	22735662	22738131	AT3G61440	0.0	+	0
Chr3	22738086	22738587	chipSampleRepAll_peak_1103	132	.	Chr3	22738352	22740112	AT3G61450	0.0	+	0
Chr3	22745320	22745821	chipSampleRepAll_peak_1104	760	.	Chr3	22745513	22747444	AT3G61470	0.0	+	0
Chr3	22758995	22759496	chipSampleRepAll_peak_1105	101	.	Chr3	22757760	22760470	AT3G61490	0.0	+	0
Chr3	22777350	22777851	chipSampleRepAll_peak_1106	176	.	Chr3	22776241	22777362	AT3G61550	0.0	+	0
Chr3	22777350	22777851	chipSampleRepAll_peak_1106	176	.	Chr3	22777740	22780191	AT3G61560	0.0	+	0
Chr3	22886316	22886817	chipSampleRepAll_peak_1107	176	.	Chr3	22886630	22886723	AT3G61826	0.0	-	0
Chr3	22917187	22917688	chipSampleRepAll_peak_1109a	792	.	Chr3	22914153	22915393	AT3G61890	0.0	-	-1795
Chr3	22917644	22918145	chipSampleRepAll_peak_1109b	533	.	Chr3	22914153	22915393	AT3G61890	0.0	-	-2252
Chr3	22949475	22949976	chipSampleRepAll_peak_1110	151	.	Chr3	22951322	22953265	AT3G61970	0.0	+	-1347
Chr3	23000046	23000547	chipSampleRepAll_peak_1112	257	.	Chr3	22997020	23000221	AT3G62110	0.0	-	0
Chr3	23004102	23004603	chipSampleRepAll_peak_1113	449	.	Chr3	23001029	23004392	AT3G62120	0.0	-	0
Chr3	23040460	23040961	chipSampleRepAll_peak_1116	309	.	Chr3	23038265	23040668	AT3G62260	0.0	-	0
Chr3	23092757	23093258	chipSampleRepAll_peak_1117	156	.	Chr3	23091585	23092850	AT3G62420	0.0	-	0
Chr3	23095510	23096011	chipSampleRepAll_peak_1118	1195	.	Chr3	23093450	23095657	AT3G62430	0.0	-	0
Chr3	23097626	23098127	chipSampleRepAll_peak_1119	176	.	Chr3	23096103	23097726	AT3G62440	0.0	-	0
Chr3	23097626	23098127	chipSampleRepAll_peak_1119	176	.	Chr3	23098018	23099070	AT3G62450	0.0	+	0
Chr3	23153345	23153846	chipSampleRepAll_peak_1120	123	.	Chr3	23150778	23153649	AT3G62600	0.0	-	0
Chr3	23156190	23156691	chipSampleRepAll_peak_1121	240	.	Chr3	23154629	23156585	AT3G62610	0.0	+	0
Chr3	23185441	23185942	chipSampleRepAll_peak_1122	251	.	Chr3	23185347	23186720	AT3G62690	0.0	-	0
Chr3	23185441	23185942	chipSampleRepAll_peak_1122	251	.	Chr3	23185928	23186129	AT3G62695	0.0	+	0
Chr3	23185950	23186451	chipSampleRepAll_peak_1123	141	.	Chr3	23185347	23186720	AT3G62690	0.0	-	0
Chr3	23185950	23186451	chipSampleRepAll_peak_1123	141	.	Chr3	23185928	23186129	AT3G62695	0.0	+	0
Chr3	23264850	23265351	chipSampleRepAll_peak_1124	377	.	Chr3	23262794	23264731	AT3G62940	0.0	-	-120
Chr3	23301415	23301916	chipSampleRepAll_peak_1125	569	.	Chr3	23300289	23301865	AT3G63060	0.0	-	0
Chr3	23340862	23341363	chipSampleRepAll_peak_1126	151	.	Chr3	23336091	23340340	AT3G63180	0.0	-	-523
Chr3	23355646	23356147	chipSampleRepAll_peak_1127	234	.	Chr3	23353513	23355480	AT3G63210	0.0	-	-167
Chr3	23452631	23453132	chipSampleRepAll_peak_1128	229	.	Chr3	23450535	23452794	AT3G63510	0.0	+	0
Chr3	23452631	23453132	chipSampleRepAll_peak_1128	229	.	Chr3	23452807	23456078	AT3G63520	0.0	+	0
Chr4	161783	162284	chipSampleRepAll_peak_1130	132	.	Chr4	160642	163023	AT4G00360	0.0	+	0
Chr4	221954	222455	chipSampleRepAll_peak_1133	285	.	Chr4	222288	225131	AT4G00490	0.0	+	0
Chr4	246753	247254	chipSampleRepAll_peak_1134	364	.	Chr4	242460	246804	AT4G00570	0.0	-	0
Chr4	455451	455952	chipSampleRepAll_peak_1137	315	.	Chr4	453346	455611	AT4G01040	0.0	+	0
Chr4	455451	455952	chipSampleRepAll_peak_1137	315	.	Chr4	455582	458510	AT4G01050	0.0	+	0
Chr4	676289	676790	chipSampleRepAll_peak_1141	194	.	Chr4	673861	676445	AT4G01550	0.0	-	0
Chr4	694332	694833	chipSampleRepAll_peak_1143	196	.	Chr4	692852	694381	AT4G01600	0.0	+	0
Chr4	694332	694833	chipSampleRepAll_peak_1143	196	.	Chr4	694581	697206	AT4G01610	0.0	+	0
Chr4	723736	724237	chipSampleRepAll_peak_1145	285	.	Chr4	729862	732433	AT4G01690	0.0	+	-5626
Chr4	776107	776608	chipSampleRepAll_peak_1146	132	.	Chr4	770721	776439	AT4G01800	0.0	-	0
Chr4	776107	776608	chipSampleRepAll_peak_1146	132	.	Chr4	776413	780355	AT4G01810	0.0	-	0
Chr4	812759	813260	chipSampleRepAll_peak_1148	161	.	Chr4	810656	812930	AT4G01880	0.0	-	0
Chr4	812759	813260	chipSampleRepAll_peak_1148	161	.	Chr4	813047	815170	AT4G01883	0.0	+	0
Chr4	865401	865902	chipSampleRepAll_peak_1150	132	.	Chr4	866150	868253	AT4G01985	0.0	-	249
Chr4	879531	880032	chipSampleRepAll_peak_1151	396	.	Chr4	881060	885463	AT4G02010	0.0	+	-1029
Chr4	934676	935177	chipSampleRepAll_peak_1153	105	.	Chr4	935005	940328	AT4G02110	0.0	+	0
Chr4	994496	994997	chipSampleRepAll_peak_1155	416	.	Chr4	994725	998991	AT4G02280	0.0	+	0
Chr4	1101134	1101635	chipSampleRepAll_peak_1156	929	.	Chr4	1101377	1103612	AT4G02500	0.0	+	0
Chr4	1407893	1408394	chipSampleRepAll_peak_1158	101	.	Chr4	1408158	1412756	AT4G03200	0.0	+	0
Chr4	1439898	1440399	chipSampleRepAll_peak_1160	176	.	Chr4	1440145	1441863	AT4G03280	0.0	+	0
Chr4	1447624	1448125	chipSampleRepAll_peak_1161	207	.	Chr4	1446663	1447718	AT4G03298	0.0	+	0
Chr4	1509995	1510496	chipSampleRepAll_peak_1162	212	.	Chr4	1511596	1514072	AT4G03420	0.0	+	-1101
Chr4	1579726	1580227	chipSampleRepAll_peak_1163	561	.	Chr4	1573265	1579820	AT4G03550	0.0	+	0
Chr4	1579726	1580227	chipSampleRepAll_peak_1163	561	.	Chr4	1579928	1585980	AT4G03560	0.0	+	0
Chr4	2351822	2352323	chipSampleRepAll_peak_1165	156	.	Chr4	2350497	2352025	AT4G04640	0.0	-	0
Chr4	2375492	2375993	chipSampleRepAll_peak_1166	171	.	Chr4	2373998	2375135	AT4G04690	0.0	-	-358
Chr4	2567015	2567516	chipSampleRepAll_peak_1167	621	.	Chr4	2567182	2568437	AT4G05010	0.0	+	0
Chr4	2594031	2594532	chipSampleRepAll_peak_1168	327	.	Chr4	2593594	2594125	AT4G05070	0.0	-	0
Chr4	2594031	2594532	chipSampleRepAll_peak_1168	327	.	Chr4	2594153	2594297	AT4G05071	0.0	-	0
Chr4	2620304	2620805	chipSampleRepAll_peak_1169	176	.	Chr4	2618371	2619947	AT4G05100	0.0	+	358
Chr4	2717000	2717501	chipSampleRepAll_peak_1170	126	.	Chr4	2717976	2720308	AT4G05320	0.0	+	-476
Chr4	3054209	3054710	chipSampleRepAll_peak_1172	306	.	Chr4	3067502	3068769	AT4G06479	0.0	+	-12793
Chr4	3950790	3951291	chipSampleRepAll_peak_1173	351	.	Chr4	3920692	3924437	AT4G06688	0.0	+	26354
Chr4	3966309	3966810	chipSampleRepAll_peak_1176	174	.	Chr4	3920692	3924437	AT4G06688	0.0	+	41873
Chr4	3968972	3969473	chipSampleRepAll_peak_1178	140	.	Chr4	3920692	3924437	AT4G06688	0.0	+	44536
Chr4	3978651	3979152	chipSampleRepAll_peak_1179	131	.	Chr4	3920692	3924437	AT4G06688	0.0	+	54215
Chr4	3979179	3979680	chipSampleRepAll_peak_1180	258	.	Chr4	3920692	3924437	AT4G06688	0.0	+	54743
Chr4	4009553	4010054	chipSampleRepAll_peak_1184	295	.	Chr4	4070548	4072470	AT4G06744	0.0	-	60495
Chr4	5189487	5189988	chipSampleRepAll_peak_1189	524	.	Chr4	5187784	5189794	AT4G08230	0.0	-	0
Chr4	5738670	5739171	chipSampleRepAll_peak_1190	285	.	Chr4	5740218	5741591	AT4G08950	0.0	+	-1048
Chr4	5740398	5740899	chipSampleRepAll_peak_1191	137	.	Chr4	5740218	5741591	AT4G08950	0.0	+	0
Chr4	5757684	5758185	chipSampleRepAll_peak_1192	237	.	Chr4	5758013	5760569	AT4G08980	0.0	+	0
Chr4	6276667	6277168	chipSampleRepAll_peak_1194	377	.	Chr4	6276947	6278622	AT4G10040	0.0	+	0
Chr4	6614735	6615236	chipSampleRepAll_peak_1195	123	.	Chr4	6609417	6614887	AT4G10730	0.0	-	0
Chr4	6722012	6722513	chipSampleRepAll_peak_1196	161	.	Chr4	6719206	6722345	AT4G10970	0.0	-	0
Chr4	6891656	6892157	chipSampleRepAll_peak_1197	132	.	Chr4	6891925	6894283	AT4G11330	0.0	+	0
Chr4	6902994	6903495	chipSampleRepAll_peak_1198	186	.	Chr4	6901455	6904426	AT4G11350	0.0	+	0
Chr4	7003928	7004429	chipSampleRepAll_peak_1200	196	.	Chr4	7004264	7006125	AT4G11570	0.0	+	0
Chr4	7142221	7142722	chipSampleRepAll_peak_1203	114	.	Chr4	7142921	7147391	AT4G11880	0.0	+	-200
Chr4	7231493	7231994	chipSampleRepAll_peak_1204	101	.	Chr4	7231818	7234546	AT4G12070	0.0	+	0
Chr4	7354151	7354652	chipSampleRepAll_peak_1206	101	.	Chr4	7349186	7353135	AT4G12420	0.0	-	-1017
Chr4	7369392	7369893	chipSampleRepAll_peak_1207	327	.	Chr4	7365256	7368730	AT4G12430	0.0	-	-663
Chr4	7553252	7553753	chipSampleRepAll_peak_1208	202	.	Chr4	7550237	7553375	AT4G12910	0.0	-	0
Chr4	7595820	7596321	chipSampleRepAll_peak_1209	518	.	Chr4	7594229	7596008	AT4G12990	0.0	-	0
Chr4	7683359	7683860	chipSampleRepAll_peak_1210	202	.	Chr4	7684155	7687006	AT4G13250	0.0	-	296
Chr4	7686707	7687208	chipSampleRepAll_peak_1211	123	.	Chr4	7684155	7687006	AT4G13250	0.0	-	0
Chr4	7866433	7866934	chipSampleRepAll_peak_1212	340	.	Chr4	7866327	7869176	AT4G13530	0.0	+	0
Chr4	8054412	8054913	chipSampleRepAll_peak_1214	1150	.	Chr4	8054672	8057181	AT4G13940	0.0	+	0
Chr4	8240436	8240937	chipSampleRepAll_peak_1215	257	.	Chr4	8240846	8241341	AT4G14315	0.0	+	0
Chr4	8434914	8435415	chipSampleRepAll_peak_1218	274	.	Chr4	8431972	8435105	AT4G14720	0.0	-	0
Chr4	8523546	8524047	chipSampleRepAll_peak_1219	186	.	Chr4	8520781	8524217	AT4G14900	0.0	-	0
Chr4	8843261	8843762	chipSampleRepAll_peak_1222	207	.	Chr4	8843518	8845810	AT4G15470	0.0	+	0
Chr4	8851942	8852443	chipSampleRepAll_peak_1223	123	.	Chr4	8852655	8854706	AT4G15490	0.0	-	213
Chr4	9108657	9109158	chipSampleRepAll_peak_1224	161	.	Chr4	9105652	9108159	AT4G16100	0.0	+	499
Chr4	9249995	9250496	chipSampleRepAll_peak_1227	262	.	Chr4	9247301	9250343	AT4G16370	0.0	-	0
Chr4	9295463	9295964	chipSampleRepAll_peak_1228	915	.	Chr4	9293542	9296089	AT4G16490	0.0	-	0
Chr4	9301834	9302335	chipSampleRepAll_peak_1230	518	.	Chr4	9300720	9302434	AT4G16500	0.0	-	0
Chr4	9319645	9320146	chipSampleRepAll_peak_1231	128	.	Chr4	9318318	9319814	AT4G16545	0.0	-	0
Chr4	9376380	9376881	chipSampleRepAll_peak_1233	254	.	Chr4	9371926	9376409	AT4G16650	0.0	+	0
Chr4	9376380	9376881	chipSampleRepAll_peak_1233	254	.	Chr4	9376698	9381507	AT4G16660	0.0	+	0
Chr4	9429552	9430053	chipSampleRepAll_peak_1234	429	.	Chr4	9429628	9432779	AT4G16765	0.0	-	0
Chr4	9467844	9468345	chipSampleRepAll_peak_1235	191	.	Chr4	9467511	9469425	AT4G16820	0.0	+	0
Chr4	9599889	9600390	chipSampleRepAll_peak_1237	207	.	Chr4	9601347	9604265	AT4G17080	0.0	+	-958
Chr4	9697544	9698045	chipSampleRepAll_peak_1239	161	.	Chr4	9688850	9697706	AT4G17330	0.0	-	0
Chr4	9698927	9699428	chipSampleRepAll_peak_1240	212	.	Chr4	9698939	9700472	AT4G17340	0.0	+	0
Chr4	9724459	9724960	chipSampleRepAll_peak_1241	132	.	Chr4	9722353	9724707	AT4G17420	0.0	-	0
Chr4	9724459	9724960	chipSampleRepAll_peak_1241	132	.	Chr4	9724709	9726834	AT4G17430	0.0	-	0
Chr4	9759936	9760437	chipSampleRepAll_peak_1242	576	.	Chr4	9759202	9760391	AT4G17500	0.0	+	0
Chr4	9847583	9848084	chipSampleRepAll_peak_1244	268	.	Chr4	9847932	9850927	AT4G17695	0.0	-	0
Chr4	9904289	9904790	chipSampleRepAll_peak_1246	1075	.	Chr4	9906820	9908027	AT4G17810	0.0	+	-2031
Chr4	10060010	10060511	chipSampleRepAll_peak_1248	186	.	Chr4	10061213	10062893	AT4G18170	0.0	+	-703
Chr4	10081766	10082267	chipSampleRepAll_peak_1249	312	.	Chr4	10079997	10082057	AT4G18230	0.0	-	0
Chr4	10081766	10082267	chipSampleRepAll_peak_1249	312	.	Chr4	10082107	10087203	AT4G18240	0.0	+	0
Chr4	10167116	10167617	chipSampleRepAll_peak_1250	340	.	Chr4	10162921	10165583	AT4G18390	0.0	-	-1534
Chr4	10271553	10272054	chipSampleRepAll_peak_1251	141	.	Chr4	10273479	10274872	AT4G18660	0.0	+	-1426
Chr4	10291515	10292016	chipSampleRepAll_peak_1252	836	.	Chr4	10288797	10291058	AT4G18700	0.0	-	-458
Chr4	10326124	10326625	chipSampleRepAll_peak_1253	114	.	Chr4	10322059	10325906	AT4G18810	0.0	-	-219
Chr4	10368355	10368856	chipSampleRepAll_peak_1254	245	.	Chr4	10366043	10368510	AT4G18910	0.0	+	0
Chr4	10368355	10368856	chipSampleRepAll_peak_1254	245	.	Chr4	10368754	10370281	AT4G18920	0.0	+	0
Chr4	10398138	10398639	chipSampleRepAll_peak_1255	142	.	Chr4	10398856	10399905	AT4G18980	0.0	+	-218
Chr4	10421140	10421641	chipSampleRepAll_peak_1256	257	.	Chr4	10414427	10421265	AT4G19020	0.0	+	0
Chr4	10421140	10421641	chipSampleRepAll_peak_1256	257	.	Chr4	10421520	10423508	AT4G19030	0.0	-	0
Chr4	10578198	10578699	chipSampleRepAll_peak_1257	119	.	Chr4	10574725	10577404	AT4G19390	0.0	-	-795
Chr4	10592967	10593468	chipSampleRepAll_peak_1258	192	.	Chr4	10587165	10591633	AT4G19420	0.0	-	-1335
Chr4	10724584	10725085	chipSampleRepAll_peak_1260	285	.	Chr4	10724813	10729768	AT4G19710	0.0	+	0
Chr4	10848293	10848794	chipSampleRepAll_peak_1261	164	.	Chr4	10847298	10849115	AT4G20040	0.0	-	0
Chr4	10940108	10940609	chipSampleRepAll_peak_1262	110	.	Chr4	10937989	10940644	AT4G20250	0.0	-	0
Chr4	10940108	10940609	chipSampleRepAll_peak_1262	110	.	Chr4	10940413	10943561	AT4G20260	0.0	+	0
Chr4	11334042	11334543	chipSampleRepAll_peak_1263	229	.	Chr4	11329318	11334168	AT4G21270	0.0	-	0
Chr4	11334042	11334543	chipSampleRepAll_peak_1263	229	.	Chr4	11334351	11335815	AT4G21280	0.0	+	0
Chr4	11417177	11417678	chipSampleRepAll_peak_1264	396	.	Chr4	11418198	11419769	AT4G21440	0.0	-	521
Chr4	11638703	11639204	chipSampleRepAll_peak_1266	171	.	Chr4	11638657	11640164	AT4G21926	0.0	-	0
Chr4	11896859	11897360	chipSampleRepAll_peak_1268	315	.	Chr4	11893498	11896480	AT4G22590	0.0	-	-380
Chr4	12018130	12018631	chipSampleRepAll_peak_1269	161	.	Chr4	12016419	12018643	AT4G22920	0.0	-	0
Chr4	12028210	12028711	chipSampleRepAll_peak_1270	1324	.	Chr4	12023823	12028004	AT4G22950	0.0	-	-207
Chr4	12079655	12080156	chipSampleRepAll_peak_1271	2018	.	Chr4	12079858	12084362	AT4G23050	0.0	+	0
Chr4	12085662	12086163	chipSampleRepAll_peak_1272	123	.	Chr4	12086897	12090714	AT4G23060	0.0	+	-735
Chr4	12317431	12317932	chipSampleRepAll_peak_1273	436	.	Chr4	12317035	12320074	AT4G23630	0.0	+	0
Chr4	12327249	12327750	chipSampleRepAll_peak_1274	857	.	Chr4	12324757	12327651	AT4G23650	0.0	-	0
Chr4	12327249	12327750	chipSampleRepAll_peak_1274	857	.	Chr4	12327637	12331876	AT4G23660	0.0	-	0
Chr4	12375307	12375808	chipSampleRepAll_peak_1276	132	.	Chr4	12376121	12378032	AT4G23750	0.0	+	-314
Chr4	12392521	12393022	chipSampleRepAll_peak_1277	166	.	Chr4	12390166	12392710	AT4G23800	0.0	+	0
Chr4	12392521	12393022	chipSampleRepAll_peak_1277	166	.	Chr4	12392369	12393982	AT4G23810	0.0	-	0
Chr4	12426229	12426730	chipSampleRepAll_peak_1278	456	.	Chr4	12422035	12426475	AT4G23895	0.0	+	0
Chr4	12426229	12426730	chipSampleRepAll_peak_1278	456	.	Chr4	12424450	12426528	AT4G23900	0.0	+	0
Chr4	12426229	12426730	chipSampleRepAll_peak_1278	456	.	Chr4	12426545	12429461	AT4G23910	0.0	+	0
Chr4	12430953	12431454	chipSampleRepAll_peak_1279	449	.	Chr4	12431096	12433912	AT4G23920	0.0	+	0
Chr4	12461099	12461600	chipSampleRepAll_peak_1280	268	.	Chr4	12461906	12465675	AT4G24000	0.0	+	-307
Chr4	12580026	12580527	chipSampleRepAll_peak_1281	223	.	Chr4	12577629	12580415	AT4G24260	0.0	-	0
Chr4	12649576	12650077	chipSampleRepAll_peak_1283	119	.	Chr4	12649984	12655097	AT4G24480	0.0	+	0
Chr4	12781597	12782098	chipSampleRepAll_peak_1284	262	.	Chr4	12777439	12781688	AT4G24790	0.0	+	0
Chr4	12781597	12782098	chipSampleRepAll_peak_1284	262	.	Chr4	12781761	12785238	AT4G24800	0.0	+	0
Chr4	12827418	12827919	chipSampleRepAll_peak_1285	181	.	Chr4	12827855	12829303	AT4G24960	0.0	+	0
Chr4	13016104	13016605	chipSampleRepAll_peak_1287	262	.	Chr4	13015249	13016235	AT4G25470	0.0	-	0
Chr4	13019036	13019537	chipSampleRepAll_peak_1288	249	.	Chr4	13018009	13019400	AT4G25480	0.0	-	0
Chr4	13021037	13021538	chipSampleRepAll_peak_1289	101	.	Chr4	13021779	13022996	AT4G25490	0.0	-	242
Chr4	13022617	13023118	chipSampleRepAll_peak_1290	119	.	Chr4	13021779	13022996	AT4G25490	0.0	-	0
Chr4	13036396	13036897	chipSampleRepAll_peak_1291	784	.	Chr4	13032156	13036471	AT4G25520	0.0	-	0
Chr4	13055522	13056023	chipSampleRepAll_peak_1292	949	.	Chr4	13053660	13055800	AT4G25570	0.0	-	0
Chr4	13086864	13087365	chipSampleRepAll_peak_1293	128	.	Chr4	13085197	13087090	AT4G25670	0.0	-	0
Chr4	13091630	13092131	chipSampleRepAll_peak_1294	268	.	Chr4	13090208	13091798	AT4G25690	0.0	-	0
Chr4	13248701	13249202	chipSampleRepAll_peak_1295	137	.	Chr4	13242967	13248213	AT4G26140	0.0	-	-489
Chr4	13460769	13461270	chipSampleRepAll_peak_1296	871	.	Chr4	13456433	13460105	AT4G26690	0.0	-	-665
Chr4	13511129	13511630	chipSampleRepAll_peak_1297	101	.	Chr4	13511836	13513406	AT4G26890	0.0	+	-207
Chr4	13674898	13675399	chipSampleRepAll_peak_1299	279	.	Chr4	13675536	13677055	AT4G27310	0.0	+	-138
Chr4	13685765	13686266	chipSampleRepAll_peak_1301	364	.	Chr4	13687173	13690538	AT4G27340	0.0	-	908
Chr4	13812671	13813172	chipSampleRepAll_peak_1304	285	.	Chr4	13812988	13813701	AT4G27657	0.0	+	0
Chr4	13866215	13866716	chipSampleRepAll_peak_1305	166	.	Chr4	13864918	13866607	AT4G27840	0.0	-	0
Chr4	13998298	13998799	chipSampleRepAll_peak_1307	161	.	Chr4	13997291	13998604	AT4G28240	0.0	-	0
Chr4	14165598	14166099	chipSampleRepAll_peak_1310	123	.	Chr4	14166093	14166957	AT4G28703	0.0	+	0
Chr4	14203800	14204301	chipSampleRepAll_peak_1311	621	.	Chr4	14202757	14204061	AT4G28750	0.0	-	0
Chr4	14203800	14204301	chipSampleRepAll_peak_1311	621	.	Chr4	14203625	14204377	AT4G28755	0.0	+	0
Chr4	14344312	14344813	chipSampleRepAll_peak_1312	110	.	Chr4	14340950	14345013	AT4G29100	0.0	+	0
Chr4	14397395	14397896	chipSampleRepAll_peak_1314	816	.	Chr4	14398053	14400198	AT4G29200	0.0	-	158
Chr4	14444496	14444997	chipSampleRepAll_peak_1315	697	.	Chr4	14444552	14447237	AT4G29330	0.0	+	0
Chr4	14780011	14780512	chipSampleRepAll_peak_1317	449	.	Chr4	14770394	14776247	AT4G30190	0.0	-	-3765
Chr4	14891863	14892364	chipSampleRepAll_peak_1318	181	.	Chr4	14894072	14896844	AT4G30470	0.0	+	-1709
Chr4	14949876	14950377	chipSampleRepAll_peak_1320	274	.	Chr4	14948585	14950072	AT4G30620	0.0	-	0
Chr4	14949876	14950377	chipSampleRepAll_peak_1320	274	.	Chr4	14950319	14952446	AT4G30630	0.0	+	0
Chr4	14989854	14990355	chipSampleRepAll_peak_1321	223	.	Chr4	14990285	14993085	AT4G30780	0.0	+	0
Chr4	15017261	15017762	chipSampleRepAll_peak_1322	172	.	Chr4	15015235	15017365	AT4G30830	0.0	-	0
Chr4	15017261	15017762	chipSampleRepAll_peak_1322	172	.	Chr4	15017471	15019771	AT4G30840	0.0	-	0
Chr4	15066676	15067177	chipSampleRepAll_peak_1323	223	.	Chr4	15067027	15069183	AT4G30960	0.0	+	0
Chr4	15191010	15191511	chipSampleRepAll_peak_1324	291	.	Chr4	15188743	15191217	AT4G31300	0.0	+	0
Chr4	15191010	15191511	chipSampleRepAll_peak_1324	291	.	Chr4	15191219	15192596	AT4G31310	0.0	+	0
Chr4	15205135	15205636	chipSampleRepAll_peak_1325	483	.	Chr4	15205436	15209604	AT4G31340	0.0	+	0
Chr4	15216065	15216566	chipSampleRepAll_peak_1326	176	.	Chr4	15212428	15216029	AT4G31350	0.0	+	37
Chr4	15231219	15231720	chipSampleRepAll_peak_1327	218	.	Chr4	15230007	15230382	AT4G31380	0.0	+	838
Chr4	15242792	15243293	chipSampleRepAll_peak_1328	218	.	Chr4	15243722	15245838	AT4G31410	0.0	+	-430
Chr4	15367715	15368216	chipSampleRepAll_peak_1329	591	.	Chr4	15363707	15367892	AT4G31750	0.0	-	0
Chr4	15598134	15598635	chipSampleRepAll_peak_1330	119	.	Chr4	15599474	15602597	AT4G32300	0.0	+	-840
Chr4	15646518	15647019	chipSampleRepAll_peak_1331	280	.	Chr4	15640489	15646844	AT4G32410	0.0	-	0
Chr4	15798780	15799281	chipSampleRepAll_peak_1332	874	.	Chr4	15799076	15804199	AT4G32760	0.0	+	0
Chr4	15959651	15960152	chipSampleRepAll_peak_1335	202	.	Chr4	15959905	15964819	AT4G33080	0.0	+	0
Chr4	16102051	16102552	chipSampleRepAll_peak_1336	429	.	Chr4	16101459	16102220	AT4G33467	0.0	-	0
Chr4	16130254	16130755	chipSampleRepAll_peak_1337	449	.	Chr4	16126178	16130608	AT4G33530	0.0	-	0
Chr4	16130254	16130755	chipSampleRepAll_peak_1337	449	.	Chr4	16130592	16133969	AT4G33540	0.0	+	0
Chr4	16294392	16294893	chipSampleRepAll_peak_1338a	598	.	Chr4	16295333	16298285	AT4G34000	0.0	+	-441
Chr4	16294657	16295158	chipSampleRepAll_peak_1338b	196	.	Chr4	16295333	16298285	AT4G34000	0.0	+	-176
Chr4	16294893	16295394	chipSampleRepAll_peak_1338c	2263	.	Chr4	16295333	16298285	AT4G34000	0.0	+	0
Chr4	16406706	16407207	chipSampleRepAll_peak_1339	816	.	Chr4	16406940	16410785	AT4G34280	0.0	+	0
Chr4	16419706	16420207	chipSampleRepAll_peak_1340	377	.	Chr4	16413973	16419735	AT4G34310	0.0	+	0
Chr4	16537620	16538121	chipSampleRepAll_peak_1344	470	.	Chr4	16536660	16537964	AT4G34630	0.0	-	0
Chr4	16563643	16564144	chipSampleRepAll_peak_1345	569	.	Chr4	16560029	16563044	AT4G34710	0.0	-	-600
Chr4	16614033	16614534	chipSampleRepAll_peak_1346	141	.	Chr4	16614203	16615313	AT4G34870	0.0	+	0
Chr4	16710142	16710643	chipSampleRepAll_peak_1347	157	.	Chr4	16708360	16710407	AT4G35100	0.0	+	0
Chr4	16845198	16845699	chipSampleRepAll_peak_1348	274	.	Chr4	16846137	16849183	AT4G35470	0.0	+	-439
Chr4	16880206	16880707	chipSampleRepAll_peak_1349	346	.	Chr4	16881335	16887083	AT4G35560	0.0	+	-629
Chr4	17002403	17002904	chipSampleRepAll_peak_1351a	456	.	Chr4	17004381	17006462	AT4G35900	0.0	+	-1478
Chr4	17114823	17115324	chipSampleRepAll_peak_1352a	181	.	Chr4	17113871	17119834	AT4G36170	0.0	+	0
Chr4	17115006	17115507	chipSampleRepAll_peak_1352b	396	.	Chr4	17113871	17119834	AT4G36170	0.0	+	0
Chr4	17157450	17157951	chipSampleRepAll_peak_1353	274	.	Chr4	17155555	17157645	AT4G36260	0.0	-	0
Chr4	17221337	17221838	chipSampleRepAll_peak_1354	1123	.	Chr4	17217908	17221625	AT4G36480	0.0	+	0
Chr4	17263220	17263721	chipSampleRepAll_peak_1355	156	.	Chr4	17263563	17265172	AT4G36600	0.0	+	0
Chr4	17307209	17307710	chipSampleRepAll_peak_1356	598	.	Chr4	17305757	17307648	AT4G36710	0.0	+	0
Chr4	17307209	17307710	chipSampleRepAll_peak_1356	598	.	Chr4	17307708	17309867	AT4G36720	0.0	+	0
Chr4	17318896	17319397	chipSampleRepAll_peak_1357b	651	.	Chr4	17314452	17316441	AT4G36740	0.0	-	-2456
Chr4	17363447	17363948	chipSampleRepAll_peak_1358	156	.	Chr4	17358342	17362129	AT4G36860	0.0	-	-1319
Chr4	17502197	17502698	chipSampleRepAll_peak_1362	422	.	Chr4	17498410	17500655	AT4G37170	0.0	-	-1543
Chr4	17514654	17515155	chipSampleRepAll_peak_1363	212	.	Chr4	17512253	17514723	AT4G37210	0.0	+	0
Chr4	17514654	17515155	chipSampleRepAll_peak_1363	212	.	Chr4	17515041	17516162	AT4G37220	0.0	+	0
Chr4	17522582	17523083	chipSampleRepAll_peak_1364	101	.	Chr4	17524460	17525294	AT4G37240	0.0	+	-1378
Chr4	17533458	17533959	chipSampleRepAll_peak_1365	132	.	Chr4	17527641	17530589	AT4G37250	0.0	-	-2870
Chr4	17618291	17618792	chipSampleRepAll_peak_1366	212	.	Chr4	17616658	17618656	AT4G37470	0.0	-	0
Chr4	17618918	17619419	chipSampleRepAll_peak_1367	196	.	Chr4	17619126	17621596	AT4G37480	0.0	+	0
Chr4	17660261	17660762	chipSampleRepAll_peak_1369	274	.	Chr4	17658593	17660878	AT4G37580	0.0	+	0
Chr4	17764178	17764679	chipSampleRepAll_peak_1372	181	.	Chr4	17768041	17769676	AT4G37790	0.0	+	-3363
Chr4	17773915	17774416	chipSampleRepAll_peak_1373	128	.	Chr4	17775369	17777445	AT4G37800	0.0	-	954
Chr4	17777554	17778055	chipSampleRepAll_peak_1374	456	.	Chr4	17775369	17777445	AT4G37800	0.0	-	-110
Chr4	17874874	17875375	chipSampleRepAll_peak_1377	220	.	Chr4	17873000	17875268	AT4G38060	0.0	-	0
Chr4	17924902	17925403	chipSampleRepAll_peak_1378	229	.	Chr4	17924383	17925172	AT4G38213	0.0	-	0
Chr4	17924902	17925403	chipSampleRepAll_peak_1378	229	.	Chr4	17925179	17927188	AT4G38220	0.0	+	0
Chr4	18076779	18077280	chipSampleRepAll_peak_1383	119	.	Chr4	18076300	18077369	AT4G38700	0.0	-	0
Chr4	18151751	18152252	chipSampleRepAll_peak_1384	181	.	Chr4	18149532	18151793	AT4G38930	0.0	+	0
Chr4	18165569	18166070	chipSampleRepAll_peak_1385	975	.	Chr4	18163495	18166008	AT4G38970	0.0	-	0
Chr4	18289999	18290500	chipSampleRepAll_peak_1386	223	.	Chr4	18288769	18290010	AT4G39320	0.0	+	0
Chr4	18423119	18423620	chipSampleRepAll_peak_1387	207	.	Chr4	18424108	18425109	AT4G39700	0.0	+	-489
Chr4	18471955	18472456	chipSampleRepAll_peak_1390	377	.	Chr4	18469254	18472048	AT4G39800	0.0	-	0
Chr4	18486195	18486696	chipSampleRepAll_peak_1391	257	.	Chr4	18484900	18486949	AT4G39840	0.0	+	0
Chr4	18518516	18519017	chipSampleRepAll_peak_1392	151	.	Chr4	18518188	18518983	AT4G39930	0.0	-	0
Chr4	18542217	18542718	chipSampleRepAll_peak_1393	377	.	Chr4	18542550	18543978	AT4G39990	0.0	+	0
Chr4	18551063	18551564	chipSampleRepAll_peak_1394	123	.	Chr4	18548443	18551183	AT4G40010	0.0	-	0
Chr4	18551063	18551564	chipSampleRepAll_peak_1394	123	.	Chr4	18551197	18551404	AT4G40011	0.0	-	0
Chr4	18552145	18552646	chipSampleRepAll_peak_1395	442	.	Chr4	18553167	18555355	AT4G40020	0.0	-	522
Chr4	18576290	18576791	chipSampleRepAll_peak_1397	166	.	Chr4	18576215	18577774	AT4G40070	0.0	+	0
Chr5	112189	112690	chipSampleRepAll_peak_1398	572	.	Chr5	107546	112324	AT5G01270	0.0	-	0
Chr5	159090	159591	chipSampleRepAll_peak_1399	105	.	Chr5	160157	162354	AT5G01390	0.0	-	567
Chr5	205893	206394	chipSampleRepAll_peak_1400	352	.	Chr5	206431	208611	AT5G01520	0.0	+	-38
Chr5	208535	209036	chipSampleRepAll_peak_1402	105	.	Chr5	206431	208611	AT5G01520	0.0	+	0
Chr5	208535	209036	chipSampleRepAll_peak_1402	105	.	Chr5	208865	210548	AT5G01530	0.0	+	0
Chr5	226725	227226	chipSampleRepAll_peak_1403	186	.	Chr5	224133	226926	AT5G01590	0.0	+	0
Chr5	283877	284378	chipSampleRepAll_peak_1404	172	.	Chr5	280673	281532	AT5G01740	0.0	+	2346
Chr5	308805	309306	chipSampleRepAll_peak_1405	123	.	Chr5	306938	309289	AT5G01800	0.0	+	0
Chr5	339217	339718	chipSampleRepAll_peak_1406	245	.	Chr5	338895	340253	AT5G01880	0.0	+	0
Chr5	388546	389047	chipSampleRepAll_peak_1407	141	.	Chr5	385877	388231	AT5G02020	0.0	-	-316
Chr5	418776	419277	chipSampleRepAll_peak_1408	1380	.	Chr5	419090	419773	AT5G02120	0.0	+	0
Chr5	437075	437576	chipSampleRepAll_peak_1409	101	.	Chr5	437364	439019	AT5G02200	0.0	+	0
Chr5	497903	498404	chipSampleRepAll_peak_1411	248	.	Chr5	495188	497372	AT5G02350	0.0	-	-532
Chr5	526109	526610	chipSampleRepAll_peak_1412	207	.	Chr5	526432	529982	AT5G02430	0.0	+	0
Chr5	597174	597675	chipSampleRepAll_peak_1414	110	.	Chr5	597503	599786	AT5G02650	0.0	+	0
Chr5	620666	621167	chipSampleRepAll_peak_1415	156	.	Chr5	619864	621180	AT5G02750	0.0	+	0
Chr5	632518	633019	chipSampleRepAll_peak_1416	166	.	Chr5	630747	632792	AT5G02780	0.0	+	0
Chr5	632518	633019	chipSampleRepAll_peak_1416	166	.	Chr5	632795	635240	AT5G02790	0.0	+	0
Chr5	690433	690934	chipSampleRepAll_peak_1417	416	.	Chr5	690684	693099	AT5G02950	0.0	+	0
Chr5	721511	722012	chipSampleRepAll_peak_1418	554	.	Chr5	718135	721559	AT5G03070	0.0	-	0
Chr5	721511	722012	chipSampleRepAll_peak_1418	554	.	Chr5	721777	723400	AT5G03080	0.0	+	0
Chr5	793168	793669	chipSampleRepAll_peak_1422	123	.	Chr5	787427	793404	AT5G03280	0.0	+	0
Chr5	937472	937973	chipSampleRepAll_peak_1425	114	.	Chr5	931761	937702	AT5G03650	0.0	+	0
Chr5	937472	937973	chipSampleRepAll_peak_1425	114	.	Chr5	937816	940115	AT5G03660	0.0	+	0
Chr5	942144	942645	chipSampleRepAll_peak_1426	865	.	Chr5	937816	940115	AT5G03660	0.0	+	2030
Chr5	987503	988004	chipSampleRepAll_peak_1427	110	.	Chr5	985621	990630	AT5G03760	0.0	-	0
Chr5	1022616	1023117	chipSampleRepAll_peak_1429	111	.	Chr5	1024499	1025872	AT5G03840	0.0	-	1383
Chr5	1044253	1044754	chipSampleRepAll_peak_1431	274	.	Chr5	1041880	1043519	AT5G03885	0.0	+	735
Chr5	1184647	1185148	chipSampleRepAll_peak_1433	101	.	Chr5	1182625	1184863	AT5G04270	0.0	-	0
Chr5	1268799	1269300	chipSampleRepAll_peak_1435	123	.	Chr5	1266624	1267416	AT5G04470	0.0	-	-1384
Chr5	1318735	1319236	chipSampleRepAll_peak_1436	792	.	Chr5	1319073	1323364	AT5G04590	0.0	+	0
Chr5	1434493	1434994	chipSampleRepAll_peak_1439	554	.	Chr5	1428596	1434769	AT5G04895	0.0	+	0
Chr5	1434493	1434994	chipSampleRepAll_peak_1439	554	.	Chr5	1434773	1437495	AT5G04900	0.0	+	0
Chr5	1546978	1547479	chipSampleRepAll_peak_1440	297	.	Chr5	1544006	1547207	AT5G05200	0.0	-	0
Chr5	1546978	1547479	chipSampleRepAll_peak_1440	297	.	Chr5	1547411	1549860	AT5G05210	0.0	+	0
Chr5	1549871	1550372	chipSampleRepAll_peak_1441	268	.	Chr5	1550250	1551022	AT5G05220	0.0	+	0
Chr5	1601859	1602360	chipSampleRepAll_peak_1442	105	.	Chr5	1602204	1604112	AT5G05410	0.0	+	0
Chr5	1624174	1624675	chipSampleRepAll_peak_1443	110	.	Chr5	1622171	1624270	AT5G05480	0.0	-	0
Chr5	1624174	1624675	chipSampleRepAll_peak_1443	110	.	Chr5	1624205	1629269	AT5G05490	0.0	+	0
Chr5	1834348	1834849	chipSampleRepAll_peak_1445	105	.	Chr5	1835046	1837037	AT5G06090	0.0	+	-198
Chr5	1998085	1998586	chipSampleRepAll_peak_1446	119	.	Chr5	1999076	2001049	AT5G06540	0.0	-	491
Chr5	2027842	2028343	chipSampleRepAll_peak_1447	1079	.	Chr5	2019083	2028116	AT5G06600	0.0	-	0
Chr5	2090350	2090851	chipSampleRepAll_peak_1448	352	.	Chr5	2089444	2090430	AT5G06760	0.0	-	0
Chr5	2090350	2090851	chipSampleRepAll_peak_1448	352	.	Chr5	2090691	2093001	AT5G06770	0.0	-	0
Chr5	2100367	2100868	chipSampleRepAll_peak_1449	114	.	Chr5	2097668	2099055	AT5G06790	0.0	-	-1313
Chr5	2112456	2112957	chipSampleRepAll_peak_1450	105	.	Chr5	2112715	2116754	AT5G06820	0.0	+	0
Chr5	2166974	2167475	chipSampleRepAll_peak_1451	274	.	Chr5	2167119	2169437	AT5G06980	0.0	+	0
Chr5	2174689	2175190	chipSampleRepAll_peak_1452	132	.	Chr5	2174667	2176446	AT5G07010	0.0	-	0
Chr5	2235802	2236303	chipSampleRepAll_peak_1454	262	.	Chr5	2237473	2238720	AT5G07190	0.0	+	-1171
Chr5	2275843	2276344	chipSampleRepAll_peak_1455	110	.	Chr5	2274259	2276039	AT5G07250	0.0	-	0
Chr5	2280212	2280713	chipSampleRepAll_peak_1456	327	.	Chr5	2277812	2280281	AT5G07260	0.0	+	0
Chr5	2280212	2280713	chipSampleRepAll_peak_1456	327	.	Chr5	2280559	2283667	AT5G07270	0.0	+	0
Chr5	2316840	2317341	chipSampleRepAll_peak_1457	101	.	Chr5	2315946	2316874	AT5G07330	0.0	+	0
Chr5	2316840	2317341	chipSampleRepAll_peak_1457	101	.	Chr5	2317125	2319843	AT5G07340	0.0	+	0
Chr5	2529237	2529738	chipSampleRepAll_peak_1458	728	.	Chr5	2524686	2529421	AT5G07920	0.0	-	0
Chr5	2578057	2578558	chipSampleRepAll_peak_1459	101	.	Chr5	2577005	2578310	AT5G08040	0.0	-	0
Chr5	2578057	2578558	chipSampleRepAll_peak_1459	101	.	Chr5	2578210	2579205	AT5G08050	0.0	+	0
Chr5	2612633	2613134	chipSampleRepAll_peak_1460	371	.	Chr5	2606001	2610250	AT5G08130	0.0	-	-2384
Chr5	2860173	2860674	chipSampleRepAll_peak_1463	1250	.	Chr5	2858848	2860558	AT5G08790	0.0	-	0
Chr5	2937989	2938490	chipSampleRepAll_peak_1465	105	.	Chr5	2938192	2939715	AT5G09440	0.0	+	0
Chr5	2975206	2975707	chipSampleRepAll_peak_1466	327	.	Chr5	2975435	2978750	AT5G09590	0.0	+	0
Chr5	3252935	3253436	chipSampleRepAll_peak_1471	301	.	Chr5	3253121	3255045	AT5G10340	0.0	+	0
Chr5	3396043	3396544	chipSampleRepAll_peak_1474	352	.	Chr5	3393464	3396200	AT5G10740	0.0	-	0
Chr5	3396043	3396544	chipSampleRepAll_peak_1474	352	.	Chr5	3396198	3398335	AT5G10745	0.0	+	0
Chr5	3524126	3524627	chipSampleRepAll_peak_1475	297	.	Chr5	3524676	3525846	AT5G11090	0.0	+	-50
Chr5	3661703	3662204	chipSampleRepAll_peak_1476	760	.	Chr5	3662633	3668214	AT5G11470	0.0	-	430
Chr5	3744590	3745091	chipSampleRepAll_peak_1479	396	.	Chr5	3744697	3747198	AT5G11650	0.0	+	0
Chr5	3771342	3771843	chipSampleRepAll_peak_1480	240	.	Chr5	3762390	3771449	AT5G11700	0.0	-	0
Chr5	3930166	3930667	chipSampleRepAll_peak_1481	240	.	Chr5	3924106	3930441	AT5G12150	0.0	-	0
Chr5	4053455	4053956	chipSampleRepAll_peak_1484	1168	.	Chr5	4050690	4053669	AT5G12840	0.0	-	0
Chr5	4156292	4156793	chipSampleRepAll_peak_1486	899	.	Chr5	4156500	4158554	AT5G13100	0.0	+	0
Chr5	4165614	4166115	chipSampleRepAll_peak_1487	110	.	Chr5	4166608	4170643	AT5G13130	0.0	+	-494
Chr5	4241010	4241511	chipSampleRepAll_peak_1488	151	.	Chr5	4234155	4241934	AT5G13250	0.0	+	0
Chr5	4441388	4441889	chipSampleRepAll_peak_1490	128	.	Chr5	4437803	4441701	AT5G13750	0.0	+	0
Chr5	4441388	4441889	chipSampleRepAll_peak_1490	128	.	Chr5	4441857	4445014	AT5G13760	0.0	+	0
Chr5	4525984	4526485	chipSampleRepAll_peak_1492	383	.	Chr5	4523420	4526167	AT5G14020	0.0	-	0
Chr5	4676585	4677086	chipSampleRepAll_peak_1494	141	.	Chr5	4674212	4676872	AT5G14500	0.0	-	0
Chr5	4722096	4722597	chipSampleRepAll_peak_1495	504	.	Chr5	4718993	4722371	AT5G14640	0.0	-	0
Chr5	4739510	4740011	chipSampleRepAll_peak_1496	218	.	Chr5	4740237	4743539	AT5G14700	0.0	-	227
Chr5	4759615	4760116	chipSampleRepAll_peak_1497	327	.	Chr5	4757855	4762666	AT5G14740	0.0	+	0
Chr5	5033339	5033840	chipSampleRepAll_peak_1499a	166	.	Chr5	5031647	5033540	AT5G15500	0.0	-	0
Chr5	5065858	5066359	chipSampleRepAll_peak_1500	442	.	Chr5	5066203	5068199	AT5G15570	0.0	+	0
Chr5	5077864	5078365	chipSampleRepAll_peak_1501	212	.	Chr5	5078199	5079327	AT5G15600	0.0	+	0
Chr5	5081889	5082390	chipSampleRepAll_peak_1502	377	.	Chr5	5079457	5082288	AT5G15610	0.0	+	0
Chr5	5154891	5155392	chipSampleRepAll_peak_1504	207	.	Chr5	5151333	5154253	AT5G15800	0.0	-	-639
Chr5	5172713	5173214	chipSampleRepAll_peak_1505	218	.	Chr5	5170161	5173085	AT5G15840	0.0	-	0
Chr5	5211599	5212100	chipSampleRepAll_peak_1507	371	.	Chr5	5211718	5212743	AT5G15970	0.0	+	0
Chr5	5265121	5265622	chipSampleRepAll_peak_1508	476	.	Chr5	5265472	5268078	AT5G16120	0.0	+	0
Chr5	5362932	5363433	chipSampleRepAll_peak_1510	613	.	Chr5	5360788	5363297	AT5G16390	0.0	-	0
Chr5	5362932	5363433	chipSampleRepAll_peak_1510	613	.	Chr5	5363419	5365391	AT5G16400	0.0	-	0
Chr5	5482970	5483471	chipSampleRepAll_peak_1515	651	.	Chr5	5480762	5483045	AT5G16700	0.0	+	0
Chr5	5482970	5483471	chipSampleRepAll_peak_1515	651	.	Chr5	5483259	5485185	AT5G16710	0.0	+	0
Chr5	5583916	5584417	chipSampleRepAll_peak_1516	123	.	Chr5	5581523	5584466	AT5G16990	0.0	-	0
Chr5	5692841	5693342	chipSampleRepAll_peak_1518	371	.	Chr5	5690224	5692992	AT5G17300	0.0	-	0
Chr5	5692841	5693342	chipSampleRepAll_peak_1518	371	.	Chr5	5692699	5692924	AT5G17305	0.0	+	0
Chr5	5759723	5760224	chipSampleRepAll_peak_1520	245	.	Chr5	5757072	5759817	AT5G17460	0.0	-	0
Chr5	5766375	5766876	chipSampleRepAll_peak_1521	101	.	Chr5	5763988	5766246	AT5G17490	0.0	-	-130
Chr5	6189367	6189868	chipSampleRepAll_peak_1525	643	.	Chr5	6192326	6195753	AT5G18610	0.0	+	-2459
Chr5	6224806	6225307	chipSampleRepAll_peak_1526	161	.	Chr5	6225955	6228195	AT5G18670	0.0	+	-649
Chr5	6225598	6226099	chipSampleRepAll_peak_1527	123	.	Chr5	6225955	6228195	AT5G18670	0.0	+	0
Chr5	6234489	6234990	chipSampleRepAll_peak_1528	2081	.	Chr5	6235031	6240916	AT5G18700	0.0	-	42
Chr5	6274893	6275394	chipSampleRepAll_peak_1529	181	.	Chr5	6271385	6274599	AT5G18820	0.0	+	295
Chr5	6309594	6310095	chipSampleRepAll_peak_1530	358	.	Chr5	6310057	6311136	AT5G18920	0.0	+	0
Chr5	6362027	6362528	chipSampleRepAll_peak_1531	1352	.	Chr5	6361775	6363713	AT5G19040	0.0	-	0
Chr5	6494922	6495423	chipSampleRepAll_peak_1535	598	.	Chr5	6493825	6495393	AT5G19290	0.0	+	0
Chr5	6747770	6748271	chipSampleRepAll_peak_1536	101	.	Chr5	6746813	6748982	AT5G19970	0.0	+	0
Chr5	6779555	6780056	chipSampleRepAll_peak_1537	251	.	Chr5	6776072	6779671	AT5G20060	0.0	+	0
Chr5	6779555	6780056	chipSampleRepAll_peak_1537	251	.	Chr5	6779840	6782501	AT5G20070	0.0	+	0
Chr5	6884930	6885431	chipSampleRepAll_peak_1539	132	.	Chr5	6881331	6885093	AT5G20360	0.0	-	0
Chr5	7008109	7008610	chipSampleRepAll_peak_1540	101	.	Chr5	7005666	7007502	AT5G20700	0.0	-	-608
Chr5	7090502	7091003	chipSampleRepAll_peak_1544	105	.	Chr5	7090703	7092539	AT5G20900	0.0	+	0
Chr5	7242632	7243133	chipSampleRepAll_peak_1545	234	.	Chr5	7241200	7242880	AT5G21920	0.0	-	0
Chr5	7242632	7243133	chipSampleRepAll_peak_1545	234	.	Chr5	7243001	7249170	AT5G21930	0.0	+	0
Chr5	7250974	7251475	chipSampleRepAll_peak_1546	207	.	Chr5	7249013	7250770	AT5G21940	0.0	-	-205
Chr5	7258660	7259161	chipSampleRepAll_peak_1547	186	.	Chr5	7258036	7259568	AT5G21960	0.0	-	0
Chr5	7324521	7325022	chipSampleRepAll_peak_1548	156	.	Chr5	7314582	7321743	AT5G22090	0.0	-	-2779
Chr5	7377458	7377959	chipSampleRepAll_peak_1549	128	.	Chr5	7375838	7377776	AT5G22290	0.0	-	0
Chr5	7557425	7557926	chipSampleRepAll_peak_1552	166	.	Chr5	7554688	7560190	AT5G22740	0.0	-	0
Chr5	7557856	7558357	chipSampleRepAll_peak_1553	218	.	Chr5	7554688	7560190	AT5G22740	0.0	-	0
Chr5	7601549	7602050	chipSampleRepAll_peak_1554	285	.	Chr5	7599080	7602522	AT5G22790	0.0	-	0
Chr5	7626931	7627432	chipSampleRepAll_peak_1555	383	.	Chr5	7622961	7627037	AT5G22820	0.0	-	0
Chr5	7678512	7679013	chipSampleRepAll_peak_1556	490	.	Chr5	7676661	7679200	AT5G22940	0.0	+	0
Chr5	7735262	7735763	chipSampleRepAll_peak_1557	225	.	Chr5	7731220	7735566	AT5G23050	0.0	-	0
Chr5	7853833	7854334	chipSampleRepAll_peak_1559	119	.	Chr5	7852584	7853963	AT5G23320	0.0	+	0
Chr5	7853833	7854334	chipSampleRepAll_peak_1559	119	.	Chr5	7854055	7855813	AT5G23330	0.0	+	0
Chr5	8058537	8059038	chipSampleRepAll_peak_1562	123	.	Chr5	8058567	8063286	AT5G23890	0.0	+	0
Chr5	8142313	8142814	chipSampleRepAll_peak_1564	137	.	Chr5	8139110	8142432	AT5G24080	0.0	-	0
Chr5	8376355	8376856	chipSampleRepAll_peak_1567	151	.	Chr5	8378758	8383401	AT5G24530	0.0	+	-1903
Chr5	8537951	8538452	chipSampleRepAll_peak_1568	119	.	Chr5	8535257	8538211	AT5G24850	0.0	-	0
Chr5	8608647	8609148	chipSampleRepAll_peak_1572	245	.	Chr5	8604287	8608883	AT5G24970	0.0	-	0
Chr5	8608647	8609148	chipSampleRepAll_peak_1572	245	.	Chr5	8609022	8610005	AT5G24980	0.0	+	0
Chr5	8650948	8651449	chipSampleRepAll_peak_1573	1296	.	Chr5	8648005	8651176	AT5G25100	0.0	-	0
Chr5	8731842	8732343	chipSampleRepAll_peak_1574	291	.	Chr5	8735943	8738601	AT5G25220	0.0	+	-3601
Chr5	9077327	9077828	chipSampleRepAll_peak_1578	212	.	Chr5	9076106	9077379	AT5G25990	0.0	-	0
Chr5	9156727	9157228	chipSampleRepAll_peak_1579	153	.	Chr5	9157141	9158404	AT5G26200	0.0	+	0
Chr5	9433240	9433741	chipSampleRepAll_peak_1581	321	.	Chr5	9433568	9437158	AT5G26820	0.0	+	0
Chr5	10349121	10349622	chipSampleRepAll_peak_1583	126	.	Chr5	10344023	10348234	AT5G28400	0.0	-	-888
Chr5	10451926	10452427	chipSampleRepAll_peak_1584	297	.	Chr5	10454387	10455681	AT5G28490	0.0	-	1961
Chr5	11184549	11185050	chipSampleRepAll_peak_1587a	127	.	Chr5	11190413	11191967	AT5G29560	0.0	-	5364
Chr5	11184829	11185330	chipSampleRepAll_peak_1587b	298	.	Chr5	11190413	11191967	AT5G29560	0.0	-	5084
Chr5	11188111	11188612	chipSampleRepAll_peak_1588	113	.	Chr5	11190413	11191967	AT5G29560	0.0	-	1802
Chr5	11702800	11703301	chipSampleRepAll_peak_1592	132	.	Chr5	11636191	11636638	AT5G30520	0.0	-	-66163
Chr5	11705114	11705615	chipSampleRepAll_peak_1594	141	.	Chr5	11636191	11636638	AT5G30520	0.0	-	-68477
Chr5	11727315	11727816	chipSampleRepAll_peak_1597a	126	.	Chr5	11636191	11636638	AT5G30520	0.0	-	-90678
Chr5	11727580	11728081	chipSampleRepAll_peak_1597b	178	.	Chr5	11636191	11636638	AT5G30520	0.0	-	-90943
Chr5	11730215	11730716	chipSampleRepAll_peak_1599	298	.	Chr5	11636191	11636638	AT5G30520	0.0	-	-93578
Chr5	11731283	11731784	chipSampleRepAll_peak_1600	257	.	Chr5	11636191	11636638	AT5G30520	0.0	-	-94646
Chr5	11731807	11732308	chipSampleRepAll_peak_1601	235	.	Chr5	11636191	11636638	AT5G30520	0.0	-	-95170
Chr5	11732299	11732800	chipSampleRepAll_peak_1602b	100	.	Chr5	11636191	11636638	AT5G30520	0.0	-	-95662
Chr5	11734625	11735126	chipSampleRepAll_peak_1605	163	.	Chr5	11636191	11636638	AT5G30520	0.0	-	-97988
Chr5	13666483	13666984	chipSampleRepAll_peak_1608	137	.	Chr5	13666523	13671200	AT5G35450	0.0	+	0
Chr5	13671991	13672492	chipSampleRepAll_peak_1609	176	.	Chr5	13672462	13675503	AT5G35460	0.0	+	0
Chr5	13937280	13937781	chipSampleRepAll_peak_1611	210	.	Chr5	13936085	13940867	AT5G35770	0.0	-	0
Chr5	14019873	14020374	chipSampleRepAll_peak_1612	123	.	Chr5	14020778	14021700	AT5G35870	0.0	+	-405
Chr5	14808064	14808565	chipSampleRepAll_peak_1615	128	.	Chr5	14805212	14808275	AT5G37360	0.0	-	0
Chr5	15011360	15011861	chipSampleRepAll_peak_1617	223	.	Chr5	15008138	15011257	AT5G37790	0.0	-	-104
Chr5	15409368	15409869	chipSampleRepAll_peak_1619	364	.	Chr5	15409683	15411601	AT5G38480	0.0	+	0
Chr5	16135017	16135518	chipSampleRepAll_peak_1624	490	.	Chr5	16130880	16135393	AT5G40340	0.0	-	0
Chr5	16212911	16213412	chipSampleRepAll_peak_1625	274	.	Chr5	16213035	16224177	AT5G40480	0.0	+	0
Chr5	16333476	16333977	chipSampleRepAll_peak_1627	151	.	Chr5	16334580	16336017	AT5G40800	0.0	-	604
Chr5	16334674	16335175	chipSampleRepAll_peak_1628a	315	.	Chr5	16334580	16336017	AT5G40800	0.0	-	0
Chr5	16441347	16441848	chipSampleRepAll_peak_1630	207	.	Chr5	16441654	16444023	AT5G41080	0.0	+	0
Chr5	16568220	16568721	chipSampleRepAll_peak_1631	1026	.	Chr5	16569374	16570275	AT5G41400	0.0	-	654
Chr5	16581868	16582369	chipSampleRepAll_peak_1632	218	.	Chr5	16579935	16584077	AT5G41410	0.0	+	0
Chr5	16721873	16722374	chipSampleRepAll_peak_1633	291	.	Chr5	16722238	16725040	AT5G41780	0.0	+	0
Chr5	17256109	17256610	chipSampleRepAll_peak_1637	300	.	Chr5	17255204	17258077	AT5G43020	0.0	-	0
Chr5	17298791	17299292	chipSampleRepAll_peak_1638	340	.	Chr5	17298813	17303058	AT5G43100	0.0	+	0
Chr5	17526432	17526933	chipSampleRepAll_peak_1642	377	.	Chr5	17526659	17530605	AT5G43630	0.0	+	0
Chr5	17628952	17629453	chipSampleRepAll_peak_1644	171	.	Chr5	17627131	17629363	AT5G43850	0.0	-	0
Chr5	17635853	17636354	chipSampleRepAll_peak_1645	176	.	Chr5	17631425	17635945	AT5G43870	0.0	-	0
Chr5	17994822	17995323	chipSampleRepAll_peak_1648	280	.	Chr5	17993534	17994722	AT5G44610	0.0	-	-101
Chr5	18022084	18022585	chipSampleRepAll_peak_1649	340	.	Chr5	18018904	18021508	AT5G44670	0.0	-	-577
Chr5	18506902	18507403	chipSampleRepAll_peak_1650	212	.	Chr5	18507488	18511616	AT5G45640	0.0	-	86
Chr5	18577527	18578028	chipSampleRepAll_peak_1651	146	.	Chr5	18575519	18579241	AT5G45800	0.0	-	0
Chr5	18657427	18657928	chipSampleRepAll_peak_1653	191	.	Chr5	18654195	18656376	AT5G46000	0.0	-	-1052
Chr5	18893231	18893732	chipSampleRepAll_peak_1656	132	.	Chr5	18894377	18897406	AT5G46570	0.0	+	-646
Chr5	19030424	19030925	chipSampleRepAll_peak_1658	207	.	Chr5	19030843	19035959	AT5G46880	0.0	+	0
Chr5	19099437	19099938	chipSampleRepAll_peak_1660	540	.	Chr5	19092857	19098772	AT5G47040	0.0	-	-666
Chr5	19163612	19164113	chipSampleRepAll_peak_1662	141	.	Chr5	19161008	19163980	AT5G47180	0.0	-	0
Chr5	19228926	19229427	chipSampleRepAll_peak_1663	161	.	Chr5	19229161	19232743	AT5G47400	0.0	+	0
Chr5	19286806	19287307	chipSampleRepAll_peak_1665a	456	.	Chr5	19286313	19287179	AT5G47550	0.0	-	0
Chr5	19308815	19309316	chipSampleRepAll_peak_1666	591	.	Chr5	19309226	19310272	AT5G47640	0.0	+	0
Chr5	19357836	19358337	chipSampleRepAll_peak_1667	518	.	Chr5	19356291	19358125	AT5G47810	0.0	-	0
Chr5	19514679	19515180	chipSampleRepAll_peak_1669	245	.	Chr5	19507396	19514895	AT5G48120	0.0	-	0
Chr5	19653108	19653609	chipSampleRepAll_peak_1670	377	.	Chr5	19652979	19654355	AT5G48500	0.0	+	0
Chr5	19909249	19909750	chipSampleRepAll_peak_1673	137	.	Chr5	19908613	19909452	AT5G49120	0.0	-	0
Chr5	20107029	20107530	chipSampleRepAll_peak_1675	352	.	Chr5	20106531	20107208	AT5G49550	0.0	-	0
Chr5	20107029	20107530	chipSampleRepAll_peak_1675	352	.	Chr5	20107228	20110638	AT5G49555	0.0	-	0
Chr5	20111654	20112155	chipSampleRepAll_peak_1676	274	.	Chr5	20110831	20111806	AT5G49560	0.0	-	0
Chr5	20111654	20112155	chipSampleRepAll_peak_1676	274	.	Chr5	20111858	20116269	AT5G49570	0.0	-	0
Chr5	20405057	20405558	chipSampleRepAll_peak_1677	123	.	Chr5	20402216	20406731	AT5G50150	0.0	-	0
Chr5	20450983	20451484	chipSampleRepAll_peak_1678	218	.	Chr5	20448309	20451062	AT5G50230	0.0	-	0
Chr5	20450983	20451484	chipSampleRepAll_peak_1678	218	.	Chr5	20451227	20452569	AT5G50240	0.0	+	0
Chr5	20506465	20506966	chipSampleRepAll_peak_1679b	409	.	Chr5	20506380	20506578	AT5G50361	0.0	-	0
Chr5	20861903	20862404	chipSampleRepAll_peak_1680	396	.	Chr5	20858502	20861711	AT5G51330	0.0	-	-193
Chr5	20943145	20943646	chipSampleRepAll_peak_1681	114	.	Chr5	20945675	20948939	AT5G51560	0.0	+	-2030
Chr5	21026538	21027039	chipSampleRepAll_peak_1683	128	.	Chr5	21026804	21029188	AT5G51760	0.0	+	0
Chr5	21117712	21118213	chipSampleRepAll_peak_1684	132	.	Chr5	21116876	21117860	AT5G51990	0.0	-	0
Chr5	21204624	21205125	chipSampleRepAll_peak_1685	463	.	Chr5	21202548	21204816	AT5G52200	0.0	-	0
Chr5	21204624	21205125	chipSampleRepAll_peak_1685	463	.	Chr5	21204990	21207098	AT5G52210	0.0	+	0
Chr5	21274653	21275154	chipSampleRepAll_peak_1686	303	.	Chr5	21272823	21275755	AT5G52400	0.0	+	0
Chr5	21281451	21281952	chipSampleRepAll_peak_1687	720	.	Chr5	21281568	21282806	AT5G52420	0.0	+	0
Chr5	21306549	21307050	chipSampleRepAll_peak_1688b	171	.	Chr5	21307015	21309341	AT5G52510	0.0	+	0
Chr5	21337023	21337524	chipSampleRepAll_peak_1689	306	.	Chr5	21334792	21337126	AT5G52570	0.0	-	0
Chr5	21476869	21477370	chipSampleRepAll_peak_1690	229	.	Chr5	21473719	21477024	AT5G52950	0.0	-	0
Chr5	21476869	21477370	chipSampleRepAll_peak_1690	229	.	Chr5	21477115	21478534	AT5G52960	0.0	+	0
Chr5	21611814	21612315	chipSampleRepAll_peak_1692	483	.	Chr5	21607409	21609428	AT5G53280	0.0	+	2387
Chr5	21619306	21619807	chipSampleRepAll_peak_1693	146	.	Chr5	21617713	21619281	AT5G53290	0.0	-	-26
Chr5	21899579	21900080	chipSampleRepAll_peak_1694	240	.	Chr5	21896986	21898631	AT5G53940	0.0	-	-949
Chr5	22055320	22055821	chipSampleRepAll_peak_1697	194	.	Chr5	22053968	22055443	AT5G54300	0.0	-	0
Chr5	22134667	22135168	chipSampleRepAll_peak_1699	101	.	Chr5	22130963	22133688	AT5G54510	0.0	-	-980
Chr5	22150983	22151484	chipSampleRepAll_peak_1700	176	.	Chr5	22152723	22154466	AT5G54530	0.0	+	-1240
Chr5	22312626	22313127	chipSampleRepAll_peak_1701	119	.	Chr5	22310552	22312832	AT5G54960	0.0	-	0
Chr5	22312626	22313127	chipSampleRepAll_peak_1701	119	.	Chr5	22312975	22314119	AT5G54970	0.0	+	0
Chr5	22359237	22359738	chipSampleRepAll_peak_1702	1380	.	Chr5	22356851	22358413	AT5G55090	0.0	-	-825
Chr5	22389954	22390455	chipSampleRepAll_peak_1703	1052	.	Chr5	22388520	22390763	AT5G55180	0.0	+	0
Chr5	22472478	22472979	chipSampleRepAll_peak_1704	101	.	Chr5	22469244	22472706	AT5G55470	0.0	-	0
Chr5	22533997	22534498	chipSampleRepAll_peak_1706	191	.	Chr5	22533084	22534155	AT5G55640	0.0	-	0
Chr5	22609162	22609663	chipSampleRepAll_peak_1707	166	.	Chr5	22609432	22612486	AT5G55860	0.0	+	0
Chr5	22728861	22729362	chipSampleRepAll_peak_1709	146	.	Chr5	22729014	22731315	AT5G56150	0.0	+	0
Chr5	22741638	22742139	chipSampleRepAll_peak_1710	146	.	Chr5	22741964	22745191	AT5G56190	0.0	+	0
Chr5	22752555	22753056	chipSampleRepAll_peak_1711	760	.	Chr5	22750461	22752817	AT5G56210	0.0	-	0
Chr5	22779352	22779853	chipSampleRepAll_peak_1712	947	.	Chr5	22779613	22783426	AT5G56270	0.0	+	0
Chr5	22804422	22804923	chipSampleRepAll_peak_1713	166	.	Chr5	22802298	22804377	AT5G56310	0.0	+	46
Chr5	22873285	22873786	chipSampleRepAll_peak_1714	124	.	Chr5	22871462	22873501	AT5G56490	0.0	+	0
Chr5	22873285	22873786	chipSampleRepAll_peak_1714	124	.	Chr5	22873665	22877407	AT5G56500	0.0	+	0
Chr5	22910643	22911144	chipSampleRepAll_peak_1715	218	.	Chr5	22909881	22910710	AT5G56600	0.0	-	0
Chr5	23086063	23086564	chipSampleRepAll_peak_1717	245	.	Chr5	23087121	23089631	AT5G57050	0.0	+	-558
Chr5	23169392	23169893	chipSampleRepAll_peak_1719	882	.	Chr5	23167773	23171025	AT5G57180	0.0	+	0
Chr5	23221931	23222432	chipSampleRepAll_peak_1720	212	.	Chr5	23218085	23221089	AT5G57330	0.0	+	843
Chr5	23230464	23230965	chipSampleRepAll_peak_1721	218	.	Chr5	23229290	23230749	AT5G57345	0.0	-	0
Chr5	23230464	23230965	chipSampleRepAll_peak_1721	218	.	Chr5	23230873	23236682	AT5G57350	0.0	-	0
Chr5	23237190	23237691	chipSampleRepAll_peak_1722	161	.	Chr5	23230873	23236682	AT5G57350	0.0	-	-509
Chr5	23257351	23257852	chipSampleRepAll_peak_1723	151	.	Chr5	23252988	23256703	AT5G57390	0.0	-	-649
Chr5	23258362	23258863	chipSampleRepAll_peak_1724	110	.	Chr5	23252988	23256703	AT5G57390	0.0	-	-1660
Chr5	23323532	23324033	chipSampleRepAll_peak_1725	206	.	Chr5	23324642	23329546	AT5G57610	0.0	+	-610
Chr5	23324401	23324902	chipSampleRepAll_peak_1726	234	.	Chr5	23324642	23329546	AT5G57610	0.0	+	0
Chr5	23426082	23426583	chipSampleRepAll_peak_1728	166	.	Chr5	23426646	23427911	AT5G57815	0.0	+	-64
Chr5	23450768	23451269	chipSampleRepAll_peak_1729	333	.	Chr5	23449693	23450933	AT5G57900	0.0	-	0
Chr5	23450768	23451269	chipSampleRepAll_peak_1729	333	.	Chr5	23451065	23452963	AT5G57910	0.0	-	0
Chr5	23501043	23501544	chipSampleRepAll_peak_1730	251	.	Chr5	23500060	23501416	AT5G58070	0.0	-	0
Chr5	23582178	23582679	chipSampleRepAll_peak_1731	110	.	Chr5	23579721	23582395	AT5G58330	0.0	-	0
Chr5	23582178	23582679	chipSampleRepAll_peak_1731	110	.	Chr5	23582494	23585148	AT5G58340	0.0	+	0
Chr5	23691691	23692192	chipSampleRepAll_peak_1732	674	.	Chr5	23686078	23691394	AT5G58610	0.0	-	-298
Chr5	23700170	23700671	chipSampleRepAll_peak_1733	207	.	Chr5	23699707	23700226	AT5G58650	0.0	-	0
Chr5	23717464	23717965	chipSampleRepAll_peak_1734	1035	.	Chr5	23717774	23719778	AT5G58710	0.0	+	0
Chr5	23848734	23849235	chipSampleRepAll_peak_1736	161	.	Chr5	23844976	23849151	AT5G59080	0.0	-	0
Chr5	23898452	23898953	chipSampleRepAll_peak_1737	576	.	Chr5	23894403	23896939	AT5G59220	0.0	-	-1514
Chr5	23899437	23899938	chipSampleRepAll_peak_1738b	176	.	Chr5	23901519	23902481	AT5G59230	0.0	+	-1582
Chr5	23927888	23928389	chipSampleRepAll_peak_1739	128	.	Chr5	23928953	23929816	AT5G59320	0.0	+	-565
Chr5	23966910	23967411	chipSampleRepAll_peak_1740	234	.	Chr5	23967216	23970996	AT5G59430	0.0	+	0
Chr5	23981423	23981924	chipSampleRepAll_peak_1741	114	.	Chr5	23979389	23982208	AT5G59480	0.0	-	0
Chr5	24145768	24146269	chipSampleRepAll_peak_1743	403	.	Chr5	24145830	24146729	AT5G59970	0.0	-	0
Chr5	24205286	24205787	chipSampleRepAll_peak_1745	257	.	Chr5	24207688	24211743	AT5G60120	0.0	+	-1902
Chr5	24236950	24237451	chipSampleRepAll_peak_1746	728	.	Chr5	24234430	24236242	AT5G60190	0.0	+	709
Chr5	24279627	24280128	chipSampleRepAll_peak_1747	268	.	Chr5	24279659	24282482	AT5G60360	0.0	+	0
Chr5	24301279	24301780	chipSampleRepAll_peak_1748	105	.	Chr5	24301548	24303369	AT5G60430	0.0	+	0
Chr5	24370204	24370705	chipSampleRepAll_peak_1749	132	.	Chr5	24369649	24370404	AT5G60630	0.0	-	0
Chr5	24384246	24384747	chipSampleRepAll_peak_1750	463	.	Chr5	24386009	24387304	AT5G60680	0.0	+	-1263
Chr5	24478651	24479152	chipSampleRepAll_peak_1751	463	.	Chr5	24480290	24482163	AT5G60850	0.0	+	-1139
Chr5	24685787	24686288	chipSampleRepAll_peak_1754	181	.	Chr5	24683605	24686217	AT5G61410	0.0	-	0
Chr5	24781955	24782456	chipSampleRepAll_peak_1755	207	.	Chr5	24783428	24786265	AT5G61670	0.0	+	-973
Chr5	24783246	24783747	chipSampleRepAll_peak_1756	1240	.	Chr5	24783428	24786265	AT5G61670	0.0	+	0
Chr5	24844171	24844672	chipSampleRepAll_peak_1757b	5676	.	Chr5	24844247	24846989	AT5G61850	0.0	+	0
Chr5	24845256	24845757	chipSampleRepAll_peak_1758	4108	.	Chr5	24844247	24846989	AT5G61850	0.0	+	0
Chr5	24846436	24846937	chipSampleRepAll_peak_1759	5534	.	Chr5	24844247	24846989	AT5G61850	0.0	+	0
Chr5	24906113	24906614	chipSampleRepAll_peak_1760	882	.	Chr5	24908264	24908384	AT5G61997	0.0	-	1651
Chr5	24909542	24910043	chipSampleRepAll_peak_1761	251	.	Chr5	24910190	24915395	AT5G62000	0.0	+	-148
Chr5	24939078	24939579	chipSampleRepAll_peak_1762	123	.	Chr5	24934961	24939239	AT5G62090	0.0	-	0
Chr5	24993750	24994251	chipSampleRepAll_peak_1764	166	.	Chr5	24996128	25002439	AT5G62230	0.0	+	-1878
Chr5	25047636	25048137	chipSampleRepAll_peak_1765	274	.	Chr5	25050151	25052054	AT5G62380	0.0	+	-2015
Chr5	25067391	25067892	chipSampleRepAll_peak_1766	126	.	Chr5	25064792	25066336	AT5G62420	0.0	+	1056
Chr5	25089762	25090263	chipSampleRepAll_peak_1768	119	.	Chr5	25090090	25091559	AT5G62490	0.0	+	0
Chr5	25259209	25259710	chipSampleRepAll_peak_1771	643	.	Chr5	25256851	25258704	AT5G62940	0.0	-	-506
Chr5	25323953	25324454	chipSampleRepAll_peak_1772	445	.	Chr5	25322974	25324739	AT5G63130	0.0	+	0
Chr5	25336845	25337346	chipSampleRepAll_peak_1773	165	.	Chr5	25333171	25335570	AT5G63160	0.0	-	-1276
Chr5	25383311	25383812	chipSampleRepAll_peak_1775	882	.	Chr5	25383809	25387270	AT5G63370	0.0	-	0
Chr5	25477207	25477708	chipSampleRepAll_peak_1777	291	.	Chr5	25477540	25481715	AT5G63640	0.0	+	0
Chr5	25527872	25528373	chipSampleRepAll_peak_1778	490	.	Chr5	25526508	25528281	AT5G63790	0.0	-	0
Chr5	25676581	25677082	chipSampleRepAll_peak_1779	212	.	Chr5	25672465	25676823	AT5G64170	0.0	-	0
Chr5	25676581	25677082	chipSampleRepAll_peak_1779	212	.	Chr5	25677071	25678702	AT5G64180	0.0	+	0
Chr5	25685566	25686067	chipSampleRepAll_peak_1780	518	.	Chr5	25683769	25685731	AT5G64210	0.0	-	0
Chr5	25703575	25704076	chipSampleRepAll_peak_1781	763	.	Chr5	25703648	25705339	AT5G64260	0.0	+	0
Chr5	25901858	25902359	chipSampleRepAll_peak_1784	212	.	Chr5	25900411	25902127	AT5G64780	0.0	-	0
Chr5	25920231	25920732	chipSampleRepAll_peak_1785	442	.	Chr5	25916721	25920254	AT5G64840	0.0	-	0
Chr5	25948636	25949137	chipSampleRepAll_peak_1786	191	.	Chr5	25948953	25953823	AT5G64940	0.0	+	0
Chr5	26036125	26036626	chipSampleRepAll_peak_1788	207	.	Chr5	26034421	26036057	AT5G65165	0.0	-	-69
Chr5	26095581	26096082	chipSampleRepAll_peak_1789	161	.	Chr5	26095142	26096114	AT5G65300	0.0	-	0
Chr5	26233666	26234167	chipSampleRepAll_peak_1792	212	.	Chr5	26236963	26239219	AT5G65640	0.0	+	-2797
Chr5	26345863	26346364	chipSampleRepAll_peak_1793	100	.	Chr5	26343727	26346123	AT5G65840	0.0	-	0
Chr5	26345863	26346364	chipSampleRepAll_peak_1793	100	.	Chr5	26346265	26347610	AT5G65850	0.0	+	0
Chr5	26354102	26354603	chipSampleRepAll_peak_1794	223	.	Chr5	26352772	26353882	AT5G65880	0.0	+	221
Chr5	26356313	26356814	chipSampleRepAll_peak_1795	274	.	Chr5	26354852	26357905	AT5G65890	0.0	+	0
Chr5	26456186	26456687	chipSampleRepAll_peak_1797	171	.	Chr5	26456141	26459654	AT5G66210	0.0	-	0
Chr5	26498883	26499384	chipSampleRepAll_peak_1798	403	.	Chr5	26495874	26498014	AT5G66320	0.0	-	-870
Chr5	26541041	26541542	chipSampleRepAll_peak_1799	114	.	Chr5	26538394	26541692	AT5G66460	0.0	-	0
Chr5	26568338	26568839	chipSampleRepAll_peak_1800	274	.	Chr5	26568571	26570461	AT5G66570	0.0	+	0
Chr5	26572124	26572625	chipSampleRepAll_peak_1801	265	.	Chr5	26572264	26573426	AT5G66580	0.0	+	0
Chr5	26588056	26588557	chipSampleRepAll_peak_1802	675	.	Chr5	26588410	26592330	AT5G66620	0.0	+	0
Chr5	26604742	26605243	chipSampleRepAll_peak_1803	569	.	Chr5	26603002	26607012	AT5G66650	0.0	-	0
Chr5	26631036	26631537	chipSampleRepAll_peak_1804	456	.	Chr5	26634274	26635885	AT5G66700	0.0	+	-2738
Chr5	26645098	26645599	chipSampleRepAll_peak_1806	218	.	Chr5	26641585	26644738	AT5G66730	0.0	-	-361
Chr5	26663173	26663674	chipSampleRepAll_peak_1807	456	.	Chr5	26663499	26664436	AT5G66780	0.0	+	0
Chr5	26672666	26673167	chipSampleRepAll_peak_1809	257	.	Chr5	26672872	26676672	AT5G66810	0.0	+	0
Chr5	26765245	26765746	chipSampleRepAll_peak_1812	784	.	Chr5	26765991	26767257	AT5G67060	0.0	+	-246
Chr5	26795259	26795760	chipSampleRepAll_peak_1813	651	.	Chr5	26793879	26795369	AT5G67140	0.0	-	0
Chr5	26822069	26822570	chipSampleRepAll_peak_1814	899	.	Chr5	26822431	26824328	AT5G67230	0.0	+	0
Chr5	26851544	26852045	chipSampleRepAll_peak_1815	422	.	Chr5	26848126	26850040	AT5G67290	0.0	-	-1505
Chr5	26852663	26853164	chipSampleRepAll_peak_1816	234	.	Chr5	26854021	26856006	AT5G67300	0.0	+	-858
Chr5	26853647	26854148	chipSampleRepAll_peak_1817	315	.	Chr5	26854021	26856006	AT5G67300	0.0	+	0
Chr5	26874144	26874645	chipSampleRepAll_peak_1819	262	.	Chr5	26871890	26874850	AT5G67360	0.0	-	0
Chr5	26879377	26879878	chipSampleRepAll_peak_1820	1771	.	Chr5	26877271	26879639	AT5G67370	0.0	-	0
Chr5	26908678	26909179	chipSampleRepAll_peak_1821	303	.	Chr5	26910204	26912103	AT5G67430	0.0	+	-1026
Chr5	26910421	26910922	chipSampleRepAll_peak_1822	156	.	Chr5	26910204	26912103	AT5G67430	0.0	+	0
Chr5	26920686	26921187	chipSampleRepAll_peak_1823	628	.	Chr5	26921583	26923488	AT5G67460	0.0	-	397
Chr5	26923340	26923841	chipSampleRepAll_peak_1824	105	.	Chr5	26921583	26923488	AT5G67460	0.0	-	0
