-- Testbench created online at:
--   https://www.doulos.com/knowhow/perl/vhdl-testbench-creation-using-perl/
-- Copyright Doulos Ltd

library IEEE;
use IEEE.Std_logic_1164.all;
use IEEE.Numeric_Std.all;

entity Half_adder_tb is
end;

architecture bench of Half_adder_tb is

  component Half_adder
      Port ( A : in STD_LOGIC;
             B : in STD_LOGIC;
             C : out STD_LOGIC;
             result : out STD_LOGIC);
  end component;

  signal A: STD_LOGIC;
  signal B: STD_LOGIC;
  signal C: STD_LOGIC;
  signal result: STD_LOGIC;

begin

  uut: Half_adder port map ( A      => A,
                             B      => B,
                             C      => C,
                             result => result );

  stimulus: process
  begin
  
    -- Put initialisation code here
    A<='1';
    B<='1';
    wait for 10 ns;
    A<='0';
        B<='1';
        wait for 10 ns;
        A<='0';
            B<='0';
            wait for 10 ns;

    -- Put test bench stimulus code here

    wait;
  end process;


end;